INFO-FLOW: Workspace /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls opened at Sat Sep 28 22:24:30 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-2059@%s%s%s syn.output.format package.output.format /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(11) 
WARNING: [HLS 200-2059] The 'syn.output.format' name is deprecated, use 'package.output.format' instead /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(11)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=./src/real_matmul.cpp' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.file=./src/real_matmul.cpp' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(4)
Execute     add_files /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/src/real_matmul.cpp 
INFO: [HLS 200-10] Adding design file '/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/src/real_matmul.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=./src/tb_main.cpp' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'tb.file=./src/tb_main.cpp' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(6)
Execute     add_files -tb /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/src/tb_main.cpp 
INFO: [HLS 200-10] Adding test bench file '/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/src/tb_main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=real_matmul' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.top=real_matmul' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(5)
Execute     set_top real_matmul 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(8)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu250-figd2104-2l-e' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu250-figd2104-2l-e' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(1)
Execute     set_part xcu250-figd2104-2l-e 
Execute       create_platform xcu250-figd2104-2l-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.02 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.13 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(9)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(10)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=rtl' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/hls_config.cfg(11)
Execute     config_export -format=rtl 
Command   apply_ini done; 1.23 sec.
Execute   apply_ini /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.5 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.88 seconds; current allocated memory: 379.629 MB.
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/real_matmul.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang src/real_matmul.cpp -foptimization-record-file=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.cpp.clang.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/clang.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/.systemc_flag -fix-errors /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/all.directive.json -fix-errors /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.48 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.33 seconds; current allocated memory: 381.699 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.g.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.59 sec.
Execute       run_link_or_opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=real_matmul -mllvm -hls-db-dir -mllvm /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.96 -x ir /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 291 Compile/Link /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,006 Unroll/Inline (step 1) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,006 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 987 Unroll/Inline (step 2) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 987 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 981 Unroll/Inline (step 3) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 981 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 981 Unroll/Inline (step 4) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 981 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 984 Array/Struct (step 1) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 984 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 984 Array/Struct (step 2) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 984 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 987 Array/Struct (step 3) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 987 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,298 Array/Struct (step 4) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,298 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 740 Array/Struct (step 5) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 740 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 737 Performance (step 1) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 736 Performance (step 2) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 736 Performance (step 3) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 736 Performance (step 4) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 743 HW Transforms (step 1) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 770 HW Transforms (step 2) /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 770 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (src/real_matmul.cpp:62:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (src/real_matmul.cpp:62:13) in function 'real_matmul' completely with a factor of 150 (src/real_matmul.cpp:14:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-248] Applying array_reshape to 'MatA': Complete reshaping on dimension 2. (src/real_matmul.cpp:21:9)
INFO: [HLS 214-248] Applying array_reshape to 'MatB': Complete reshaping on dimension 1. (src/real_matmul.cpp:22:12)
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAT_A_COLS> at src/real_matmul.cpp:29:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAT_B_COLS> at src/real_matmul.cpp:38:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAT_C_COLS_INIT> at src/real_matmul.cpp:50:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAT_C_COLS> at src/real_matmul.cpp:73:9 
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/real_matmul.cpp:36:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/real_matmul.cpp:71:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/../../kernel.xml -> /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.66 seconds; current allocated memory: 383.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.602 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top real_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.0.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.1.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.2.prechk.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/real_matmul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 385.961 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.g.1.bc to /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.1.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.1.tmp.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (src/real_matmul.cpp:10:9)...150 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 416.488 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.2.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'MAT_A_ROWS'(src/real_matmul.cpp:27:5) and 'MAT_A_COLS'(src/real_matmul.cpp:29:9) in function 'real_matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'MAT_B_ROWS'(src/real_matmul.cpp:36:5) and 'MAT_B_COLS'(src/real_matmul.cpp:38:9) in function 'real_matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'MAT_C_ROWS_INIT'(src/real_matmul.cpp:48:5) and 'MAT_C_COLS_INIT'(src/real_matmul.cpp:50:9) in function 'real_matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTER_ROWS'(src/real_matmul.cpp:57:5) and 'OUTER_COLS'(src/real_matmul.cpp:59:9) in function 'real_matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'MAT_C_ROWS'(src/real_matmul.cpp:71:5) and 'MAT_C_COLS'(src/real_matmul.cpp:73:9) in function 'real_matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (src/real_matmul.cpp:27:5) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (src/real_matmul.cpp:36:5) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (src/real_matmul.cpp:48:5) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (src/real_matmul.cpp:57:5) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (src/real_matmul.cpp:71:5) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatB' (src/real_matmul.cpp:39:24)
Execute           auto_get_db
Command         transform done; 0.4 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.3.bc -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 465.883 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.04 sec.
Command     elaborate done; 12.06 sec.
Execute     ap_eval exec zip -j /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
Execute       ap_set_top_model real_matmul 
Execute       get_model_list real_matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model real_matmul 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Configuring Module : real_matmul ...
Execute       set_default_model real_matmul 
Execute       apply_spec_resource_limit real_matmul 
INFO-FLOW: Model list for preprocess: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Preprocessing Module: real_matmul ...
Execute       set_default_model real_matmul 
Execute       cdfg_preprocess -model real_matmul 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for synthesis: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.33 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 465.883 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       schedule -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.36 seconds; current allocated memory: 470.641 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       bind -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 470.641 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 471.836 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 472.082 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul 
Execute       schedule -model real_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 472.102 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul.
Execute       set_default_model real_matmul 
Execute       bind -model real_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 472.695 MB.
Execute       syn_report -verbosereport -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.bind.adb -f 
INFO-FLOW: Finish binding real_matmul.
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for RTL generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 474.812 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 477.375 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 478.785 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 487.258 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 501.910 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model real_matmul -top_prefix  -sub_prefix real_matmul_ -mg_file /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 503.129 MB.
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vhdl -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/vhdl/real_matmul 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vlog -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/verilog/real_matmul 
Execute       syn_report -csynth -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/real_matmul_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model real_matmul -f -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.adb 
Execute       db_write -model real_matmul -bindview -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul -p /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul 
Execute       export_constraint_db -f -tool general -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.constraint.tcl 
Execute       syn_report -designview -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.design.xml 
Execute       syn_report -csynthDesign -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth.rpt -MHOut /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -wcfg -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model real_matmul -o /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.protoinst 
Execute       sc_get_clocks real_matmul 
Execute       sc_get_portdomain real_matmul 
INFO-FLOW: Model list for RTL component generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO-FLOW: Found component real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_mul_16s_16s_16_1_1.
INFO-FLOW: Append model real_matmul_mul_16s_16s_16_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul] ... 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.tcl 
INFO-FLOW: Found component real_matmul_MatA_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatA_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatB_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatB_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatC_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatC_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_mem_m_axi.
INFO-FLOW: Append model real_matmul_mem_m_axi
INFO-FLOW: Found component real_matmul_control_s_axi.
INFO-FLOW: Append model real_matmul_control_s_axi
INFO-FLOW: Append model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: Append model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: Append model real_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_flow_control_loop_pipe_sequential_init real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_mul_16s_16s_16_1_1 real_matmul_mac_muladd_16s_16s_16ns_16_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_flow_control_loop_pipe_sequential_init real_matmul_MatA_RAM_AUTO_1R1W real_matmul_MatB_RAM_AUTO_1R1W real_matmul_MatC_RAM_AUTO_1R1W real_matmul_mem_m_axi real_matmul_control_s_axi real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Generating /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_mul_16s_16s_16_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_MatA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatB_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatC_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_mem_m_axi
INFO-FLOW: To file: write model real_matmul_control_s_axi
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: To file: write model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: To file: write model real_matmul
INFO-FLOW: Generating /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/vhdl' dstVlogDir='/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/vlog' tclDir='/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db' modelList='real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_mul_16s_16s_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_RAM_AUTO_1R1W
real_matmul_MatB_RAM_AUTO_1R1W
real_matmul_MatC_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' expOnly='0'
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.compgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.2 seconds; current allocated memory: 506.977 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='real_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_mul_16s_16s_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_RAM_AUTO_1R1W
real_matmul_MatB_RAM_AUTO_1R1W
real_matmul_MatC_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/real_matmul.constraint.tcl 
Execute       sc_get_clocks real_matmul 
Execute       source /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/build_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST real_matmul MODULE2INSTS {real_matmul real_matmul real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158} INST2MODULE {real_matmul real_matmul grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127 real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS} INSTDATA {real_matmul {DEPTH 1 CHILDREN {grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127 grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137 grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143 grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151 grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158}} grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158 {DEPTH 2 CHILDREN {}}} MODULEDATA {real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_195_p2 SOURCE src/real_matmul.cpp:27 VARIABLE icmp_ln27 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_201_p2 SOURCE src/real_matmul.cpp:27 VARIABLE add_ln27_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_213_p2 SOURCE src/real_matmul.cpp:27 VARIABLE add_ln27 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_219_p2 SOURCE src/real_matmul.cpp:29 VARIABLE icmp_ln29 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_225_p3 SOURCE src/real_matmul.cpp:27 VARIABLE select_ln27 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_344_p3 SOURCE src/real_matmul.cpp:27 VARIABLE select_ln27_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_2_fu_233_p3 SOURCE src/real_matmul.cpp:27 VARIABLE select_ln27_2 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_328_p2 SOURCE src/real_matmul.cpp:27 VARIABLE first_iter_0 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_14_4_1_U1 SOURCE src/real_matmul.cpp:27 VARIABLE mul_ln29 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_14_4_1_U1 SOURCE src/real_matmul.cpp:30 VARIABLE add_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_299_p2 SOURCE src/real_matmul.cpp:30 VARIABLE add_ln30_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln30_fu_374_p2 SOURCE src/real_matmul.cpp:30 VARIABLE lshr_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln30_fu_402_p2 SOURCE src/real_matmul.cpp:30 VARIABLE shl_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln30_fu_408_p2 SOURCE src/real_matmul.cpp:30 VARIABLE xor_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln30_fu_414_p2 SOURCE src/real_matmul.cpp:30 VARIABLE and_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln30_1_fu_424_p2 SOURCE src/real_matmul.cpp:30 VARIABLE shl_ln30_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln30_fu_430_p2 SOURCE src/real_matmul.cpp:30 VARIABLE or_ln30 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_245_p2 SOURCE src/real_matmul.cpp:29 VARIABLE add_ln29 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_1_fu_251_p2 SOURCE src/real_matmul.cpp:29 VARIABLE icmp_ln29_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_153_p2 SOURCE src/real_matmul.cpp:36 VARIABLE icmp_ln36 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_159_p2 SOURCE src/real_matmul.cpp:36 VARIABLE add_ln36_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_220_p2 SOURCE src/real_matmul.cpp:36 VARIABLE add_ln36 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_168_p2 SOURCE src/real_matmul.cpp:38 VARIABLE icmp_ln38 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_fu_174_p3 SOURCE src/real_matmul.cpp:36 VARIABLE select_ln36 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_1_fu_226_p3 SOURCE src/real_matmul.cpp:36 VARIABLE select_ln36_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_2_fu_233_p3 SOURCE src/real_matmul.cpp:36 VARIABLE select_ln36_2 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_186_p2 SOURCE src/real_matmul.cpp:39 VARIABLE icmp_ln39 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln39_fu_279_p2 SOURCE src/real_matmul.cpp:39 VARIABLE shl_ln39 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln39_1_fu_298_p2 SOURCE src/real_matmul.cpp:39 VARIABLE shl_ln39_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_192_p2 SOURCE src/real_matmul.cpp:38 VARIABLE add_ln38 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_86_p2 SOURCE src/real_matmul.cpp:48 VARIABLE icmp_ln48 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_92_p2 SOURCE src/real_matmul.cpp:48 VARIABLE add_ln48_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_104_p2 SOURCE src/real_matmul.cpp:48 VARIABLE add_ln48 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_110_p2 SOURCE src/real_matmul.cpp:50 VARIABLE icmp_ln50 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_116_p3 SOURCE src/real_matmul.cpp:48 VARIABLE select_ln48 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_1_fu_124_p3 SOURCE src/real_matmul.cpp:48 VARIABLE select_ln48_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U9 SOURCE src/real_matmul.cpp:51 VARIABLE mul_ln51 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U9 SOURCE src/real_matmul.cpp:51 VARIABLE add_ln51 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_136_p2 SOURCE src/real_matmul.cpp:50 VARIABLE add_ln50 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_715_p2 SOURCE src/real_matmul.cpp:57 VARIABLE icmp_ln57 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_721_p2 SOURCE src/real_matmul.cpp:57 VARIABLE add_ln57_1 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_733_p2 SOURCE src/real_matmul.cpp:57 VARIABLE add_ln57 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_739_p2 SOURCE src/real_matmul.cpp:59 VARIABLE icmp_ln59 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_fu_745_p3 SOURCE src/real_matmul.cpp:57 VARIABLE select_ln57 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_1_fu_753_p3 SOURCE src/real_matmul.cpp:57 VARIABLE select_ln57_1 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U75 SOURCE src/real_matmul.cpp:57 VARIABLE empty LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U75 SOURCE src/real_matmul.cpp:57 VARIABLE empty_29 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U12 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U76 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_1 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U13 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_2 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U14 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_3 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U77 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_4 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U139 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_5 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U15 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_6 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U78 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_7 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U79 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_8 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U140 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_9 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U16 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_10 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U80 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_11 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U17 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_12 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U18 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_13 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U19 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_14 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U81 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_15 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U82 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_16 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U20 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_17 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U83 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_18 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U21 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_19 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U141 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_20 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U84 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_21 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U85 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_22 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U22 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_23 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U23 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_24 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U86 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_25 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U24 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_26 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U25 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_27 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U26 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_28 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U27 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_29 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U87 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_30 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U88 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_31 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U28 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_32 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U142 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_33 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U89 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_34 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U143 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_35 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U90 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_36 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U91 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_37 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U92 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_38 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U29 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_39 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U93 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_40 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U144 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_41 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U30 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_42 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U94 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_43 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U145 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_44 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U31 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_45 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U32 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_46 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U95 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_47 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U146 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_48 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_49 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U33 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_50 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U34 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_51 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_52 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U147 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_53 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U35 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_54 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U36 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_55 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U37 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_56 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_57 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_58 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_59 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_60 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_61 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U38 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_62 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U39 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_63 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U40 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_64 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_65 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U41 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_66 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U42 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_67 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_68 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U43 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_69 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U44 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_70 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_71 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_72 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U45 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_73 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_74 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_75 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U46 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_76 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U47 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_77 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_78 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U48 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_79 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_80 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U49 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_81 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U148 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_82 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_83 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_84 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U50 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_85 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U149 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_86 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_87 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U51 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_88 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U52 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_89 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U150 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_90 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_91 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U53 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_92 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U151 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_93 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_94 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U152 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_95 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U116 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_96 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U54 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_97 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U117 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_98 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U153 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_99 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U55 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_100 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U154 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_101 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U56 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_102 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U57 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_103 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U118 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_104 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U155 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_105 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U119 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_106 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U58 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_107 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U156 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_108 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U120 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_109 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U59 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_110 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U157 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_111 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U121 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_112 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U122 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_113 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U60 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_114 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U61 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_115 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U62 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_116 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U63 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_117 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U123 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_118 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U64 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_119 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U65 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_120 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U124 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_121 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U66 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_122 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U67 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_123 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U68 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_124 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U125 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_125 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U126 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_126 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U127 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_127 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U158 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_128 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U128 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_129 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U129 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_130 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U159 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_131 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U130 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_132 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U160 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_133 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U69 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_134 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U131 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_135 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U70 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_136 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U71 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_137 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U161 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_138 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U132 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_139 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U133 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_140 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U72 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_141 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U134 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_142 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U162 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_143 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U73 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_144 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U135 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_145 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_16_1_1_U74 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_146 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U136 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_147 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U137 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_148 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U138 SOURCE src/real_matmul.cpp:63 VARIABLE mul_ln63_149 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U149 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U120 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_1 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_3 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U135 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_4 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U139 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_5 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_4193_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_6 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_8 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U77 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_9 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U129 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_11 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U118 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_12 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U156 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_13 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_14_fu_4207_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_14 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_17 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U125 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_18 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_19_fu_4169_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_19 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U133 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_20 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_21 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U152 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_22 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_23_fu_4223_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_23 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U117 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_25 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U79 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_26 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U143 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_27 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_29 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U119 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_30 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U141 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_31 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_32_fu_4236_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_32 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_36 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U76 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_37 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U122 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_39 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U82 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_40 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U148 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_41 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_42_fu_4262_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_42 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_44 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U116 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_45 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U144 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_46 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_48 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U91 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_49 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U159 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_50 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_51_fu_4276_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_51 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U78 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_54 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_55 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_56_fu_4173_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_56 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U131 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_57 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U124 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_58 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U158 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_59 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_60_fu_4292_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_60 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U126 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_62 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_63 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U161 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_64 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U87 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_66 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_67 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U155 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_68 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_69_fu_4305_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_69 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U121 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_74 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U83 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_75 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_76_fu_4177_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_76 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_77 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U84 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_78 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U151 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_79 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_80_fu_4333_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_80 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U81 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_82 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U132 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_83 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U160 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_84 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_86 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U128 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_87 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U153 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_88 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_89_fu_4346_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_89 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_92 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U86 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_93 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_94_fu_4181_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_94 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U127 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_95 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_96 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U150 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_97 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_98_fu_4362_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_98 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U90 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_100 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U130 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_101 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U146 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_102 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U89 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_104 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_105 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U140 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_106 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_107_fu_4375_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_107 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U123 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_111 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U92 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_112 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U80 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_114 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_115 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U145 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_116 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_117_fu_4401_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_117 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_119 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U138 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_120 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U147 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_121 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U134 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_123 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_124 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U162 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_125 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_126_fu_4415_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_126 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_129 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U93 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_130 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_131_fu_4185_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_131 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U88 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_132 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U136 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_133 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U154 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_134 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_135_fu_4431_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_135 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U95 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_137 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U137 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_138 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U142 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_139 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U85 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_141 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U94 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_142 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U157 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_143 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_144_fu_4444_p2 SOURCE src/real_matmul.cpp:63 VARIABLE add_ln63_144 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_775_p2 SOURCE src/real_matmul.cpp:59 VARIABLE add_ln59 LOOP OUTER_ROWS_OUTER_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 151 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_146_p2 SOURCE src/real_matmul.cpp:71 VARIABLE icmp_ln71 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_152_p2 SOURCE src/real_matmul.cpp:71 VARIABLE add_ln71_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_164_p2 SOURCE src/real_matmul.cpp:71 VARIABLE add_ln71 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_170_p2 SOURCE src/real_matmul.cpp:73 VARIABLE icmp_ln73 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_176_p3 SOURCE src/real_matmul.cpp:71 VARIABLE select_ln71 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_1_fu_237_p3 SOURCE src/real_matmul.cpp:71 VARIABLE select_ln71_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_2_fu_184_p3 SOURCE src/real_matmul.cpp:71 VARIABLE select_ln71_2 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U168 SOURCE src/real_matmul.cpp:74 VARIABLE mul_ln74 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U168 SOURCE src/real_matmul.cpp:74 VARIABLE add_ln74 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_200_p2 SOURCE src/real_matmul.cpp:74 VARIABLE icmp_ln74 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_206_p2 SOURCE src/real_matmul.cpp:73 VARIABLE add_ln73 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_262_p3 SOURCE src/real_matmul.cpp:74 VARIABLE select_ln74 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatA_U SOURCE src/real_matmul.cpp:21 VARIABLE MatA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 59 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2400 100 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatB_U SOURCE src/real_matmul.cpp:22 VARIABLE MatB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 59 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2400 200 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_U SOURCE src/real_matmul.cpp:23 VARIABLE MatC LOOP {} BUNDLEDNAME {} DSP 0 BRAM 20 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 20000 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true}} AREA {DSP 154 BRAM 146 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.29 seconds; current allocated memory: 519.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for real_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for real_matmul.
Execute       syn_report -model real_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
Command     autosyn done; 8.68 sec.
Command   csynth_design done; 20.98 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
