

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 20:04:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  138785|  553185|  138785|  553185|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |                         |     Latency     |   Iteration  |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min  |   max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  138784|  553184| 8674 ~ 34574 |          -|          -|       16|    no    |
        | + Loop 1.1              |      18|      18|             2|          -|          -|        9|    no    |
        | + Loop 1.2              |    8652|   34552|  618 ~ 1234  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.2.1          |     616|    1232|            44|          -|          -| 14 ~ 28 |    no    |
        |   +++ Loop 1.2.1.1      |      42|      42|            14|          -|          -|        3|    no    |
        |    ++++ Loop 1.2.1.1.1  |      12|      12|             4|          -|          -|        3|    no    |
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 17 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%empty = alloca [9 x i16], align 2"   --->   Operation 18 'alloca' 'empty' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 19 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln37_6_cast = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln37_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 21 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln45_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'zext' 'zext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_56 = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_57 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.loopexit5" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit5.loopexit ]"   --->   Operation 26 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln22_1, %.loopexit5.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %add_ln22, %.loopexit5.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 28 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln22 = add i9 %phi_mul2, %zext_ln45" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 29 'add' 'add_ln22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln22_1 = add i9 %phi_mul, %zext_ln37" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 30 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 31 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 33 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %5, label %.preheader7.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 35 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 37 'zext' 'zext_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 38 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.90>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 41 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 42 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %i_0 to i5" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 45 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %out_d_0, %zext_ln26_2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 46 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %add_ln26_1 to i8" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%add_ln26 = add i8 %zext_ln26_4, %zext_ln26" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 48 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %add_ln26 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln26_5" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 50 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 51 'load' 'kernel_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 52 'zext' 'zext_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 53 'getelementptr' 'bias_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 54 'load' 'bias_load' <Predicate = (icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 55 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %i_0 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln26_3" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 57 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.32ns)   --->   "store i16 %kernel_0_load, i16* %p_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 60 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_4 = sext i16 %bias_load to i32" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 61 'sext' 'buffer_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.17>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %2 ], [ %out_h, %.loopexit.loopexit ]"   --->   Operation 63 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 64 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, %empty_57" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 65 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 66 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit5.loopexit, label %.preheader6.preheader" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37_7_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 68 'zext' 'zext_ln37_7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.82ns)   --->   "%tmp7 = add i9 %phi_mul2, %zext_ln37_7_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 69 'add' 'tmp7' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i9 %tmp7 to i14" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 70 'zext' 'tmp7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (4.35ns)   --->   "%tmp8 = mul i14 %tmp7_cast, %zext_ln45_1_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 71 'mul' 'tmp8' <Predicate = (!icmp_ln31)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 72 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 73 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.78>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %4 ], [ 0, %.preheader6.preheader ]"   --->   Operation 74 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 75 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %out_w_0, %empty_56" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 76 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 77 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 79 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 80 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.95>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ %buffer_4, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]"   --->   Operation 82 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]"   --->   Operation 83 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 84 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 85 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 86 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %4, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 88 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 89 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i4 %shl_ln4 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 90 'zext' 'zext_ln37_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i5 %zext_ln37_10, %zext_ln37_9" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 91 'sub' 'sub_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (1.78ns)   --->   "%tmp2 = add i5 %zext_ln37_9, %out_h_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 92 'add' 'tmp2' <Predicate = (!icmp_ln35)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i5 %tmp2 to i9" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 93 'zext' 'tmp2_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.82ns)   --->   "%tmp = add i9 %phi_mul, %tmp2_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 94 'add' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 95 'zext' 'tmp_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (4.35ns)   --->   "%tmp6 = mul i14 %zext_ln37_6_cast, %tmp_cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 96 'mul' 'tmp6' <Predicate = (!icmp_ln35)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 97 'br' <Predicate = (!icmp_ln35)> <Delay = 1.76>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %buffer_0 to i16" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 98 'trunc' 'trunc_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln45 = add i14 %tmp8, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 99 'add' 'add_ln45' <Predicate = (icmp_ln35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i14 %add_ln45 to i64" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 100 'zext' 'zext_ln45_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45_1" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 101 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "store i16 %trunc_ln45, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 102 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 103 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.84>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer, %3 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 104 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 105 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 107 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 108 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader5.loopexit, label %3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 110 'zext' 'zext_ln37_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %zext_ln37_11, %out_w_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 111 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i5 %add_ln37 to i14" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 112 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln37_4 = add i14 %zext_ln37_13, %tmp6" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 113 'add' 'add_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i14 %add_ln37_4 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 114 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_14" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 115 'getelementptr' 'input_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 116 'load' 'input_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln37_5 = add i5 %sub_ln37, %zext_ln37_11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 117 'add' 'add_ln37_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 118 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 119 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i5 %add_ln37_5 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 120 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i32 %sext_ln37 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 121 'zext' 'zext_ln37_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln37_12" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 122 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (2.32ns)   --->   "%empty_64 = load i16* %p_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 123 'load' 'empty_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 9> <Delay = 8.70>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %input_load to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 124 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (2.32ns)   --->   "%empty_64 = load i16* %p_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 125 'load' 'empty_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln37_10 = sext i16 %empty_64 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 126 'sext' 'sext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_10, %sext_ln37_2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 127 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 128 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.55>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i19 %trunc_ln9 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 129 'sext' 'sext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.55ns)   --->   "%buffer = add nsw i32 %sext_ln37_4, %buffer_1" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 130 'add' 'buffer' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 0000000000000]
output_height_read (read             ) [ 0000000000000]
input_width_read   (read             ) [ 0000000000000]
input_height_read  (read             ) [ 0000000000000]
sext_ln4           (sext             ) [ 0000000000000]
empty              (alloca           ) [ 0011111111111]
zext_ln37          (zext             ) [ 0011111111111]
zext_ln37_6_cast   (zext             ) [ 0011111111111]
zext_ln45          (zext             ) [ 0011111111111]
zext_ln45_1_cast   (zext             ) [ 0011111111111]
empty_56           (trunc            ) [ 0011111111111]
empty_57           (trunc            ) [ 0011111111111]
br_ln22            (br               ) [ 0111111111111]
out_d_0            (phi              ) [ 0011100000000]
phi_mul            (phi              ) [ 0010000111111]
phi_mul2           (phi              ) [ 0011111111111]
add_ln22           (add              ) [ 0111111111111]
add_ln22_1         (add              ) [ 0111111111111]
icmp_ln22          (icmp             ) [ 0011111111111]
empty_58           (speclooptripcount) [ 0000000000000]
out_d              (add              ) [ 0111111111111]
br_ln22            (br               ) [ 0000000000000]
trunc_ln26         (trunc            ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000]
zext_ln26          (zext             ) [ 0001100000000]
br_ln24            (br               ) [ 0011111111111]
ret_ln0            (ret              ) [ 0000000000000]
i_0                (phi              ) [ 0001100000000]
icmp_ln24          (icmp             ) [ 0011111111111]
empty_59           (speclooptripcount) [ 0000000000000]
i                  (add              ) [ 0011111111111]
br_ln24            (br               ) [ 0000000000000]
zext_ln26_2        (zext             ) [ 0000000000000]
add_ln26_1         (add              ) [ 0000000000000]
zext_ln26_4        (zext             ) [ 0000000000000]
add_ln26           (add              ) [ 0000000000000]
zext_ln26_5        (zext             ) [ 0000000000000]
kernel_0_addr      (getelementptr    ) [ 0000100000000]
zext_ln29          (zext             ) [ 0000000000000]
bias_addr          (getelementptr    ) [ 0000010000000]
kernel_0_load      (load             ) [ 0000000000000]
zext_ln26_3        (zext             ) [ 0000000000000]
p_addr_1           (getelementptr    ) [ 0000000000000]
store_ln26         (store            ) [ 0000000000000]
br_ln24            (br               ) [ 0011111111111]
bias_load          (load             ) [ 0000000000000]
buffer_4           (sext             ) [ 0000001111111]
br_ln31            (br               ) [ 0011111111111]
out_h_0            (phi              ) [ 0000001011111]
empty_60           (speclooptripcount) [ 0000000000000]
icmp_ln31          (icmp             ) [ 0011111111111]
out_h              (add              ) [ 0011111111111]
br_ln31            (br               ) [ 0000000000000]
zext_ln37_7_cast   (zext             ) [ 0000000000000]
tmp7               (add              ) [ 0000000000000]
tmp7_cast          (zext             ) [ 0000000000000]
tmp8               (mul              ) [ 0000000111111]
br_ln32            (br               ) [ 0011111111111]
br_ln0             (br               ) [ 0111111111111]
out_w_0            (phi              ) [ 0000000101111]
empty_61           (speclooptripcount) [ 0000000000000]
icmp_ln32          (icmp             ) [ 0011111111111]
out_w              (add              ) [ 0011111111111]
br_ln32            (br               ) [ 0000000000000]
zext_ln35          (zext             ) [ 0000000011111]
br_ln35            (br               ) [ 0011111111111]
br_ln0             (br               ) [ 0011111111111]
buffer_0           (phi              ) [ 0000000011111]
k_h_0              (phi              ) [ 0000000010000]
icmp_ln35          (icmp             ) [ 0011111111111]
empty_62           (speclooptripcount) [ 0000000000000]
k_h                (add              ) [ 0011111111111]
br_ln35            (br               ) [ 0000000000000]
zext_ln37_9        (zext             ) [ 0000000000000]
shl_ln4            (bitconcatenate   ) [ 0000000000000]
zext_ln37_10       (zext             ) [ 0000000000000]
sub_ln37           (sub              ) [ 0000000001111]
tmp2               (add              ) [ 0000000000000]
tmp2_cast          (zext             ) [ 0000000000000]
tmp                (add              ) [ 0000000000000]
tmp_cast           (zext             ) [ 0000000000000]
tmp6               (mul              ) [ 0000000001111]
br_ln36            (br               ) [ 0011111111111]
trunc_ln45         (trunc            ) [ 0000000000000]
add_ln45           (add              ) [ 0000000000000]
zext_ln45_1        (zext             ) [ 0000000000000]
output_addr        (getelementptr    ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln32            (br               ) [ 0011111111111]
buffer_1           (phi              ) [ 0011111111111]
k_w_0              (phi              ) [ 0000000001000]
icmp_ln36          (icmp             ) [ 0011111111111]
empty_63           (speclooptripcount) [ 0000000000000]
k_w                (add              ) [ 0011111111111]
br_ln36            (br               ) [ 0000000000000]
zext_ln37_11       (zext             ) [ 0000000000000]
add_ln37           (add              ) [ 0000000000000]
zext_ln37_13       (zext             ) [ 0000000000000]
add_ln37_4         (add              ) [ 0000000000000]
zext_ln37_14       (zext             ) [ 0000000000000]
input_addr         (getelementptr    ) [ 0000000000100]
add_ln37_5         (add              ) [ 0000000000100]
br_ln0             (br               ) [ 0011111111111]
input_load         (load             ) [ 0000000000010]
sext_ln37          (sext             ) [ 0000000000000]
zext_ln37_12       (zext             ) [ 0000000000000]
p_addr             (getelementptr    ) [ 0000000000010]
sext_ln37_2        (sext             ) [ 0000000000000]
empty_64           (load             ) [ 0000000000000]
sext_ln37_10       (sext             ) [ 0000000000000]
mul_ln37           (mul              ) [ 0000000000000]
trunc_ln9          (partselect       ) [ 0000000000001]
sext_ln37_4        (sext             ) [ 0000000000000]
buffer             (add              ) [ 0011111111111]
br_ln36            (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_width_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_height_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_0_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bias_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/4 empty_64/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="14" slack="0"/>
<pin id="139" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln45_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/10 "/>
</bind>
</comp>

<comp id="168" class="1005" name="out_d_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_d_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="phi_mul_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="phi_mul_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_mul2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="1"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_mul2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="out_h_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="out_h_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="228" class="1005" name="out_w_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_w_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="240" class="1005" name="buffer_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="buffer_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="3"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="k_h_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="k_h_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h_0/8 "/>
</bind>
</comp>

<comp id="261" class="1005" name="buffer_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="buffer_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1/9 "/>
</bind>
</comp>

<comp id="273" class="1005" name="k_w_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_w_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w_0/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln37_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln37_6_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6_cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln45_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln45_1_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_56_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_56/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_57_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="1"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln22_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="1"/>
<pin id="320" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln22_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="out_d_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln26_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln26_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln24_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln26_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln26_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln26_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln26_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="1"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln26_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln29_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln26_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="buffer_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="buffer_4/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln31_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="4"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="out_h_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln37_7_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7_cast/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="3"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp7_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="4"/>
<pin id="428" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln32_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="5"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="out_w_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln35_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln35_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="k_h_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln37_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln37_10_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_10/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln37_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="2"/>
<pin id="482" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp2_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="5"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="6"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln45_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln45_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="2"/>
<pin id="511" dir="0" index="1" bw="5" slack="1"/>
<pin id="512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln45_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln36_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="k_w_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln37_11_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln37_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="2"/>
<pin id="537" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln37_13_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_13/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln37_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="1"/>
<pin id="547" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln37_14_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_14/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln37_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_5/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sext_ln37_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln37_12_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_12/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln37_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln37_10_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_10/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="19" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln37_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="19" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_4/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="buffer_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="19" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="3"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/12 "/>
</bind>
</comp>

<comp id="592" class="1007" name="mul_ln37_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/11 "/>
</bind>
</comp>

<comp id="599" class="1005" name="zext_ln37_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="1"/>
<pin id="601" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="604" class="1005" name="zext_ln37_6_cast_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="6"/>
<pin id="606" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln37_6_cast "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln45_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="1"/>
<pin id="611" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln45_1_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="4"/>
<pin id="616" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln45_1_cast "/>
</bind>
</comp>

<comp id="619" class="1005" name="empty_56_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="5"/>
<pin id="621" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="empty_56 "/>
</bind>
</comp>

<comp id="624" class="1005" name="empty_57_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="4"/>
<pin id="626" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="empty_57 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln22_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln22_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="out_d_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln26_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="655" class="1005" name="i_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="660" class="1005" name="kernel_0_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="bias_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="buffer_4_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="3"/>
<pin id="672" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buffer_4 "/>
</bind>
</comp>

<comp id="678" class="1005" name="out_h_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp8_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="2"/>
<pin id="685" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="691" class="1005" name="out_w_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln35_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="14" slack="1"/>
<pin id="698" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="704" class="1005" name="k_h_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="0"/>
<pin id="706" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h "/>
</bind>
</comp>

<comp id="709" class="1005" name="sub_ln37_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="1"/>
<pin id="711" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp6_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="14" slack="1"/>
<pin id="716" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="722" class="1005" name="k_w_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="0"/>
<pin id="724" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w "/>
</bind>
</comp>

<comp id="727" class="1005" name="input_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="1"/>
<pin id="729" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln37_5_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_5 "/>
</bind>
</comp>

<comp id="737" class="1005" name="input_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="p_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln9_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="19" slack="1"/>
<pin id="749" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="752" class="1005" name="buffer_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="103" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="84" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="90" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="284" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="78" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="72" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="72" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="78" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="196" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="184" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="172" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="172" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="172" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="208" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="208" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="208" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="168" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="389"><net_src comp="168" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="394"><net_src comp="204" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="399"><net_src comp="116" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="220" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="220" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="220" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="192" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="232" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="232" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="232" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="254" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="254" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="254" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="254" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="457" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="457" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="216" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="180" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="243" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="516"><net_src comp="509" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="522"><net_src comp="277" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="277" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="277" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="228" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="558"><net_src comp="530" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="573"><net_src comp="128" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="64" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="66" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="261" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="570" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="567" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="592" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="602"><net_src comp="288" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="607"><net_src comp="292" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="612"><net_src comp="296" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="617"><net_src comp="300" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="622"><net_src comp="304" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="627"><net_src comp="308" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="632"><net_src comp="312" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="637"><net_src comp="317" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="645"><net_src comp="328" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="650"><net_src comp="346" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="658"><net_src comp="356" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="663"><net_src comp="96" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="668"><net_src comp="109" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="673"><net_src comp="396" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="681"><net_src comp="405" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="686"><net_src comp="425" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="694"><net_src comp="435" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="699"><net_src comp="441" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="707"><net_src comp="451" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="712"><net_src comp="473" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="717"><net_src comp="499" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="725"><net_src comp="524" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="730"><net_src comp="148" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="735"><net_src comp="554" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="740"><net_src comp="155" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="745"><net_src comp="161" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="750"><net_src comp="574" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="755"><net_src comp="586" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {9 10 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {3 5 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {3 4 }
  - Chain level:
	State 1
		zext_ln37_6_cast : 1
	State 2
		add_ln22 : 1
		add_ln22_1 : 1
		icmp_ln22 : 1
		out_d : 1
		br_ln22 : 2
		trunc_ln26 : 1
		shl_ln : 2
		zext_ln26 : 3
	State 3
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln26_2 : 1
		add_ln26_1 : 2
		zext_ln26_4 : 3
		add_ln26 : 4
		zext_ln26_5 : 5
		kernel_0_addr : 6
		kernel_0_load : 7
		bias_addr : 1
		bias_load : 2
	State 4
		p_addr_1 : 1
		store_ln26 : 2
	State 5
		buffer_4 : 1
	State 6
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		zext_ln37_7_cast : 1
		tmp7 : 2
		tmp7_cast : 3
		tmp8 : 4
	State 7
		icmp_ln32 : 1
		out_w : 1
		br_ln32 : 2
		zext_ln35 : 1
	State 8
		icmp_ln35 : 1
		k_h : 1
		br_ln35 : 2
		zext_ln37_9 : 1
		shl_ln4 : 1
		zext_ln37_10 : 2
		sub_ln37 : 3
		tmp2 : 2
		tmp2_cast : 3
		tmp : 4
		tmp_cast : 5
		tmp6 : 6
		trunc_ln45 : 1
		zext_ln45_1 : 1
		output_addr : 2
		store_ln45 : 3
	State 9
		icmp_ln36 : 1
		k_w : 1
		br_ln36 : 2
		zext_ln37_11 : 1
		add_ln37 : 2
		zext_ln37_13 : 3
		add_ln37_4 : 4
		zext_ln37_14 : 5
		input_addr : 6
		input_load : 7
		add_ln37_5 : 2
	State 10
		zext_ln37_12 : 1
		p_addr : 2
		empty_64 : 3
	State 11
		sext_ln37_10 : 1
		mul_ln37 : 2
		trunc_ln9 : 3
	State 12
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln22_fu_312        |    0    |    0    |    15   |
|          |       add_ln22_1_fu_317       |    0    |    0    |    15   |
|          |          out_d_fu_328         |    0    |    0    |    15   |
|          |            i_fu_356           |    0    |    0    |    13   |
|          |       add_ln26_1_fu_366       |    0    |    0    |    15   |
|          |        add_ln26_fu_376        |    0    |    0    |    15   |
|          |          out_h_fu_405         |    0    |    0    |    15   |
|          |          tmp7_fu_415          |    0    |    0    |    15   |
|    add   |          out_w_fu_435         |    0    |    0    |    15   |
|          |           k_h_fu_451          |    0    |    0    |    10   |
|          |          tmp2_fu_479          |    0    |    0    |    15   |
|          |           tmp_fu_489          |    0    |    0    |    15   |
|          |        add_ln45_fu_509        |    0    |    0    |    19   |
|          |           k_w_fu_524          |    0    |    0    |    10   |
|          |        add_ln37_fu_534        |    0    |    0    |    15   |
|          |       add_ln37_4_fu_544       |    0    |    0    |    19   |
|          |       add_ln37_5_fu_554       |    0    |    0    |    15   |
|          |         buffer_fu_586         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp8_fu_425          |    0    |    0    |    51   |
|    mul   |          tmp6_fu_499          |    0    |    0    |    51   |
|          |        mul_ln37_fu_592        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln22_fu_322       |    0    |    0    |    11   |
|          |        icmp_ln24_fu_350       |    0    |    0    |    9    |
|   icmp   |        icmp_ln31_fu_400       |    0    |    0    |    11   |
|          |        icmp_ln32_fu_430       |    0    |    0    |    11   |
|          |        icmp_ln35_fu_445       |    0    |    0    |    8    |
|          |        icmp_ln36_fu_518       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln37_fu_473        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_72 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_78 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_84  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_90 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln4_fu_284        |    0    |    0    |    0    |
|          |        buffer_4_fu_396        |    0    |    0    |    0    |
|   sext   |        sext_ln37_fu_559       |    0    |    0    |    0    |
|          |       sext_ln37_2_fu_567      |    0    |    0    |    0    |
|          |      sext_ln37_10_fu_570      |    0    |    0    |    0    |
|          |       sext_ln37_4_fu_583      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln37_fu_288       |    0    |    0    |    0    |
|          |    zext_ln37_6_cast_fu_292    |    0    |    0    |    0    |
|          |        zext_ln45_fu_296       |    0    |    0    |    0    |
|          |    zext_ln45_1_cast_fu_300    |    0    |    0    |    0    |
|          |        zext_ln26_fu_346       |    0    |    0    |    0    |
|          |       zext_ln26_2_fu_362      |    0    |    0    |    0    |
|          |       zext_ln26_4_fu_372      |    0    |    0    |    0    |
|          |       zext_ln26_5_fu_381      |    0    |    0    |    0    |
|          |        zext_ln29_fu_386       |    0    |    0    |    0    |
|          |       zext_ln26_3_fu_391      |    0    |    0    |    0    |
|   zext   |    zext_ln37_7_cast_fu_411    |    0    |    0    |    0    |
|          |        tmp7_cast_fu_421       |    0    |    0    |    0    |
|          |        zext_ln35_fu_441       |    0    |    0    |    0    |
|          |       zext_ln37_9_fu_457      |    0    |    0    |    0    |
|          |      zext_ln37_10_fu_469      |    0    |    0    |    0    |
|          |        tmp2_cast_fu_485       |    0    |    0    |    0    |
|          |        tmp_cast_fu_495        |    0    |    0    |    0    |
|          |       zext_ln45_1_fu_513      |    0    |    0    |    0    |
|          |      zext_ln37_11_fu_530      |    0    |    0    |    0    |
|          |      zext_ln37_13_fu_540      |    0    |    0    |    0    |
|          |      zext_ln37_14_fu_549      |    0    |    0    |    0    |
|          |      zext_ln37_12_fu_562      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_56_fu_304        |    0    |    0    |    0    |
|   trunc  |        empty_57_fu_308        |    0    |    0    |    0    |
|          |       trunc_ln26_fu_334       |    0    |    0    |    0    |
|          |       trunc_ln45_fu_504       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_338         |    0    |    0    |    0    |
|          |         shl_ln4_fu_461        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln9_fu_574       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   463   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|empty|    0   |   32   |    3   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   32   |    3   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln22_1_reg_634   |    9   |
|    add_ln22_reg_629    |    9   |
|   add_ln37_5_reg_732   |    5   |
|    bias_addr_reg_665   |    4   |
|    buffer_0_reg_240    |   32   |
|    buffer_1_reg_261    |   32   |
|    buffer_4_reg_670    |   32   |
|     buffer_reg_752     |   32   |
|    empty_56_reg_619    |    5   |
|    empty_57_reg_624    |    5   |
|       i_0_reg_204      |    4   |
|        i_reg_655       |    4   |
|   input_addr_reg_727   |   14   |
|   input_load_reg_737   |   16   |
|      k_h_0_reg_250     |    2   |
|       k_h_reg_704      |    2   |
|      k_w_0_reg_273     |    2   |
|       k_w_reg_722      |    2   |
|  kernel_0_addr_reg_660 |    8   |
|     out_d_0_reg_168    |    5   |
|      out_d_reg_642     |    5   |
|     out_h_0_reg_216    |    5   |
|      out_h_reg_678     |    5   |
|     out_w_0_reg_228    |    5   |
|      out_w_reg_691     |    5   |
|     p_addr_reg_742     |    4   |
|    phi_mul2_reg_192    |    9   |
|     phi_mul_reg_180    |    9   |
|    sub_ln37_reg_709    |    5   |
|      tmp6_reg_714      |   14   |
|      tmp8_reg_683      |   14   |
|    trunc_ln9_reg_747   |   19   |
|    zext_ln26_reg_647   |    8   |
|    zext_ln35_reg_696   |   14   |
|zext_ln37_6_cast_reg_604|   14   |
|    zext_ln37_reg_599   |    9   |
|zext_ln45_1_cast_reg_614|   14   |
|    zext_ln45_reg_609   |    9   |
+------------------------+--------+
|          Total         |   391  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_128 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_155 |  p0  |   2  |  14  |   28   ||    9    |
|  out_d_0_reg_168  |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_180  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_192 |  p0  |   2  |   9  |   18   ||    9    |
|    i_0_reg_204    |  p0  |   2  |   4  |    8   ||    9    |
|  out_h_0_reg_216  |  p0  |   2  |   5  |   10   ||    9    |
|  out_w_0_reg_228  |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  || 17.7357 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   463  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |    3   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   391  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   17   |   423  |   562  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
