$date
	Sun Apr  6 22:46:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 4 $ alu_control [3:0] $end
$var reg 32 % b [31:0] $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 4 ' alu_control [3:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 )
b101 (
b10 '
b1010 &
b101 %
b10 $
b1010 #
b1111 "
0!
$end
#5
b101 "
b101 )
b110 $
b110 '
#10
1!
b0 "
b0 )
b0 $
b0 '
#15
0!
b1111 "
b1111 )
b1 $
b1 '
#30
