|top_mxv
clk_wr => clk_wr.IN14
clk_rd => clk_rd.IN14
rst => rst.IN18
push_result => push_result.IN1
pop_result => pop_result.IN1
push_vector => push_vector.IN1
pop_vector => pop_vector.IN1
push_matrix[0] => push_matrix[0].IN1
push_matrix[1] => push_matrix[1].IN1
push_matrix[2] => push_matrix[2].IN1
push_matrix[3] => push_matrix[3].IN1
push_matrix[4] => push_matrix[4].IN1
push_matrix[5] => push_matrix[5].IN1
push_matrix[6] => push_matrix[6].IN1
push_matrix[7] => push_matrix[7].IN1
pop_matrix[0] => pop_matrix[0].IN1
pop_matrix[1] => pop_matrix[1].IN1
pop_matrix[2] => pop_matrix[2].IN1
pop_matrix[3] => pop_matrix[3].IN1
pop_matrix[4] => pop_matrix[4].IN1
pop_matrix[5] => pop_matrix[5].IN1
pop_matrix[6] => pop_matrix[6].IN1
pop_matrix[7] => pop_matrix[7].IN1
val[0] => val[0].IN9
val[1] => val[1].IN9
val[2] => val[2].IN9
val[3] => val[3].IN9
val[4] => val[4].IN9
val[5] => val[5].IN9
val[6] => val[6].IN9
val[7] => val[7].IN9
dmx_v_sltr[0] => demux_1_4_W4B:DEMUX_VECTOR.i_sltr[0]
dmx_v_sltr[1] => demux_1_4_W4B:DEMUX_VECTOR.i_sltr[1]
mx_reg_sltr[0] => mux_2_1:MUX_PRCS.i_sltr[0]
mx_a_sltr[0] => mx_a_sltr[0].IN1
mx_b_sltr[0] => mx_b_sltr[0].IN1
mx_c_sltr[0] => mx_c_sltr[0].IN1
mx_d_sltr[0] => mx_d_sltr[0].IN1


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_VECTOR|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|demux_1_4_W4B:DEMUX_VECTOR
i_bus[0] => o_buses.DATAB
i_bus[0] => o_buses.DATAB
i_bus[0] => o_buses.DATAB
i_bus[0] => o_buses.DATAB
i_bus[1] => o_buses.DATAB
i_bus[1] => o_buses.DATAB
i_bus[1] => o_buses.DATAB
i_bus[1] => o_buses.DATAB
i_bus[2] => o_buses.DATAB
i_bus[2] => o_buses.DATAB
i_bus[2] => o_buses.DATAB
i_bus[2] => o_buses.DATAB
i_bus[3] => o_buses.DATAB
i_bus[3] => o_buses.DATAB
i_bus[3] => o_buses.DATAB
i_bus[3] => o_buses.DATAB
i_bus[4] => o_buses.DATAB
i_bus[4] => o_buses.DATAB
i_bus[4] => o_buses.DATAB
i_bus[4] => o_buses.DATAB
i_bus[5] => o_buses.DATAB
i_bus[5] => o_buses.DATAB
i_bus[5] => o_buses.DATAB
i_bus[5] => o_buses.DATAB
i_bus[6] => o_buses.DATAB
i_bus[6] => o_buses.DATAB
i_bus[6] => o_buses.DATAB
i_bus[6] => o_buses.DATAB
i_bus[7] => o_buses.DATAB
i_bus[7] => o_buses.DATAB
i_bus[7] => o_buses.DATAB
i_bus[7] => o_buses.DATAB
i_sltr[0] => Equal0.IN31
i_sltr[0] => Equal1.IN0
i_sltr[0] => Equal2.IN31
i_sltr[0] => Equal3.IN1
i_sltr[1] => Equal0.IN30
i_sltr[1] => Equal1.IN31
i_sltr[1] => Equal2.IN0
i_sltr[1] => Equal3.IN0
o_buses[0][0] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][1] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][2] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][3] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][4] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][5] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][6] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[0][7] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][0] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][1] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][2] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][3] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][4] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][5] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][6] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[1][7] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][0] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][1] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][2] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][3] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][4] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][5] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][6] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[2][7] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][0] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][1] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][2] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][3] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][4] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][5] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][6] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE
o_buses[3][7] <= o_buses.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|mux_2_1:MUX_PRCS
i_bus_a[0] => o_bus.DATAB
i_bus_a[1] => o_bus.DATAB
i_bus_a[2] => o_bus.DATAB
i_bus_a[3] => o_bus.DATAB
i_bus_a[4] => o_bus.DATAB
i_bus_a[5] => o_bus.DATAB
i_bus_a[6] => o_bus.DATAB
i_bus_a[7] => o_bus.DATAB
i_bus_a[8] => o_bus.DATAB
i_bus_a[9] => o_bus.DATAB
i_bus_a[10] => o_bus.DATAB
i_bus_a[11] => o_bus.DATAB
i_bus_a[12] => o_bus.DATAB
i_bus_a[13] => o_bus.DATAB
i_bus_a[14] => o_bus.DATAB
i_bus_a[15] => o_bus.DATAB
i_bus_a[16] => o_bus.DATAB
i_bus_a[17] => o_bus.DATAB
i_bus_a[18] => o_bus.DATAB
i_bus_b[0] => o_bus.DATAA
i_bus_b[1] => o_bus.DATAA
i_bus_b[2] => o_bus.DATAA
i_bus_b[3] => o_bus.DATAA
i_bus_b[4] => o_bus.DATAA
i_bus_b[5] => o_bus.DATAA
i_bus_b[6] => o_bus.DATAA
i_bus_b[7] => o_bus.DATAA
i_bus_b[8] => o_bus.DATAA
i_bus_b[9] => o_bus.DATAA
i_bus_b[10] => o_bus.DATAA
i_bus_b[11] => o_bus.DATAA
i_bus_b[12] => o_bus.DATAA
i_bus_b[13] => o_bus.DATAA
i_bus_b[14] => o_bus.DATAA
i_bus_b[15] => o_bus.DATAA
i_bus_b[16] => o_bus.DATAA
i_bus_b[17] => o_bus.DATAA
i_bus_b[18] => o_bus.DATAA
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
o_bus[0] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[1] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[2] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[3] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[4] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[5] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[6] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[7] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[8] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[9] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[10] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[11] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[12] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[13] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[14] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[15] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[16] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[17] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[18] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_0|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_4|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|mux_2_1:MUX_FIFO_0_4
i_bus_a[0] => o_bus.DATAB
i_bus_a[1] => o_bus.DATAB
i_bus_a[2] => o_bus.DATAB
i_bus_a[3] => o_bus.DATAB
i_bus_a[4] => o_bus.DATAB
i_bus_a[5] => o_bus.DATAB
i_bus_a[6] => o_bus.DATAB
i_bus_a[7] => o_bus.DATAB
i_bus_a[8] => o_bus.DATAB
i_bus_a[9] => o_bus.DATAB
i_bus_a[10] => o_bus.DATAB
i_bus_a[11] => o_bus.DATAB
i_bus_a[12] => o_bus.DATAB
i_bus_a[13] => o_bus.DATAB
i_bus_a[14] => o_bus.DATAB
i_bus_a[15] => o_bus.DATAB
i_bus_a[16] => o_bus.DATAB
i_bus_a[17] => o_bus.DATAB
i_bus_a[18] => o_bus.DATAB
i_bus_b[0] => o_bus.DATAA
i_bus_b[1] => o_bus.DATAA
i_bus_b[2] => o_bus.DATAA
i_bus_b[3] => o_bus.DATAA
i_bus_b[4] => o_bus.DATAA
i_bus_b[5] => o_bus.DATAA
i_bus_b[6] => o_bus.DATAA
i_bus_b[7] => o_bus.DATAA
i_bus_b[8] => o_bus.DATAA
i_bus_b[9] => o_bus.DATAA
i_bus_b[10] => o_bus.DATAA
i_bus_b[11] => o_bus.DATAA
i_bus_b[12] => o_bus.DATAA
i_bus_b[13] => o_bus.DATAA
i_bus_b[14] => o_bus.DATAA
i_bus_b[15] => o_bus.DATAA
i_bus_b[16] => o_bus.DATAA
i_bus_b[17] => o_bus.DATAA
i_bus_b[18] => o_bus.DATAA
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
o_bus[0] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[1] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[2] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[3] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[4] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[5] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[6] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[7] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[8] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[9] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[10] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[11] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[12] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[13] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[14] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[15] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[16] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[17] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[18] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|processor:PROCESSOR_A
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
rst => result[0]~reg0.ACLR
rst => result[1]~reg0.ACLR
rst => result[2]~reg0.ACLR
rst => result[3]~reg0.ACLR
rst => result[4]~reg0.ACLR
rst => result[5]~reg0.ACLR
rst => result[6]~reg0.ACLR
rst => result[7]~reg0.ACLR
rst => result[8]~reg0.ACLR
rst => result[9]~reg0.ACLR
rst => result[10]~reg0.ACLR
rst => result[11]~reg0.ACLR
rst => result[12]~reg0.ACLR
rst => result[13]~reg0.ACLR
rst => result[14]~reg0.ACLR
rst => result[15]~reg0.ACLR
rst => result[16]~reg0.ACLR
rst => result[17]~reg0.ACLR
rst => result[18]~reg0.ACLR
ena => result[0]~reg0.ENA
ena => result[18]~reg0.ENA
ena => result[17]~reg0.ENA
ena => result[16]~reg0.ENA
ena => result[15]~reg0.ENA
ena => result[14]~reg0.ENA
ena => result[13]~reg0.ENA
ena => result[12]~reg0.ENA
ena => result[11]~reg0.ENA
ena => result[10]~reg0.ENA
ena => result[9]~reg0.ENA
ena => result[8]~reg0.ENA
ena => result[7]~reg0.ENA
ena => result[6]~reg0.ENA
ena => result[5]~reg0.ENA
ena => result[4]~reg0.ENA
ena => result[3]~reg0.ENA
ena => result[2]~reg0.ENA
ena => result[1]~reg0.ENA
matriz[0] => Mult0.IN7
matriz[1] => Mult0.IN6
matriz[2] => Mult0.IN5
matriz[3] => Mult0.IN4
matriz[4] => Mult0.IN3
matriz[5] => Mult0.IN2
matriz[6] => Mult0.IN1
matriz[7] => Mult0.IN0
vector[0] => Mult0.IN15
vector[1] => Mult0.IN14
vector[2] => Mult0.IN13
vector[3] => Mult0.IN12
vector[4] => Mult0.IN11
vector[5] => Mult0.IN10
vector[6] => Mult0.IN9
vector[7] => Mult0.IN8
last_result[0] => Add0.IN38
last_result[1] => Add0.IN37
last_result[2] => Add0.IN36
last_result[3] => Add0.IN35
last_result[4] => Add0.IN34
last_result[5] => Add0.IN33
last_result[6] => Add0.IN32
last_result[7] => Add0.IN31
last_result[8] => Add0.IN30
last_result[9] => Add0.IN29
last_result[10] => Add0.IN28
last_result[11] => Add0.IN27
last_result[12] => Add0.IN26
last_result[13] => Add0.IN25
last_result[14] => Add0.IN24
last_result[15] => Add0.IN23
last_result[16] => Add0.IN22
last_result[17] => Add0.IN21
last_result[18] => Add0.IN20
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|register_en:REG_A
clk => o_val[0]~reg0.CLK
clk => o_val[1]~reg0.CLK
clk => o_val[2]~reg0.CLK
clk => o_val[3]~reg0.CLK
clk => o_val[4]~reg0.CLK
clk => o_val[5]~reg0.CLK
clk => o_val[6]~reg0.CLK
clk => o_val[7]~reg0.CLK
clk => o_val[8]~reg0.CLK
clk => o_val[9]~reg0.CLK
clk => o_val[10]~reg0.CLK
clk => o_val[11]~reg0.CLK
clk => o_val[12]~reg0.CLK
clk => o_val[13]~reg0.CLK
clk => o_val[14]~reg0.CLK
clk => o_val[15]~reg0.CLK
clk => o_val[16]~reg0.CLK
clk => o_val[17]~reg0.CLK
clk => o_val[18]~reg0.CLK
rst => o_val[0]~reg0.ACLR
rst => o_val[1]~reg0.ACLR
rst => o_val[2]~reg0.ACLR
rst => o_val[3]~reg0.ACLR
rst => o_val[4]~reg0.ACLR
rst => o_val[5]~reg0.ACLR
rst => o_val[6]~reg0.ACLR
rst => o_val[7]~reg0.ACLR
rst => o_val[8]~reg0.ACLR
rst => o_val[9]~reg0.ACLR
rst => o_val[10]~reg0.ACLR
rst => o_val[11]~reg0.ACLR
rst => o_val[12]~reg0.ACLR
rst => o_val[13]~reg0.ACLR
rst => o_val[14]~reg0.ACLR
rst => o_val[15]~reg0.ACLR
rst => o_val[16]~reg0.ACLR
rst => o_val[17]~reg0.ACLR
rst => o_val[18]~reg0.ACLR
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_val[0] => o_val.DATAB
i_val[1] => o_val.DATAB
i_val[2] => o_val.DATAB
i_val[3] => o_val.DATAB
i_val[4] => o_val.DATAB
i_val[5] => o_val.DATAB
i_val[6] => o_val.DATAB
i_val[7] => o_val.DATAB
i_val[8] => o_val.DATAB
i_val[9] => o_val.DATAB
i_val[10] => o_val.DATAB
i_val[11] => o_val.DATAB
i_val[12] => o_val.DATAB
i_val[13] => o_val.DATAB
i_val[14] => o_val.DATAB
i_val[15] => o_val.DATAB
i_val[16] => o_val.DATAB
i_val[17] => o_val.DATAB
i_val[18] => o_val.DATAB
o_val[0] <= o_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[1] <= o_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[2] <= o_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[3] <= o_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[4] <= o_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[5] <= o_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[6] <= o_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[7] <= o_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[8] <= o_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[9] <= o_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[10] <= o_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[11] <= o_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[12] <= o_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[13] <= o_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[14] <= o_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[15] <= o_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[16] <= o_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[17] <= o_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[18] <= o_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_1|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_5|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|mux_2_1:MUX_FIFO_1_5
i_bus_a[0] => o_bus.DATAB
i_bus_a[1] => o_bus.DATAB
i_bus_a[2] => o_bus.DATAB
i_bus_a[3] => o_bus.DATAB
i_bus_a[4] => o_bus.DATAB
i_bus_a[5] => o_bus.DATAB
i_bus_a[6] => o_bus.DATAB
i_bus_a[7] => o_bus.DATAB
i_bus_a[8] => o_bus.DATAB
i_bus_a[9] => o_bus.DATAB
i_bus_a[10] => o_bus.DATAB
i_bus_a[11] => o_bus.DATAB
i_bus_a[12] => o_bus.DATAB
i_bus_a[13] => o_bus.DATAB
i_bus_a[14] => o_bus.DATAB
i_bus_a[15] => o_bus.DATAB
i_bus_a[16] => o_bus.DATAB
i_bus_a[17] => o_bus.DATAB
i_bus_a[18] => o_bus.DATAB
i_bus_b[0] => o_bus.DATAA
i_bus_b[1] => o_bus.DATAA
i_bus_b[2] => o_bus.DATAA
i_bus_b[3] => o_bus.DATAA
i_bus_b[4] => o_bus.DATAA
i_bus_b[5] => o_bus.DATAA
i_bus_b[6] => o_bus.DATAA
i_bus_b[7] => o_bus.DATAA
i_bus_b[8] => o_bus.DATAA
i_bus_b[9] => o_bus.DATAA
i_bus_b[10] => o_bus.DATAA
i_bus_b[11] => o_bus.DATAA
i_bus_b[12] => o_bus.DATAA
i_bus_b[13] => o_bus.DATAA
i_bus_b[14] => o_bus.DATAA
i_bus_b[15] => o_bus.DATAA
i_bus_b[16] => o_bus.DATAA
i_bus_b[17] => o_bus.DATAA
i_bus_b[18] => o_bus.DATAA
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
o_bus[0] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[1] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[2] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[3] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[4] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[5] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[6] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[7] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[8] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[9] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[10] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[11] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[12] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[13] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[14] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[15] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[16] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[17] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[18] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|processor:PROCESSOR_B
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
rst => result[0]~reg0.ACLR
rst => result[1]~reg0.ACLR
rst => result[2]~reg0.ACLR
rst => result[3]~reg0.ACLR
rst => result[4]~reg0.ACLR
rst => result[5]~reg0.ACLR
rst => result[6]~reg0.ACLR
rst => result[7]~reg0.ACLR
rst => result[8]~reg0.ACLR
rst => result[9]~reg0.ACLR
rst => result[10]~reg0.ACLR
rst => result[11]~reg0.ACLR
rst => result[12]~reg0.ACLR
rst => result[13]~reg0.ACLR
rst => result[14]~reg0.ACLR
rst => result[15]~reg0.ACLR
rst => result[16]~reg0.ACLR
rst => result[17]~reg0.ACLR
rst => result[18]~reg0.ACLR
ena => result[0]~reg0.ENA
ena => result[18]~reg0.ENA
ena => result[17]~reg0.ENA
ena => result[16]~reg0.ENA
ena => result[15]~reg0.ENA
ena => result[14]~reg0.ENA
ena => result[13]~reg0.ENA
ena => result[12]~reg0.ENA
ena => result[11]~reg0.ENA
ena => result[10]~reg0.ENA
ena => result[9]~reg0.ENA
ena => result[8]~reg0.ENA
ena => result[7]~reg0.ENA
ena => result[6]~reg0.ENA
ena => result[5]~reg0.ENA
ena => result[4]~reg0.ENA
ena => result[3]~reg0.ENA
ena => result[2]~reg0.ENA
ena => result[1]~reg0.ENA
matriz[0] => Mult0.IN7
matriz[1] => Mult0.IN6
matriz[2] => Mult0.IN5
matriz[3] => Mult0.IN4
matriz[4] => Mult0.IN3
matriz[5] => Mult0.IN2
matriz[6] => Mult0.IN1
matriz[7] => Mult0.IN0
vector[0] => Mult0.IN15
vector[1] => Mult0.IN14
vector[2] => Mult0.IN13
vector[3] => Mult0.IN12
vector[4] => Mult0.IN11
vector[5] => Mult0.IN10
vector[6] => Mult0.IN9
vector[7] => Mult0.IN8
last_result[0] => Add0.IN38
last_result[1] => Add0.IN37
last_result[2] => Add0.IN36
last_result[3] => Add0.IN35
last_result[4] => Add0.IN34
last_result[5] => Add0.IN33
last_result[6] => Add0.IN32
last_result[7] => Add0.IN31
last_result[8] => Add0.IN30
last_result[9] => Add0.IN29
last_result[10] => Add0.IN28
last_result[11] => Add0.IN27
last_result[12] => Add0.IN26
last_result[13] => Add0.IN25
last_result[14] => Add0.IN24
last_result[15] => Add0.IN23
last_result[16] => Add0.IN22
last_result[17] => Add0.IN21
last_result[18] => Add0.IN20
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|register_en:REG_B
clk => o_val[0]~reg0.CLK
clk => o_val[1]~reg0.CLK
clk => o_val[2]~reg0.CLK
clk => o_val[3]~reg0.CLK
clk => o_val[4]~reg0.CLK
clk => o_val[5]~reg0.CLK
clk => o_val[6]~reg0.CLK
clk => o_val[7]~reg0.CLK
clk => o_val[8]~reg0.CLK
clk => o_val[9]~reg0.CLK
clk => o_val[10]~reg0.CLK
clk => o_val[11]~reg0.CLK
clk => o_val[12]~reg0.CLK
clk => o_val[13]~reg0.CLK
clk => o_val[14]~reg0.CLK
clk => o_val[15]~reg0.CLK
clk => o_val[16]~reg0.CLK
clk => o_val[17]~reg0.CLK
clk => o_val[18]~reg0.CLK
rst => o_val[0]~reg0.ACLR
rst => o_val[1]~reg0.ACLR
rst => o_val[2]~reg0.ACLR
rst => o_val[3]~reg0.ACLR
rst => o_val[4]~reg0.ACLR
rst => o_val[5]~reg0.ACLR
rst => o_val[6]~reg0.ACLR
rst => o_val[7]~reg0.ACLR
rst => o_val[8]~reg0.ACLR
rst => o_val[9]~reg0.ACLR
rst => o_val[10]~reg0.ACLR
rst => o_val[11]~reg0.ACLR
rst => o_val[12]~reg0.ACLR
rst => o_val[13]~reg0.ACLR
rst => o_val[14]~reg0.ACLR
rst => o_val[15]~reg0.ACLR
rst => o_val[16]~reg0.ACLR
rst => o_val[17]~reg0.ACLR
rst => o_val[18]~reg0.ACLR
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_val[0] => o_val.DATAB
i_val[1] => o_val.DATAB
i_val[2] => o_val.DATAB
i_val[3] => o_val.DATAB
i_val[4] => o_val.DATAB
i_val[5] => o_val.DATAB
i_val[6] => o_val.DATAB
i_val[7] => o_val.DATAB
i_val[8] => o_val.DATAB
i_val[9] => o_val.DATAB
i_val[10] => o_val.DATAB
i_val[11] => o_val.DATAB
i_val[12] => o_val.DATAB
i_val[13] => o_val.DATAB
i_val[14] => o_val.DATAB
i_val[15] => o_val.DATAB
i_val[16] => o_val.DATAB
i_val[17] => o_val.DATAB
i_val[18] => o_val.DATAB
o_val[0] <= o_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[1] <= o_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[2] <= o_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[3] <= o_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[4] <= o_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[5] <= o_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[6] <= o_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[7] <= o_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[8] <= o_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[9] <= o_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[10] <= o_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[11] <= o_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[12] <= o_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[13] <= o_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[14] <= o_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[15] <= o_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[16] <= o_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[17] <= o_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[18] <= o_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_2|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_6|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|mux_2_1:MUX_FIFO_2_6
i_bus_a[0] => o_bus.DATAB
i_bus_a[1] => o_bus.DATAB
i_bus_a[2] => o_bus.DATAB
i_bus_a[3] => o_bus.DATAB
i_bus_a[4] => o_bus.DATAB
i_bus_a[5] => o_bus.DATAB
i_bus_a[6] => o_bus.DATAB
i_bus_a[7] => o_bus.DATAB
i_bus_a[8] => o_bus.DATAB
i_bus_a[9] => o_bus.DATAB
i_bus_a[10] => o_bus.DATAB
i_bus_a[11] => o_bus.DATAB
i_bus_a[12] => o_bus.DATAB
i_bus_a[13] => o_bus.DATAB
i_bus_a[14] => o_bus.DATAB
i_bus_a[15] => o_bus.DATAB
i_bus_a[16] => o_bus.DATAB
i_bus_a[17] => o_bus.DATAB
i_bus_a[18] => o_bus.DATAB
i_bus_b[0] => o_bus.DATAA
i_bus_b[1] => o_bus.DATAA
i_bus_b[2] => o_bus.DATAA
i_bus_b[3] => o_bus.DATAA
i_bus_b[4] => o_bus.DATAA
i_bus_b[5] => o_bus.DATAA
i_bus_b[6] => o_bus.DATAA
i_bus_b[7] => o_bus.DATAA
i_bus_b[8] => o_bus.DATAA
i_bus_b[9] => o_bus.DATAA
i_bus_b[10] => o_bus.DATAA
i_bus_b[11] => o_bus.DATAA
i_bus_b[12] => o_bus.DATAA
i_bus_b[13] => o_bus.DATAA
i_bus_b[14] => o_bus.DATAA
i_bus_b[15] => o_bus.DATAA
i_bus_b[16] => o_bus.DATAA
i_bus_b[17] => o_bus.DATAA
i_bus_b[18] => o_bus.DATAA
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
o_bus[0] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[1] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[2] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[3] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[4] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[5] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[6] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[7] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[8] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[9] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[10] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[11] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[12] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[13] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[14] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[15] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[16] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[17] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[18] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|processor:PROCESSOR_C
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
rst => result[0]~reg0.ACLR
rst => result[1]~reg0.ACLR
rst => result[2]~reg0.ACLR
rst => result[3]~reg0.ACLR
rst => result[4]~reg0.ACLR
rst => result[5]~reg0.ACLR
rst => result[6]~reg0.ACLR
rst => result[7]~reg0.ACLR
rst => result[8]~reg0.ACLR
rst => result[9]~reg0.ACLR
rst => result[10]~reg0.ACLR
rst => result[11]~reg0.ACLR
rst => result[12]~reg0.ACLR
rst => result[13]~reg0.ACLR
rst => result[14]~reg0.ACLR
rst => result[15]~reg0.ACLR
rst => result[16]~reg0.ACLR
rst => result[17]~reg0.ACLR
rst => result[18]~reg0.ACLR
ena => result[0]~reg0.ENA
ena => result[18]~reg0.ENA
ena => result[17]~reg0.ENA
ena => result[16]~reg0.ENA
ena => result[15]~reg0.ENA
ena => result[14]~reg0.ENA
ena => result[13]~reg0.ENA
ena => result[12]~reg0.ENA
ena => result[11]~reg0.ENA
ena => result[10]~reg0.ENA
ena => result[9]~reg0.ENA
ena => result[8]~reg0.ENA
ena => result[7]~reg0.ENA
ena => result[6]~reg0.ENA
ena => result[5]~reg0.ENA
ena => result[4]~reg0.ENA
ena => result[3]~reg0.ENA
ena => result[2]~reg0.ENA
ena => result[1]~reg0.ENA
matriz[0] => Mult0.IN7
matriz[1] => Mult0.IN6
matriz[2] => Mult0.IN5
matriz[3] => Mult0.IN4
matriz[4] => Mult0.IN3
matriz[5] => Mult0.IN2
matriz[6] => Mult0.IN1
matriz[7] => Mult0.IN0
vector[0] => Mult0.IN15
vector[1] => Mult0.IN14
vector[2] => Mult0.IN13
vector[3] => Mult0.IN12
vector[4] => Mult0.IN11
vector[5] => Mult0.IN10
vector[6] => Mult0.IN9
vector[7] => Mult0.IN8
last_result[0] => Add0.IN38
last_result[1] => Add0.IN37
last_result[2] => Add0.IN36
last_result[3] => Add0.IN35
last_result[4] => Add0.IN34
last_result[5] => Add0.IN33
last_result[6] => Add0.IN32
last_result[7] => Add0.IN31
last_result[8] => Add0.IN30
last_result[9] => Add0.IN29
last_result[10] => Add0.IN28
last_result[11] => Add0.IN27
last_result[12] => Add0.IN26
last_result[13] => Add0.IN25
last_result[14] => Add0.IN24
last_result[15] => Add0.IN23
last_result[16] => Add0.IN22
last_result[17] => Add0.IN21
last_result[18] => Add0.IN20
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|register_en:REG_C
clk => o_val[0]~reg0.CLK
clk => o_val[1]~reg0.CLK
clk => o_val[2]~reg0.CLK
clk => o_val[3]~reg0.CLK
clk => o_val[4]~reg0.CLK
clk => o_val[5]~reg0.CLK
clk => o_val[6]~reg0.CLK
clk => o_val[7]~reg0.CLK
clk => o_val[8]~reg0.CLK
clk => o_val[9]~reg0.CLK
clk => o_val[10]~reg0.CLK
clk => o_val[11]~reg0.CLK
clk => o_val[12]~reg0.CLK
clk => o_val[13]~reg0.CLK
clk => o_val[14]~reg0.CLK
clk => o_val[15]~reg0.CLK
clk => o_val[16]~reg0.CLK
clk => o_val[17]~reg0.CLK
clk => o_val[18]~reg0.CLK
rst => o_val[0]~reg0.ACLR
rst => o_val[1]~reg0.ACLR
rst => o_val[2]~reg0.ACLR
rst => o_val[3]~reg0.ACLR
rst => o_val[4]~reg0.ACLR
rst => o_val[5]~reg0.ACLR
rst => o_val[6]~reg0.ACLR
rst => o_val[7]~reg0.ACLR
rst => o_val[8]~reg0.ACLR
rst => o_val[9]~reg0.ACLR
rst => o_val[10]~reg0.ACLR
rst => o_val[11]~reg0.ACLR
rst => o_val[12]~reg0.ACLR
rst => o_val[13]~reg0.ACLR
rst => o_val[14]~reg0.ACLR
rst => o_val[15]~reg0.ACLR
rst => o_val[16]~reg0.ACLR
rst => o_val[17]~reg0.ACLR
rst => o_val[18]~reg0.ACLR
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_val[0] => o_val.DATAB
i_val[1] => o_val.DATAB
i_val[2] => o_val.DATAB
i_val[3] => o_val.DATAB
i_val[4] => o_val.DATAB
i_val[5] => o_val.DATAB
i_val[6] => o_val.DATAB
i_val[7] => o_val.DATAB
i_val[8] => o_val.DATAB
i_val[9] => o_val.DATAB
i_val[10] => o_val.DATAB
i_val[11] => o_val.DATAB
i_val[12] => o_val.DATAB
i_val[13] => o_val.DATAB
i_val[14] => o_val.DATAB
i_val[15] => o_val.DATAB
i_val[16] => o_val.DATAB
i_val[17] => o_val.DATAB
i_val[18] => o_val.DATAB
o_val[0] <= o_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[1] <= o_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[2] <= o_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[3] <= o_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[4] <= o_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[5] <= o_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[6] <= o_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[7] <= o_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[8] <= o_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[9] <= o_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[10] <= o_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[11] <= o_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[12] <= o_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[13] <= o_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[14] <= o_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[15] <= o_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[16] <= o_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[17] <= o_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[18] <= o_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_3|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_7|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|mux_2_1:MUX_FIFO_3_7
i_bus_a[0] => o_bus.DATAB
i_bus_a[1] => o_bus.DATAB
i_bus_a[2] => o_bus.DATAB
i_bus_a[3] => o_bus.DATAB
i_bus_a[4] => o_bus.DATAB
i_bus_a[5] => o_bus.DATAB
i_bus_a[6] => o_bus.DATAB
i_bus_a[7] => o_bus.DATAB
i_bus_a[8] => o_bus.DATAB
i_bus_a[9] => o_bus.DATAB
i_bus_a[10] => o_bus.DATAB
i_bus_a[11] => o_bus.DATAB
i_bus_a[12] => o_bus.DATAB
i_bus_a[13] => o_bus.DATAB
i_bus_a[14] => o_bus.DATAB
i_bus_a[15] => o_bus.DATAB
i_bus_a[16] => o_bus.DATAB
i_bus_a[17] => o_bus.DATAB
i_bus_a[18] => o_bus.DATAB
i_bus_b[0] => o_bus.DATAA
i_bus_b[1] => o_bus.DATAA
i_bus_b[2] => o_bus.DATAA
i_bus_b[3] => o_bus.DATAA
i_bus_b[4] => o_bus.DATAA
i_bus_b[5] => o_bus.DATAA
i_bus_b[6] => o_bus.DATAA
i_bus_b[7] => o_bus.DATAA
i_bus_b[8] => o_bus.DATAA
i_bus_b[9] => o_bus.DATAA
i_bus_b[10] => o_bus.DATAA
i_bus_b[11] => o_bus.DATAA
i_bus_b[12] => o_bus.DATAA
i_bus_b[13] => o_bus.DATAA
i_bus_b[14] => o_bus.DATAA
i_bus_b[15] => o_bus.DATAA
i_bus_b[16] => o_bus.DATAA
i_bus_b[17] => o_bus.DATAA
i_bus_b[18] => o_bus.DATAA
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
i_sltr[0] => o_bus.OUTPUTSELECT
o_bus[0] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[1] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[2] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[3] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[4] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[5] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[6] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[7] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[8] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[9] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[10] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[11] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[12] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[13] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[14] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[15] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[16] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[17] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE
o_bus[18] <= o_bus.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|processor:PROCESSOR_D
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
rst => result[0]~reg0.ACLR
rst => result[1]~reg0.ACLR
rst => result[2]~reg0.ACLR
rst => result[3]~reg0.ACLR
rst => result[4]~reg0.ACLR
rst => result[5]~reg0.ACLR
rst => result[6]~reg0.ACLR
rst => result[7]~reg0.ACLR
rst => result[8]~reg0.ACLR
rst => result[9]~reg0.ACLR
rst => result[10]~reg0.ACLR
rst => result[11]~reg0.ACLR
rst => result[12]~reg0.ACLR
rst => result[13]~reg0.ACLR
rst => result[14]~reg0.ACLR
rst => result[15]~reg0.ACLR
rst => result[16]~reg0.ACLR
rst => result[17]~reg0.ACLR
rst => result[18]~reg0.ACLR
ena => result[0]~reg0.ENA
ena => result[18]~reg0.ENA
ena => result[17]~reg0.ENA
ena => result[16]~reg0.ENA
ena => result[15]~reg0.ENA
ena => result[14]~reg0.ENA
ena => result[13]~reg0.ENA
ena => result[12]~reg0.ENA
ena => result[11]~reg0.ENA
ena => result[10]~reg0.ENA
ena => result[9]~reg0.ENA
ena => result[8]~reg0.ENA
ena => result[7]~reg0.ENA
ena => result[6]~reg0.ENA
ena => result[5]~reg0.ENA
ena => result[4]~reg0.ENA
ena => result[3]~reg0.ENA
ena => result[2]~reg0.ENA
ena => result[1]~reg0.ENA
matriz[0] => Mult0.IN7
matriz[1] => Mult0.IN6
matriz[2] => Mult0.IN5
matriz[3] => Mult0.IN4
matriz[4] => Mult0.IN3
matriz[5] => Mult0.IN2
matriz[6] => Mult0.IN1
matriz[7] => Mult0.IN0
vector[0] => Mult0.IN15
vector[1] => Mult0.IN14
vector[2] => Mult0.IN13
vector[3] => Mult0.IN12
vector[4] => Mult0.IN11
vector[5] => Mult0.IN10
vector[6] => Mult0.IN9
vector[7] => Mult0.IN8
last_result[0] => Add0.IN38
last_result[1] => Add0.IN37
last_result[2] => Add0.IN36
last_result[3] => Add0.IN35
last_result[4] => Add0.IN34
last_result[5] => Add0.IN33
last_result[6] => Add0.IN32
last_result[7] => Add0.IN31
last_result[8] => Add0.IN30
last_result[9] => Add0.IN29
last_result[10] => Add0.IN28
last_result[11] => Add0.IN27
last_result[12] => Add0.IN26
last_result[13] => Add0.IN25
last_result[14] => Add0.IN24
last_result[15] => Add0.IN23
last_result[16] => Add0.IN22
last_result[17] => Add0.IN21
last_result[18] => Add0.IN20
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|register_en:REG_D
clk => o_val[0]~reg0.CLK
clk => o_val[1]~reg0.CLK
clk => o_val[2]~reg0.CLK
clk => o_val[3]~reg0.CLK
clk => o_val[4]~reg0.CLK
clk => o_val[5]~reg0.CLK
clk => o_val[6]~reg0.CLK
clk => o_val[7]~reg0.CLK
clk => o_val[8]~reg0.CLK
clk => o_val[9]~reg0.CLK
clk => o_val[10]~reg0.CLK
clk => o_val[11]~reg0.CLK
clk => o_val[12]~reg0.CLK
clk => o_val[13]~reg0.CLK
clk => o_val[14]~reg0.CLK
clk => o_val[15]~reg0.CLK
clk => o_val[16]~reg0.CLK
clk => o_val[17]~reg0.CLK
clk => o_val[18]~reg0.CLK
rst => o_val[0]~reg0.ACLR
rst => o_val[1]~reg0.ACLR
rst => o_val[2]~reg0.ACLR
rst => o_val[3]~reg0.ACLR
rst => o_val[4]~reg0.ACLR
rst => o_val[5]~reg0.ACLR
rst => o_val[6]~reg0.ACLR
rst => o_val[7]~reg0.ACLR
rst => o_val[8]~reg0.ACLR
rst => o_val[9]~reg0.ACLR
rst => o_val[10]~reg0.ACLR
rst => o_val[11]~reg0.ACLR
rst => o_val[12]~reg0.ACLR
rst => o_val[13]~reg0.ACLR
rst => o_val[14]~reg0.ACLR
rst => o_val[15]~reg0.ACLR
rst => o_val[16]~reg0.ACLR
rst => o_val[17]~reg0.ACLR
rst => o_val[18]~reg0.ACLR
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_enable => o_val.OUTPUTSELECT
i_val[0] => o_val.DATAB
i_val[1] => o_val.DATAB
i_val[2] => o_val.DATAB
i_val[3] => o_val.DATAB
i_val[4] => o_val.DATAB
i_val[5] => o_val.DATAB
i_val[6] => o_val.DATAB
i_val[7] => o_val.DATAB
i_val[8] => o_val.DATAB
i_val[9] => o_val.DATAB
i_val[10] => o_val.DATAB
i_val[11] => o_val.DATAB
i_val[12] => o_val.DATAB
i_val[13] => o_val.DATAB
i_val[14] => o_val.DATAB
i_val[15] => o_val.DATAB
i_val[16] => o_val.DATAB
i_val[17] => o_val.DATAB
i_val[18] => o_val.DATAB
o_val[0] <= o_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[1] <= o_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[2] <= o_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[3] <= o_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[4] <= o_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[5] <= o_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[6] <= o_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[7] <= o_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[8] <= o_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[9] <= o_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[10] <= o_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[11] <= o_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[12] <= o_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[13] <= o_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[14] <= o_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[15] <= o_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[16] <= o_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[17] <= o_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_val[18] <= o_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT
clk_wr => clk_wr.IN3
clk_rd => clk_rd.IN3
rst => rst.IN2
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
push => push.IN1
pop => pop.IN1
data_o[0] <= ram_dc:RAM.data_rd
data_o[1] <= ram_dc:RAM.data_rd
data_o[2] <= ram_dc:RAM.data_rd
data_o[3] <= ram_dc:RAM.data_rd
data_o[4] <= ram_dc:RAM.data_rd
data_o[5] <= ram_dc:RAM.data_rd
data_o[6] <= ram_dc:RAM.data_rd
data_o[7] <= ram_dc:RAM.data_rd
data_o[8] <= ram_dc:RAM.data_rd
data_o[9] <= ram_dc:RAM.data_rd
data_o[10] <= ram_dc:RAM.data_rd
data_o[11] <= ram_dc:RAM.data_rd
data_o[12] <= ram_dc:RAM.data_rd
data_o[13] <= ram_dc:RAM.data_rd
data_o[14] <= ram_dc:RAM.data_rd
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|pointer_wr:POINTER_WR
clk => head_r[0].CLK
clk => head_r[1].CLK
clk => head_r[2].CLK
clk => head_r[3].CLK
clk => head_r[4].CLK
clk => head_r[5].CLK
clk => head_r[6].CLK
clk => head_r[7].CLK
clk => head_r[8].CLK
clk => head_r[9].CLK
clk => head_r[10].CLK
clk => head_r[11].CLK
clk => ena_wr~reg0.CLK
clk => led_error~reg0.CLK
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => head_r.OUTPUTSELECT
push => ena_wr~reg0.DATAIN
full_flag => led_error~reg0.DATAIN
full_flag => head_r[0].ENA
full_flag => head_r[1].ENA
full_flag => head_r[2].ENA
full_flag => head_r[3].ENA
full_flag => head_r[4].ENA
full_flag => head_r[5].ENA
full_flag => head_r[6].ENA
full_flag => head_r[7].ENA
full_flag => head_r[8].ENA
full_flag => head_r[9].ENA
full_flag => head_r[10].ENA
full_flag => head_r[11].ENA
full_flag => ena_wr~reg0.ENA
ena_wr <= ena_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_wr[0] <= head_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[1] <= head_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[2] <= head_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[3] <= head_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[4] <= head_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[5] <= head_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[6] <= head_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[7] <= head_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[8] <= head_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[9] <= head_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[10] <= head_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_wr[11] <= head_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|pointer_rd:POINTER_RD
clk => tail_r[0].CLK
clk => tail_r[1].CLK
clk => tail_r[2].CLK
clk => tail_r[3].CLK
clk => tail_r[4].CLK
clk => tail_r[5].CLK
clk => tail_r[6].CLK
clk => tail_r[7].CLK
clk => tail_r[8].CLK
clk => tail_r[9].CLK
clk => tail_r[10].CLK
clk => tail_r[11].CLK
clk => ena_rd~reg0.CLK
clk => led_error~reg0.CLK
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => tail_r.OUTPUTSELECT
pop => ena_rd~reg0.DATAIN
empty_flag => led_error~reg0.DATAIN
empty_flag => tail_r[0].ENA
empty_flag => tail_r[1].ENA
empty_flag => tail_r[2].ENA
empty_flag => tail_r[3].ENA
empty_flag => tail_r[4].ENA
empty_flag => tail_r[5].ENA
empty_flag => tail_r[6].ENA
empty_flag => tail_r[7].ENA
empty_flag => tail_r[8].ENA
empty_flag => tail_r[9].ENA
empty_flag => tail_r[10].ENA
empty_flag => tail_r[11].ENA
empty_flag => ena_rd~reg0.ENA
ena_rd <= ena_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rd[0] <= tail_r[0].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[1] <= tail_r[1].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[2] <= tail_r[2].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[3] <= tail_r[3].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[4] <= tail_r[4].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[5] <= tail_r[5].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[6] <= tail_r[6].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[7] <= tail_r[7].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[8] <= tail_r[8].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[9] <= tail_r[9].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[10] <= tail_r[10].DB_MAX_OUTPUT_PORT_TYPE
addr_rd[11] <= tail_r[11].DB_MAX_OUTPUT_PORT_TYPE
led_error <= led_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|ram_dc:RAM
clk_wr => ram.we_a.CLK
clk_wr => ram.waddr_a[1].CLK
clk_wr => ram.waddr_a[0].CLK
clk_wr => ram.data_a[14].CLK
clk_wr => ram.data_a[13].CLK
clk_wr => ram.data_a[12].CLK
clk_wr => ram.data_a[11].CLK
clk_wr => ram.data_a[10].CLK
clk_wr => ram.data_a[9].CLK
clk_wr => ram.data_a[8].CLK
clk_wr => ram.data_a[7].CLK
clk_wr => ram.data_a[6].CLK
clk_wr => ram.data_a[5].CLK
clk_wr => ram.data_a[4].CLK
clk_wr => ram.data_a[3].CLK
clk_wr => ram.data_a[2].CLK
clk_wr => ram.data_a[1].CLK
clk_wr => ram.data_a[0].CLK
clk_wr => ram.CLK0
clk_rd => data_rd[0]~reg0.CLK
clk_rd => data_rd[1]~reg0.CLK
clk_rd => data_rd[2]~reg0.CLK
clk_rd => data_rd[3]~reg0.CLK
clk_rd => data_rd[4]~reg0.CLK
clk_rd => data_rd[5]~reg0.CLK
clk_rd => data_rd[6]~reg0.CLK
clk_rd => data_rd[7]~reg0.CLK
clk_rd => data_rd[8]~reg0.CLK
clk_rd => data_rd[9]~reg0.CLK
clk_rd => data_rd[10]~reg0.CLK
clk_rd => data_rd[11]~reg0.CLK
clk_rd => data_rd[12]~reg0.CLK
clk_rd => data_rd[13]~reg0.CLK
clk_rd => data_rd[14]~reg0.CLK
en_wr => ram.we_a.DATAIN
en_wr => ram.WE
en_rd => data_rd[0]~reg0.ENA
en_rd => data_rd[1]~reg0.ENA
en_rd => data_rd[2]~reg0.ENA
en_rd => data_rd[3]~reg0.ENA
en_rd => data_rd[4]~reg0.ENA
en_rd => data_rd[5]~reg0.ENA
en_rd => data_rd[6]~reg0.ENA
en_rd => data_rd[7]~reg0.ENA
en_rd => data_rd[8]~reg0.ENA
en_rd => data_rd[9]~reg0.ENA
en_rd => data_rd[10]~reg0.ENA
en_rd => data_rd[11]~reg0.ENA
en_rd => data_rd[12]~reg0.ENA
en_rd => data_rd[13]~reg0.ENA
en_rd => data_rd[14]~reg0.ENA
data_wr[0] => ram.data_a[0].DATAIN
data_wr[0] => ram.DATAIN
data_wr[1] => ram.data_a[1].DATAIN
data_wr[1] => ram.DATAIN1
data_wr[2] => ram.data_a[2].DATAIN
data_wr[2] => ram.DATAIN2
data_wr[3] => ram.data_a[3].DATAIN
data_wr[3] => ram.DATAIN3
data_wr[4] => ram.data_a[4].DATAIN
data_wr[4] => ram.DATAIN4
data_wr[5] => ram.data_a[5].DATAIN
data_wr[5] => ram.DATAIN5
data_wr[6] => ram.data_a[6].DATAIN
data_wr[6] => ram.DATAIN6
data_wr[7] => ram.data_a[7].DATAIN
data_wr[7] => ram.DATAIN7
data_wr[8] => ram.data_a[8].DATAIN
data_wr[8] => ram.DATAIN8
data_wr[9] => ram.data_a[9].DATAIN
data_wr[9] => ram.DATAIN9
data_wr[10] => ram.data_a[10].DATAIN
data_wr[10] => ram.DATAIN10
data_wr[11] => ram.data_a[11].DATAIN
data_wr[11] => ram.DATAIN11
data_wr[12] => ram.data_a[12].DATAIN
data_wr[12] => ram.DATAIN12
data_wr[13] => ram.data_a[13].DATAIN
data_wr[13] => ram.DATAIN13
data_wr[14] => ram.data_a[14].DATAIN
data_wr[14] => ram.DATAIN14
addr_wr[0] => ram.waddr_a[0].DATAIN
addr_wr[0] => ram.WADDR
addr_wr[1] => ram.waddr_a[1].DATAIN
addr_wr[1] => ram.WADDR1
addr_wr[2] => ~NO_FANOUT~
addr_wr[3] => ~NO_FANOUT~
addr_wr[4] => ~NO_FANOUT~
addr_wr[5] => ~NO_FANOUT~
addr_wr[6] => ~NO_FANOUT~
addr_wr[7] => ~NO_FANOUT~
addr_wr[8] => ~NO_FANOUT~
addr_wr[9] => ~NO_FANOUT~
addr_wr[10] => ~NO_FANOUT~
addr_wr[11] => ~NO_FANOUT~
addr_dr[0] => ram.RADDR
addr_dr[1] => ram.RADDR1
addr_dr[2] => ~NO_FANOUT~
addr_dr[3] => ~NO_FANOUT~
addr_dr[4] => ~NO_FANOUT~
addr_dr[5] => ~NO_FANOUT~
addr_dr[6] => ~NO_FANOUT~
addr_dr[7] => ~NO_FANOUT~
addr_dr[8] => ~NO_FANOUT~
addr_dr[9] => ~NO_FANOUT~
addr_dr[10] => ~NO_FANOUT~
addr_dr[11] => ~NO_FANOUT~
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[8] <= data_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[9] <= data_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[10] <= data_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[11] <= data_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[12] <= data_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[13] <= data_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[14] <= data_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_FULL|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY
clk => clk.IN1
rst => rst.IN1
addr_1[0] => addr_1[0].IN1
addr_1[1] => addr_1[1].IN1
addr_1[2] => addr_1[2].IN1
addr_1[3] => addr_1[3].IN1
addr_1[4] => addr_1[4].IN1
addr_1[5] => addr_1[5].IN1
addr_1[6] => addr_1[6].IN1
addr_1[7] => addr_1[7].IN1
addr_1[8] => addr_1[8].IN1
addr_1[9] => addr_1[9].IN1
addr_1[10] => addr_1[10].IN1
addr_1[11] => addr_1[11].IN1
addr_2[0] => addr_2[0].IN1
addr_2[1] => addr_2[1].IN1
addr_2[2] => addr_2[2].IN1
addr_2[3] => addr_2[3].IN1
addr_2[4] => addr_2[4].IN1
addr_2[5] => addr_2[5].IN1
addr_2[6] => addr_2[6].IN1
addr_2[7] => addr_2[7].IN1
addr_2[8] => addr_2[8].IN1
addr_2[9] => addr_2[9].IN1
addr_2[10] => addr_2[10].IN1
addr_2[11] => addr_2[11].IN1
flag <= comp:COMP_EMPTY.flag_o


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY
bin[0] => bin[0].IN1
bin[1] => bin[1].IN2
bin[2] => bin[2].IN2
bin[3] => bin[3].IN2
bin[4] => bin[4].IN2
bin[5] => bin[5].IN2
bin[6] => bin[6].IN2
bin[7] => bin[7].IN2
bin[8] => bin[8].IN2
bin[9] => bin[9].IN2
bin[10] => bin[10].IN2
bin[11] => bin[11].IN1
gray[0] <= xor_gate:generate_bin2gray[0].XOR.val_o
gray[1] <= xor_gate:generate_bin2gray[1].XOR.val_o
gray[2] <= xor_gate:generate_bin2gray[2].XOR.val_o
gray[3] <= xor_gate:generate_bin2gray[3].XOR.val_o
gray[4] <= xor_gate:generate_bin2gray[4].XOR.val_o
gray[5] <= xor_gate:generate_bin2gray[5].XOR.val_o
gray[6] <= xor_gate:generate_bin2gray[6].XOR.val_o
gray[7] <= xor_gate:generate_bin2gray[7].XOR.val_o
gray[8] <= xor_gate:generate_bin2gray[8].XOR.val_o
gray[9] <= xor_gate:generate_bin2gray[9].XOR.val_o
gray[10] <= xor_gate:generate_bin2gray[10].XOR.val_o
gray[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|bin2gray:BIN2GRAY_EMPTY|xor_gate:generate_bin2gray[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY
clk => clk.IN2
rst => rst.IN2
async_i[0] => async_i[0].IN1
async_i[1] => async_i[1].IN1
async_i[2] => async_i[2].IN1
async_i[3] => async_i[3].IN1
async_i[4] => async_i[4].IN1
async_i[5] => async_i[5].IN1
async_i[6] => async_i[6].IN1
async_i[7] => async_i[7].IN1
async_i[8] => async_i[8].IN1
async_i[9] => async_i[9].IN1
async_i[10] => async_i[10].IN1
async_i[11] => async_i[11].IN1
synch_o[0] <= ff_d:FF_D_2.out
synch_o[1] <= ff_d:FF_D_2.out
synch_o[2] <= ff_d:FF_D_2.out
synch_o[3] <= ff_d:FF_D_2.out
synch_o[4] <= ff_d:FF_D_2.out
synch_o[5] <= ff_d:FF_D_2.out
synch_o[6] <= ff_d:FF_D_2.out
synch_o[7] <= ff_d:FF_D_2.out
synch_o[8] <= ff_d:FF_D_2.out
synch_o[9] <= ff_d:FF_D_2.out
synch_o[10] <= ff_d:FF_D_2.out
synch_o[11] <= ff_d:FF_D_2.out


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_1
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|synch_ff:DUAL_FF_EMPTY|ff_d:FF_D_2
clk => ff_d_r[0].CLK
clk => ff_d_r[1].CLK
clk => ff_d_r[2].CLK
clk => ff_d_r[3].CLK
clk => ff_d_r[4].CLK
clk => ff_d_r[5].CLK
clk => ff_d_r[6].CLK
clk => ff_d_r[7].CLK
clk => ff_d_r[8].CLK
clk => ff_d_r[9].CLK
clk => ff_d_r[10].CLK
clk => ff_d_r[11].CLK
rst => ff_d_r[0].ACLR
rst => ff_d_r[1].ACLR
rst => ff_d_r[2].ACLR
rst => ff_d_r[3].ACLR
rst => ff_d_r[4].ACLR
rst => ff_d_r[5].ACLR
rst => ff_d_r[6].ACLR
rst => ff_d_r[7].ACLR
rst => ff_d_r[8].ACLR
rst => ff_d_r[9].ACLR
rst => ff_d_r[10].ACLR
rst => ff_d_r[11].ACLR
in[0] => ff_d_r[0].DATAIN
in[1] => ff_d_r[1].DATAIN
in[2] => ff_d_r[2].DATAIN
in[3] => ff_d_r[3].DATAIN
in[4] => ff_d_r[4].DATAIN
in[5] => ff_d_r[5].DATAIN
in[6] => ff_d_r[6].DATAIN
in[7] => ff_d_r[7].DATAIN
in[8] => ff_d_r[8].DATAIN
in[9] => ff_d_r[9].DATAIN
in[10] => ff_d_r[10].DATAIN
in[11] => ff_d_r[11].DATAIN
out[0] <= ff_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ff_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ff_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ff_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ff_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ff_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ff_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ff_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ff_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ff_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ff_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ff_d_r[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY
gray[0] => gray[0].IN1
gray[1] => gray[1].IN1
gray[2] => gray[2].IN1
gray[3] => gray[3].IN1
gray[4] => gray[4].IN1
gray[5] => gray[5].IN1
gray[6] => gray[6].IN1
gray[7] => gray[7].IN1
gray[8] => gray[8].IN1
gray[9] => gray[9].IN1
gray[10] => gray[10].IN1
gray[11] => bin[11].IN1
bin[0] <= xor_gate:generate_gray2bin[0].XOR.val_o
bin[1] <= bin[1].DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= bin[2].DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= bin[3].DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= bin[4].DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= bin[5].DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= bin[6].DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= bin[7].DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= bin[8].DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= bin[9].DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= bin[10].DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= bin[11].DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[10].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[9].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[8].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[7].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[6].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[5].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[4].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[3].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[2].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[1].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|gray2bin:GRAY2BIN_EMPTY|xor_gate:generate_gray2bin[0].XOR
val_b_i => val_o.IN0
val_a_i => val_o.IN1
val_o <= val_o.DB_MAX_OUTPUT_PORT_TYPE


|top_mxv|TOP_fifo_ram_dc:FIFO_RESULT|addrs_synch:SYNCH_EMPTY|comp:COMP_EMPTY
val_a_i[0] => Equal0.IN11
val_a_i[1] => Equal0.IN10
val_a_i[2] => Equal0.IN9
val_a_i[3] => Equal0.IN8
val_a_i[4] => Equal0.IN7
val_a_i[5] => Equal0.IN6
val_a_i[6] => Equal0.IN5
val_a_i[7] => Equal0.IN4
val_a_i[8] => Equal0.IN3
val_a_i[9] => Equal0.IN2
val_a_i[10] => Equal0.IN1
val_a_i[11] => Equal0.IN0
val_b_i[0] => Equal0.IN23
val_b_i[1] => Equal0.IN22
val_b_i[2] => Equal0.IN21
val_b_i[3] => Equal0.IN20
val_b_i[4] => Equal0.IN19
val_b_i[5] => Equal0.IN18
val_b_i[6] => Equal0.IN17
val_b_i[7] => Equal0.IN16
val_b_i[8] => Equal0.IN15
val_b_i[9] => Equal0.IN14
val_b_i[10] => Equal0.IN13
val_b_i[11] => Equal0.IN12
flag_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


