module wideexpr_00898(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s3);
  assign y1 = (6'b101101)<<<(s4);
  assign y2 = 4'sb0000;
  assign y3 = (ctrl[2]?(~|(s2))>>>($signed((ctrl[6]?^(+(s7)):(|(1'sb0))|(~|(s4))))):((ctrl[3]?&(6'b111001):$signed(&($signed(u6)))))>({3{2'sb11}}));
  assign y4 = (u0)-(s5);
  assign y5 = +((3'sb001)-(s2));
  assign y6 = {(ctrl[7]?($signed(&(s7)))<(((ctrl[6]?s1:5'sb01100))&((s2)<<(6'sb010011))):(s4)==($signed($signed(1'b0)))),1'sb0,(ctrl[5]?$signed(s5):(ctrl[2]?{(4'sb1001)^(s5),$signed(5'sb10111),(4'sb0011)^~(u2)}:u3))};
  assign y7 = 5'sb10111;
endmodule
