// Seed: 4093260773
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3
);
  assign id_0 = id_1;
  wire ["" : -1 'b0] id_5;
  logic id_6;
  logic [-1  ==  -1 : 1] id_7, id_8;
  logic id_9 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output wand id_7,
    output supply1 id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    output supply0 id_12,
    input wor id_13,
    input supply0 id_14
    , id_25,
    input uwire id_15,
    input tri0 id_16,
    input wire id_17,
    input uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri id_21,
    input tri0 id_22,
    output wor id_23
);
  logic id_26;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_5,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
