{
  "family": "HT32F175x",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "HT32F175x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "ICTR"
            },
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "ACTLR"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "ISER0"
            },
            "ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "ISER1"
            },
            "ISER2": {
              "offset": "0x108",
              "size": 32,
              "description": "ISER2"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "ICER0"
            },
            "ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "ICER1"
            },
            "ICER2": {
              "offset": "0x188",
              "size": 32,
              "description": "ICER2"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "ISPR0"
            },
            "ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "ISPR1"
            },
            "ISPR2": {
              "offset": "0x208",
              "size": 32,
              "description": "ISPR2"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "ICPR0"
            },
            "ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "ICPR1"
            },
            "ICPR2": {
              "offset": "0x288",
              "size": 32,
              "description": "ICPR2"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "IABR0"
            },
            "IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "IABR1"
            },
            "IABR2": {
              "offset": "0x308",
              "size": 32,
              "description": "IABR2"
            },
            "IP0": {
              "offset": "0x400",
              "size": 32,
              "description": "IP0"
            },
            "IP1": {
              "offset": "0x404",
              "size": 32,
              "description": "IP1"
            },
            "IP2": {
              "offset": "0x408",
              "size": 32,
              "description": "IP2"
            },
            "IP3": {
              "offset": "0x40C",
              "size": 32,
              "description": "IP3"
            },
            "IP4": {
              "offset": "0x410",
              "size": 32,
              "description": "IP4"
            },
            "IP5": {
              "offset": "0x414",
              "size": 32,
              "description": "IP5"
            },
            "IP6": {
              "offset": "0x418",
              "size": 32,
              "description": "IP6"
            },
            "IP7": {
              "offset": "0x41C",
              "size": 32,
              "description": "IP7"
            },
            "IP8": {
              "offset": "0x420",
              "size": 32,
              "description": "IP8"
            },
            "IP9": {
              "offset": "0x424",
              "size": 32,
              "description": "IP9"
            },
            "IP10": {
              "offset": "0x428",
              "size": 32,
              "description": "IP10"
            },
            "IP11": {
              "offset": "0x42C",
              "size": 32,
              "description": "IP11"
            },
            "IP12": {
              "offset": "0x430",
              "size": 32,
              "description": "IP12"
            },
            "IP13": {
              "offset": "0x434",
              "size": 32,
              "description": "IP13"
            },
            "IP14": {
              "offset": "0x438",
              "size": 32,
              "description": "IP14"
            },
            "IP15": {
              "offset": "0x43C",
              "size": 32,
              "description": "IP15"
            },
            "IP16": {
              "offset": "0x440",
              "size": 32,
              "description": "IP16"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "ICSR"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "VTOR"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "AIRCR"
            },
            "SHP0": {
              "offset": "0xD18",
              "size": 32,
              "description": "SHP0"
            },
            "SHP1": {
              "offset": "0xD1C",
              "size": 32,
              "description": "SHP1"
            },
            "SHP2": {
              "offset": "0xD20",
              "size": 32,
              "description": "SHP2"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "SHCSR"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "STIR"
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED10"
            }
          ],
          "registers": {
            "SCR": {
              "offset": "0x00",
              "size": 32,
              "description": "SCR"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "CCR"
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010",
              "irq": 15
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "CTRL"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "LOAD"
            },
            "VAL": {
              "offset": "0x08",
              "size": 32,
              "description": "VAL"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "CALIB"
            }
          }
        },
        "Fault": {
          "instances": [
            {
              "name": "Fault_Reports",
              "base": "0xE000ED28"
            }
          ],
          "registers": {
            "CFSR": {
              "offset": "0x00",
              "size": 32,
              "description": "CFSR"
            },
            "MFSR": {
              "offset": "0x00",
              "size": 8,
              "description": "MFSR"
            },
            "MMFAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MMFAR"
            },
            "BFSR": {
              "offset": "0x01",
              "size": 8,
              "description": "BFSR"
            },
            "BFAR": {
              "offset": "0x10",
              "size": 32,
              "description": "BFAR"
            },
            "UFSR": {
              "offset": "0x02",
              "size": 16,
              "description": "UFSR"
            },
            "HFSR": {
              "offset": "0x04",
              "size": 32,
              "description": "HFSR"
            },
            "DFSR": {
              "offset": "0x08",
              "size": 32,
              "description": "DFSR"
            },
            "AFSR": {
              "offset": "0x14",
              "size": 32,
              "description": "AFSR"
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x40080000",
              "irq": 21
            }
          ],
          "registers": {
            "FMC_TADR": {
              "offset": "0x00",
              "size": 32,
              "description": "FMC_TADR"
            },
            "FMC_WRDR": {
              "offset": "0x04",
              "size": 32,
              "description": "FMC_WRDR"
            },
            "FMC_OCMR": {
              "offset": "0x0C",
              "size": 32,
              "description": "FMC_OCMR"
            },
            "FMC_OPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "FMC_OPCR"
            },
            "FMC_OIER": {
              "offset": "0x14",
              "size": 32,
              "description": "FMC_OIER"
            },
            "FMC_OISR": {
              "offset": "0x18",
              "size": 32,
              "description": "FMC_OISR"
            },
            "FMC_PPSR0": {
              "offset": "0x20",
              "size": 32,
              "description": "FMC_PPSR0"
            },
            "FMC_PPSR1": {
              "offset": "0x24",
              "size": 32,
              "description": "FMC_PPSR1"
            },
            "FMC_PPSR2": {
              "offset": "0x28",
              "size": 32,
              "description": "FMC_PPSR2"
            },
            "FMC_PPSR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "FMC_PPSR3"
            },
            "FMC_CPSR": {
              "offset": "0x30",
              "size": 32,
              "description": "FMC_CPSR"
            },
            "FMC_VMCR": {
              "offset": "0x100",
              "size": 32,
              "description": "FMC_VMCR"
            },
            "FMC_CFCR": {
              "offset": "0x200",
              "size": 32,
              "description": "FMC_CFCR"
            },
            "FMC_SBVT0": {
              "offset": "0x300",
              "size": 32,
              "description": "FMC_SBVT0"
            },
            "FMC_SBVT1": {
              "offset": "0x304",
              "size": 32,
              "description": "FMC_SBVT1"
            },
            "FMC_SBVT2": {
              "offset": "0x308",
              "size": 32,
              "description": "FMC_SBVT2"
            },
            "FMC_SBVT3": {
              "offset": "0x30C",
              "size": 32,
              "description": "FMC_SBVT3"
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWRCU",
              "base": "0x4006A100"
            }
          ],
          "registers": {
            "PWRCU_BAKSR": {
              "offset": "0x00",
              "size": 32,
              "description": "PWRCU_BAKSR"
            },
            "PWRCU_BAKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "PWRCU_BAKCR"
            },
            "PWRCU_BAKTEST": {
              "offset": "0x08",
              "size": 32,
              "description": "PWRCU_BAKTEST"
            },
            "PWRCU_HSIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWRCU_HSIRCR"
            },
            "PWRCU_LVDCSR": {
              "offset": "0x10",
              "size": 32,
              "description": "PWRCU_LVDCSR"
            },
            "PWRCU_BAKREG0": {
              "offset": "0x100",
              "size": 32,
              "description": "PWRCU_BAKREG0"
            },
            "PWRCU_BAKREG1": {
              "offset": "0x104",
              "size": 32,
              "description": "PWRCU_BAKREG1"
            },
            "PWRCU_BAKREG2": {
              "offset": "0x108",
              "size": 32,
              "description": "PWRCU_BAKREG2"
            },
            "PWRCU_BAKREG3": {
              "offset": "0x10C",
              "size": 32,
              "description": "PWRCU_BAKREG3"
            },
            "PWRCU_BAKREG4": {
              "offset": "0x110",
              "size": 32,
              "description": "PWRCU_BAKREG4"
            },
            "PWRCU_BAKREG5": {
              "offset": "0x114",
              "size": 32,
              "description": "PWRCU_BAKREG5"
            },
            "PWRCU_BAKREG6": {
              "offset": "0x118",
              "size": 32,
              "description": "PWRCU_BAKREG6"
            },
            "PWRCU_BAKREG7": {
              "offset": "0x11C",
              "size": 32,
              "description": "PWRCU_BAKREG7"
            },
            "PWRCU_BAKREG8": {
              "offset": "0x120",
              "size": 32,
              "description": "PWRCU_BAKREG8"
            },
            "PWRCU_BAKREG9": {
              "offset": "0x124",
              "size": 32,
              "description": "PWRCU_BAKREG9"
            }
          }
        },
        "CKCU": {
          "instances": [
            {
              "name": "CKCU",
              "base": "0x40088000",
              "irq": 16
            }
          ],
          "registers": {
            "CKCU_GCFGR": {
              "offset": "0x00",
              "size": 32,
              "description": "CKCU_GCFGR"
            },
            "CKCU_GCCR": {
              "offset": "0x04",
              "size": 32,
              "description": "CKCU_GCCR"
            },
            "CKCU_GCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "CKCU_GCSR"
            },
            "CKCU_GCIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CKCU_GCIR"
            },
            "CKCU_PLLCFGR": {
              "offset": "0x18",
              "size": 32,
              "description": "CKCU_PLLCFGR"
            },
            "CKCU_PLLCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "CKCU_PLLCR"
            },
            "CKCU_AHBCFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "CKCU_AHBCFGR"
            },
            "CKCU_AHBCCR": {
              "offset": "0x24",
              "size": 32,
              "description": "CKCU_AHBCCR"
            },
            "CKCU_APBCFGR": {
              "offset": "0x28",
              "size": 32,
              "description": "CKCU_APBCFGR"
            },
            "CKCU_APBCCR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "CKCU_APBCCR0"
            },
            "CKCU_APBCCR1": {
              "offset": "0x30",
              "size": 32,
              "description": "CKCU_APBCCR1"
            },
            "CKCU_CKST": {
              "offset": "0x34",
              "size": 32,
              "description": "CKCU_CKST"
            },
            "CKCU_LPCR": {
              "offset": "0x300",
              "size": 32,
              "description": "CKCU_LPCR"
            },
            "CKCU_MCUDBGCR": {
              "offset": "0x304",
              "size": 32,
              "description": "CKCU_MCUDBGCR"
            }
          }
        },
        "RSTCU": {
          "instances": [
            {
              "name": "RSTCU",
              "base": "0x40088100"
            }
          ],
          "registers": {
            "RSTCU_GRSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RSTCU_GRSR"
            },
            "RSTCU_AHBPRSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "RSTCU_AHBPRSTR"
            },
            "RSTCU_APBPRSTR0": {
              "offset": "0x08",
              "size": 32,
              "description": "RSTCU_APBPRSTR0"
            },
            "RSTCU_APBPRSTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "RSTCU_APBPRSTR1"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x4001A000"
            },
            {
              "name": "GPIOB",
              "base": "0x4001B000"
            },
            {
              "name": "GPIOC",
              "base": "0x4001C000"
            },
            {
              "name": "GPIOD",
              "base": "0x4001D000"
            },
            {
              "name": "GPIOE",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "GPIOA_DIRCR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIOA_DIRCR"
            },
            "GPIOA_INER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIOA_INER"
            },
            "GPIOA_PUR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIOA_PUR"
            },
            "GPIOA_PDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIOA_PDR"
            },
            "GPIOA_ODR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIOA_ODR"
            },
            "GPIOA_DRVR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIOA_DRVR"
            },
            "GPIOA_LOCKR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIOA_LOCKR"
            },
            "GPIOA_DINR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIOA_DINR"
            },
            "GPIOA_DOUTR": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIOA_DOUTR"
            },
            "GPIOA_SRR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIOA_SRR"
            },
            "GPIOA_RR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIOA_RR"
            }
          }
        },
        "AFIO": {
          "instances": [
            {
              "name": "AFIO",
              "base": "0x40022000"
            }
          ],
          "registers": {
            "AFIO_ESSR0": {
              "offset": "0x00",
              "size": 32,
              "description": "AFIO_ESSR0"
            },
            "AFIO_ESSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "AFIO_ESSR1"
            },
            "AFIO_GPACFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "AFIO_GPACFGR"
            },
            "AFIO_GPBCFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFIO_GPBCFGR"
            },
            "AFIO_GPCCFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "AFIO_GPCCFGR"
            },
            "AFIO_GPDCFGR": {
              "offset": "0x14",
              "size": 32,
              "description": "AFIO_GPDCFGR"
            },
            "AFIO_GPECFGR": {
              "offset": "0x18",
              "size": 32,
              "description": "AFIO_GPECFGR"
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40024000",
              "irq": 24
            }
          ],
          "registers": {
            "EXTI_CFGR0": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI_CFGR0"
            },
            "EXTI_CFGR1": {
              "offset": "0x04",
              "size": 32,
              "description": "EXTI_CFGR1"
            },
            "EXTI_CFGR2": {
              "offset": "0x08",
              "size": 32,
              "description": "EXTI_CFGR2"
            },
            "EXTI_CFGR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "EXTI_CFGR3"
            },
            "EXTI_CFGR4": {
              "offset": "0x10",
              "size": 32,
              "description": "EXTI_CFGR4"
            },
            "EXTI_CFGR5": {
              "offset": "0x14",
              "size": 32,
              "description": "EXTI_CFGR5"
            },
            "EXTI_CFGR6": {
              "offset": "0x18",
              "size": 32,
              "description": "EXTI_CFGR6"
            },
            "EXTI_CFGR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "EXTI_CFGR7"
            },
            "EXTI_CFGR8": {
              "offset": "0x20",
              "size": 32,
              "description": "EXTI_CFGR8"
            },
            "EXTI_CFGR9": {
              "offset": "0x24",
              "size": 32,
              "description": "EXTI_CFGR9"
            },
            "EXTI_CFGR10": {
              "offset": "0x28",
              "size": 32,
              "description": "EXTI_CFGR10"
            },
            "EXTI_CFGR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "EXTI_CFGR11"
            },
            "EXTI_CFGR12": {
              "offset": "0x30",
              "size": 32,
              "description": "EXTI_CFGR12"
            },
            "EXTI_CFGR13": {
              "offset": "0x34",
              "size": 32,
              "description": "EXTI_CFGR13"
            },
            "EXTI_CFGR14": {
              "offset": "0x38",
              "size": 32,
              "description": "EXTI_CFGR14"
            },
            "EXTI_CFGR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "EXTI_CFGR15"
            },
            "EXTI_CR": {
              "offset": "0x40",
              "size": 32,
              "description": "EXTI_CR"
            },
            "EXTI_EDGEFLGR": {
              "offset": "0x44",
              "size": 32,
              "description": "EXTI_EDGEFLGR"
            },
            "EXTI_EDGESR": {
              "offset": "0x48",
              "size": 32,
              "description": "EXTI_EDGESR"
            },
            "EXTI_SSCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "EXTI_SSCR"
            },
            "EXTI_WAKUPCR": {
              "offset": "0x50",
              "size": 32,
              "description": "EXTI_WAKUPCR"
            },
            "EXTI_WAKUPPOLR": {
              "offset": "0x54",
              "size": 32,
              "description": "EXTI_WAKUPPOLR"
            },
            "EXTI_WAKUPFLG": {
              "offset": "0x58",
              "size": 32,
              "description": "EXTI_WAKUPFLG"
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40010000",
              "irq": 41
            }
          ],
          "registers": {
            "ADC_RST": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC_RST"
            },
            "ADC_CONV": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC_CONV"
            },
            "ADC_LST0": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC_LST0"
            },
            "ADC_LST1": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC_LST1"
            },
            "ADC_OFR0": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC_OFR0"
            },
            "ADC_OFR1": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC_OFR1"
            },
            "ADC_OFR2": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC_OFR2"
            },
            "ADC_OFR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC_OFR3"
            },
            "ADC_OFR4": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC_OFR4"
            },
            "ADC_OFR5": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC_OFR5"
            },
            "ADC_OFR6": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC_OFR6"
            },
            "ADC_OFR7": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC_OFR7"
            },
            "ADC_STR0": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC_STR0"
            },
            "ADC_STR1": {
              "offset": "0x74",
              "size": 32,
              "description": "ADC_STR1"
            },
            "ADC_STR2": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC_STR2"
            },
            "ADC_STR3": {
              "offset": "0x7C",
              "size": 32,
              "description": "ADC_STR3"
            },
            "ADC_STR4": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC_STR4"
            },
            "ADC_STR5": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC_STR5"
            },
            "ADC_STR6": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC_STR6"
            },
            "ADC_STR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC_STR7"
            },
            "ADC_DR0": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC_DR0"
            },
            "ADC_DR1": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC_DR1"
            },
            "ADC_DR2": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC_DR2"
            },
            "ADC_DR3": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC_DR3"
            },
            "ADC_DR4": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADC_DR4"
            },
            "ADC_DR5": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADC_DR5"
            },
            "ADC_DR6": {
              "offset": "0xC8",
              "size": 32,
              "description": "ADC_DR6"
            },
            "ADC_DR7": {
              "offset": "0xCC",
              "size": 32,
              "description": "ADC_DR7"
            },
            "ADC_TCR": {
              "offset": "0x100",
              "size": 32,
              "description": "ADC_TCR"
            },
            "ADC_TSR": {
              "offset": "0x104",
              "size": 32,
              "description": "ADC_TSR"
            },
            "ADC_WCR": {
              "offset": "0x120",
              "size": 32,
              "description": "ADC_WCR"
            },
            "ADC_LTR": {
              "offset": "0x124",
              "size": 32,
              "description": "ADC_LTR"
            },
            "ADC_UTR": {
              "offset": "0x128",
              "size": 32,
              "description": "ADC_UTR"
            },
            "ADC_IMR": {
              "offset": "0x130",
              "size": 32,
              "description": "ADC_IMR"
            },
            "ADC_IRAW": {
              "offset": "0x134",
              "size": 32,
              "description": "ADC_IRAW"
            },
            "ADC_IMASK": {
              "offset": "0x138",
              "size": 32,
              "description": "ADC_IMASK"
            },
            "ADC_ICLR": {
              "offset": "0x13C",
              "size": 32,
              "description": "ADC_ICLR"
            },
            "ADC_DMAR": {
              "offset": "0x140",
              "size": 32,
              "description": "ADC_DMAR"
            }
          }
        },
        "OPACMP": {
          "instances": [
            {
              "name": "OPACMP",
              "base": "0x40018000",
              "irq": 40
            }
          ],
          "registers": {
            "OPACR0": {
              "offset": "0x00",
              "size": 32,
              "description": "OPACR0"
            },
            "OFVCR0": {
              "offset": "0x04",
              "size": 32,
              "description": "OFVCR0"
            },
            "CMPIER0": {
              "offset": "0x08",
              "size": 32,
              "description": "CMPIER0"
            },
            "CMPRSR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "CMPRSR0"
            },
            "CMPISR0": {
              "offset": "0x10",
              "size": 32,
              "description": "CMPISR0"
            },
            "CMPICLR0": {
              "offset": "0x14",
              "size": 32,
              "description": "CMPICLR0"
            },
            "OPACR1": {
              "offset": "0x100",
              "size": 32,
              "description": "OPACR1"
            },
            "OFVCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "OFVCR1"
            },
            "CMPIER1": {
              "offset": "0x108",
              "size": 32,
              "description": "CMPIER1"
            },
            "CMPRSR1": {
              "offset": "0x10C",
              "size": 32,
              "description": "CMPRSR1"
            },
            "CMPISR1": {
              "offset": "0x110",
              "size": 32,
              "description": "CMPISR1"
            },
            "CMPICLR1": {
              "offset": "0x114",
              "size": 32,
              "description": "CMPICLR1"
            }
          }
        },
        "MCTM": {
          "instances": [
            {
              "name": "MCTM",
              "base": "0x4002C000",
              "irq": 43
            }
          ],
          "registers": {
            "MCTM_CNTCFR": {
              "offset": "0x00",
              "size": 32,
              "description": "MCTM_CNTCFR"
            },
            "MCTM_MDCFR": {
              "offset": "0x04",
              "size": 32,
              "description": "MCTM_MDCFR"
            },
            "MCTM_TRCFR": {
              "offset": "0x08",
              "size": 32,
              "description": "MCTM_TRCFR"
            },
            "MCTM_CTR": {
              "offset": "0x10",
              "size": 32,
              "description": "MCTM_CTR"
            },
            "MCTM_CH0ICFR": {
              "offset": "0x20",
              "size": 32,
              "description": "MCTM_CH0ICFR"
            },
            "MCTM_CH1ICFR": {
              "offset": "0x24",
              "size": 32,
              "description": "MCTM_CH1ICFR"
            },
            "MCTM_CH2ICFR": {
              "offset": "0x28",
              "size": 32,
              "description": "MCTM_CH2ICFR"
            },
            "MCTM_CH3ICFR": {
              "offset": "0x2C",
              "size": 32,
              "description": "MCTM_CH3ICFR"
            },
            "MCTM_CH0OCFR": {
              "offset": "0x40",
              "size": 32,
              "description": "MCTM_CH0OCFR"
            },
            "MCTM_CH1OCFR": {
              "offset": "0x44",
              "size": 32,
              "description": "MCTM_CH1OCFR"
            },
            "MCTM_CH2OCFR": {
              "offset": "0x48",
              "size": 32,
              "description": "MCTM_CH2OCFR"
            },
            "MCTM_CH3OCFR": {
              "offset": "0x4C",
              "size": 32,
              "description": "MCTM_CH3OCFR"
            },
            "MCTM_CHCTR": {
              "offset": "0x50",
              "size": 32,
              "description": "MCTM_CHCTR"
            },
            "MCTM_CHPOLR": {
              "offset": "0x54",
              "size": 32,
              "description": "MCTM_CHPOLR"
            },
            "MCTM_CHBRKCFR": {
              "offset": "0x6C",
              "size": 32,
              "description": "MCTM_CHBRKCFR"
            },
            "MCTM_CHBRKCTR": {
              "offset": "0x70",
              "size": 32,
              "description": "MCTM_CHBRKCTR"
            },
            "MCTM_DICTR": {
              "offset": "0x74",
              "size": 32,
              "description": "MCTM_DICTR"
            },
            "MCTM_EVGR": {
              "offset": "0x78",
              "size": 32,
              "description": "MCTM_EVGR"
            },
            "MCTM_INTSR": {
              "offset": "0x7C",
              "size": 32,
              "description": "MCTM_INTSR"
            },
            "MCTM_CNTR": {
              "offset": "0x80",
              "size": 32,
              "description": "MCTM_CNTR"
            },
            "MCTM_PSCR": {
              "offset": "0x84",
              "size": 32,
              "description": "MCTM_PSCR"
            },
            "MCTM_CRR": {
              "offset": "0x88",
              "size": 32,
              "description": "MCTM_CRR"
            },
            "MCTM_REPR": {
              "offset": "0x8C",
              "size": 32,
              "description": "MCTM_REPR"
            },
            "MCTM_CH0CCR": {
              "offset": "0x90",
              "size": 32,
              "description": "MCTM_CH0CCR"
            },
            "MCTM_CH1CCR": {
              "offset": "0x94",
              "size": 32,
              "description": "MCTM_CH1CCR"
            },
            "MCTM_CH2CCR": {
              "offset": "0x98",
              "size": 32,
              "description": "MCTM_CH2CCR"
            },
            "MCTM_CH3CCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "MCTM_CH3CCR"
            }
          }
        },
        "GPTM0": {
          "instances": [
            {
              "name": "GPTM0",
              "base": "0x4006E000",
              "irq": 51
            }
          ],
          "registers": {
            "GPTM0_CNTCFR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPTM0_CNTCFR"
            },
            "GPTM0_MDCFR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPTM0_MDCFR"
            },
            "GPTM0_TRCFR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPTM0_TRCFR"
            },
            "GPTM0_CTR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPTM0_CTR"
            },
            "GPTM0_CH0ICFR": {
              "offset": "0x20",
              "size": 32,
              "description": "GPTM0_CH0ICFR"
            },
            "GPTM0_CH1ICFR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPTM0_CH1ICFR"
            },
            "GPTM0_CH2ICFR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPTM0_CH2ICFR"
            },
            "GPTM0_CH3ICFR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPTM0_CH3ICFR"
            },
            "GPTM0_CH0OCFR": {
              "offset": "0x40",
              "size": 32,
              "description": "GPTM0_CH0OCFR"
            },
            "GPTM0_CH1OCFR": {
              "offset": "0x44",
              "size": 32,
              "description": "GPTM0_CH1OCFR"
            },
            "GPTM0_CH2OCFR": {
              "offset": "0x48",
              "size": 32,
              "description": "GPTM0_CH2OCFR"
            },
            "GPTM0_CH3OCFR": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPTM0_CH3OCFR"
            },
            "GPTM0_CHCTR": {
              "offset": "0x50",
              "size": 32,
              "description": "GPTM0_CHCTR"
            },
            "GPTM0_CHPOLR": {
              "offset": "0x54",
              "size": 32,
              "description": "GPTM0_CHPOLR"
            },
            "GPTM0_DICTR": {
              "offset": "0x74",
              "size": 32,
              "description": "GPTM0_DICTR"
            },
            "GPTM0_EVGR": {
              "offset": "0x78",
              "size": 32,
              "description": "GPTM0_EVGR"
            },
            "GPTM0_INTSR": {
              "offset": "0x7C",
              "size": 32,
              "description": "GPTM0_INTSR"
            },
            "GPTM0_CNTR": {
              "offset": "0x80",
              "size": 32,
              "description": "GPTM0_CNTR"
            },
            "GPTM0_PSCR": {
              "offset": "0x84",
              "size": 32,
              "description": "GPTM0_PSCR"
            },
            "GPTM0_CRR": {
              "offset": "0x88",
              "size": 32,
              "description": "GPTM0_CRR"
            },
            "GPTM0_CH0CCR": {
              "offset": "0x90",
              "size": 32,
              "description": "GPTM0_CH0CCR"
            },
            "GPTM0_CH1CCR": {
              "offset": "0x94",
              "size": 32,
              "description": "GPTM0_CH1CCR"
            },
            "GPTM0_CH2CCR": {
              "offset": "0x98",
              "size": 32,
              "description": "GPTM0_CH2CCR"
            },
            "GPTM0_CH3CCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "GPTM0_CH3CCR"
            }
          }
        },
        "GPTM1": {
          "instances": [
            {
              "name": "GPTM1",
              "base": "0x4006F000",
              "irq": 52
            }
          ],
          "registers": {
            "GPTM1_CNTCFR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPTM1_CNTCFR"
            },
            "GPTM1_MDCFR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPTM1_MDCFR"
            },
            "GPTM1_TRCFR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPTM1_TRCFR"
            },
            "GPTM1_CTR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPTM1_CTR"
            },
            "GPTM1_CH0ICFR": {
              "offset": "0x20",
              "size": 32,
              "description": "GPTM1_CH0ICFR"
            },
            "GPTM1_CH1ICFR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPTM1_CH1ICFR"
            },
            "GPTM1_CH2ICFR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPTM1_CH2ICFR"
            },
            "GPTM1_CH3ICFR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPTM1_CH3ICFR"
            },
            "GPTM1_CH0OCFR": {
              "offset": "0x40",
              "size": 32,
              "description": "GPTM1_CH0OCFR"
            },
            "GPTM1_CH1OCFR": {
              "offset": "0x44",
              "size": 32,
              "description": "GPTM1_CH1OCFR"
            },
            "GPTM1_CH2OCFR": {
              "offset": "0x48",
              "size": 32,
              "description": "GPTM1_CH2OCFR"
            },
            "GPTM1_CH3OCFR": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPTM1_CH3OCFR"
            },
            "GPTM1_CHCTR": {
              "offset": "0x50",
              "size": 32,
              "description": "GPTM1_CHCTR"
            },
            "GPTM1_CHPOLR": {
              "offset": "0x54",
              "size": 32,
              "description": "GPTM1_CHPOLR"
            },
            "GPTM1_DICTR": {
              "offset": "0x74",
              "size": 32,
              "description": "GPTM1_DICTR"
            },
            "GPTM1_EVGR": {
              "offset": "0x78",
              "size": 32,
              "description": "GPTM1_EVGR"
            },
            "GPTM1_INTSR": {
              "offset": "0x7C",
              "size": 32,
              "description": "GPTM1_INTSR"
            },
            "GPTM1_CNTR": {
              "offset": "0x80",
              "size": 32,
              "description": "GPTM1_CNTR"
            },
            "GPTM1_PSCR": {
              "offset": "0x84",
              "size": 32,
              "description": "GPTM1_PSCR"
            },
            "GPTM1_CRR": {
              "offset": "0x88",
              "size": 32,
              "description": "GPTM1_CRR"
            },
            "GPTM1_CH0CCR": {
              "offset": "0x90",
              "size": 32,
              "description": "GPTM1_CH0CCR"
            },
            "GPTM1_CH1CCR": {
              "offset": "0x94",
              "size": 32,
              "description": "GPTM1_CH1CCR"
            },
            "GPTM1_CH2CCR": {
              "offset": "0x98",
              "size": 32,
              "description": "GPTM1_CH2CCR"
            },
            "GPTM1_CH3CCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "GPTM1_CH3CCR"
            }
          }
        },
        "BFTM0": {
          "instances": [
            {
              "name": "BFTM0",
              "base": "0x40076000",
              "irq": 57
            }
          ],
          "registers": {
            "BFTM0_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "BFTM0_CR"
            },
            "BFTM0_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "BFTM0_SR"
            },
            "BFTM0_CNTR": {
              "offset": "0x08",
              "size": 32,
              "description": "BFTM0_CNTR"
            },
            "BFTM0_CMPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "BFTM0_CMPR"
            }
          }
        },
        "BFTM1": {
          "instances": [
            {
              "name": "BFTM1",
              "base": "0x40077000",
              "irq": 58
            }
          ],
          "registers": {
            "BFTM1_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "BFTM1_CR"
            },
            "BFTM1_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "BFTM1_SR"
            },
            "BFTM1_CNTR": {
              "offset": "0x08",
              "size": 32,
              "description": "BFTM1_CNTR"
            },
            "BFTM1_CMPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "BFTM1_CMPR"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4006A000",
              "irq": 20
            }
          ],
          "registers": {
            "RTC_CNT": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC_CNT"
            },
            "RTC_CMP": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC_CMP"
            },
            "RTC_CR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC_CR"
            },
            "RTC_SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC_SR"
            },
            "RTC_IWEN": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC_IWEN"
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40068000",
              "irq": 19
            }
          ],
          "registers": {
            "WDT_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "WDT_CR"
            },
            "WDT_MR0": {
              "offset": "0x04",
              "size": 32,
              "description": "WDT_MR0"
            },
            "WDT_MR1": {
              "offset": "0x08",
              "size": 32,
              "description": "WDT_MR1"
            },
            "WDT_SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "WDT_SR"
            },
            "WDT_PR": {
              "offset": "0x10",
              "size": 32,
              "description": "WDT_PR"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40048000",
              "irq": 59
            },
            {
              "name": "I2C1",
              "base": "0x40049000",
              "irq": 60
            }
          ],
          "registers": {
            "I2C0_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C0_CR"
            },
            "I2C0_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C0_IER"
            },
            "I2C0_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C0_ADDR"
            },
            "I2C0_SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C0_SR"
            },
            "I2C0_SHPGR": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C0_SHPGR"
            },
            "I2C0_SLPGR": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C0_SLPGR"
            },
            "I2C0_DR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C0_DR"
            },
            "I2C0_TAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C0_TAR"
            },
            "I2C0_ADDMR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C0_ADDMR"
            },
            "I2C0_ADDSR": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C0_ADDSR"
            },
            "I2C0_TOUT": {
              "offset": "0x28",
              "size": 32,
              "description": "I2C0_TOUT"
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40004000",
              "irq": 61
            },
            {
              "name": "SPI1",
              "base": "0x40044000",
              "irq": 62
            }
          ],
          "registers": {
            "SPI0_CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SPI0_CR0"
            },
            "SPI0_CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI0_CR1"
            },
            "SPI0_IER": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI0_IER"
            },
            "SPI0_CPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI0_CPR"
            },
            "SPI0_DR": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI0_DR"
            },
            "SPI0_SR": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI0_SR"
            },
            "SPI0_FCR": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI0_FCR"
            },
            "SPI0_FSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI0_FSR"
            },
            "SPI0_FTOCR": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI0_FTOCR"
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART0",
              "base": "0x40000000",
              "irq": 63
            },
            {
              "name": "USART1",
              "base": "0x40040000",
              "irq": 64
            }
          ],
          "registers": {
            "USART0_RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "USART0_RBR"
            },
            "USART0_TBR": {
              "offset": "0x00",
              "size": 32,
              "description": "USART0_TBR"
            },
            "USART0_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "USART0_IER"
            },
            "USART0_IIR": {
              "offset": "0x08",
              "size": 32,
              "description": "USART0_IIR"
            },
            "USART0_FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "USART0_FCR"
            },
            "USART0_LCR": {
              "offset": "0x10",
              "size": 32,
              "description": "USART0_LCR"
            },
            "USART0_MODCR": {
              "offset": "0x14",
              "size": 32,
              "description": "USART0_MODCR"
            },
            "USART0_LSR": {
              "offset": "0x18",
              "size": 32,
              "description": "USART0_LSR"
            },
            "USART0_MODSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "USART0_MODSR"
            },
            "USART0_TPR": {
              "offset": "0x20",
              "size": 32,
              "description": "USART0_TPR"
            },
            "USART0_MDR": {
              "offset": "0x24",
              "size": 32,
              "description": "USART0_MDR"
            },
            "USART0_IrDACR": {
              "offset": "0x28",
              "size": 32,
              "description": "USART0_IrDACR"
            },
            "USART0_RS485CR": {
              "offset": "0x2C",
              "size": 32,
              "description": "USART0_RS485CR"
            },
            "USART0_SYNCR": {
              "offset": "0x30",
              "size": 32,
              "description": "USART0_SYNCR"
            },
            "USART0_FSR": {
              "offset": "0x34",
              "size": 32,
              "description": "USART0_FSR"
            },
            "USART0_DLR": {
              "offset": "0x38",
              "size": 32,
              "description": "USART0_DLR"
            },
            "USART0_DEGTSTR": {
              "offset": "0x40",
              "size": 32,
              "description": "USART0_DEGTSTR"
            }
          }
        },
        "SCI": {
          "instances": [
            {
              "name": "SCI",
              "base": "0x40043000",
              "irq": 67
            }
          ],
          "registers": {
            "SCI_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "SCI_CR"
            },
            "SCI_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "SCI_SR"
            },
            "SCI_CCR": {
              "offset": "0x08",
              "size": 32,
              "description": "SCI_CCR"
            },
            "SCI_ETU": {
              "offset": "0x0C",
              "size": 32,
              "description": "SCI_ETU"
            },
            "SCI_GT": {
              "offset": "0x10",
              "size": 32,
              "description": "SCI_GT"
            },
            "SCI_WT": {
              "offset": "0x14",
              "size": 32,
              "description": "SCI_WT"
            },
            "SCI_IER": {
              "offset": "0x18",
              "size": 32,
              "description": "SCI_IER"
            },
            "SCI_IPR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SCI_IPR"
            },
            "SCI_TXB": {
              "offset": "0x20",
              "size": 32,
              "description": "SCI_TXB"
            },
            "SCI_RXB": {
              "offset": "0x24",
              "size": 32,
              "description": "SCI_RXB"
            },
            "SCI_PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "SCI_PSC"
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x4004E000",
              "irq": 69
            }
          ],
          "registers": {
            "USB_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "USB_CSR"
            },
            "USB_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "USB_IER"
            },
            "USB_ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "USB_ISR"
            },
            "USB_FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB_FCR"
            },
            "USB_DEVAR": {
              "offset": "0x10",
              "size": 32,
              "description": "USB_DEVAR"
            },
            "USB_EP0CSR": {
              "offset": "0x14",
              "size": 32,
              "description": "USB_EP0CSR"
            },
            "USB_EP0IER": {
              "offset": "0x18",
              "size": 32,
              "description": "USB_EP0IER"
            },
            "USB_EP0ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "USB_EP0ISR"
            },
            "USB_EP0TCR": {
              "offset": "0x20",
              "size": 32,
              "description": "USB_EP0TCR"
            },
            "USB_EP0CFGR": {
              "offset": "0x24",
              "size": 32,
              "description": "USB_EP0CFGR"
            },
            "USB_EP1CSR": {
              "offset": "0x28",
              "size": 32,
              "description": "USB_EP1CSR"
            },
            "USB_EP1IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB_EP1IER"
            },
            "USB_EP1ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "USB_EP1ISR"
            },
            "USB_EP1TCR": {
              "offset": "0x34",
              "size": 32,
              "description": "USB_EP1TCR"
            },
            "USB_EP1CFGR": {
              "offset": "0x38",
              "size": 32,
              "description": "USB_EP1CFGR"
            },
            "USB_EP2CSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "USB_EP2CSR"
            },
            "USB_EP2IER": {
              "offset": "0x40",
              "size": 32,
              "description": "USB_EP2IER"
            },
            "USB_EP2ISR": {
              "offset": "0x44",
              "size": 32,
              "description": "USB_EP2ISR"
            },
            "USB_EP2TCR": {
              "offset": "0x48",
              "size": 32,
              "description": "USB_EP2TCR"
            },
            "USB_EP2CFGR": {
              "offset": "0x4C",
              "size": 32,
              "description": "USB_EP2CFGR"
            },
            "USB_EP3CSR": {
              "offset": "0x50",
              "size": 32,
              "description": "USB_EP3CSR"
            },
            "USB_EP3IER": {
              "offset": "0x54",
              "size": 32,
              "description": "USB_EP3IER"
            },
            "USB_EP3ISR": {
              "offset": "0x58",
              "size": 32,
              "description": "USB_EP3ISR"
            },
            "USB_EP3TCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "USB_EP3TCR"
            },
            "USB_EP3CFGR": {
              "offset": "0x60",
              "size": 32,
              "description": "USB_EP3CFGR"
            },
            "USB_EP4CSR": {
              "offset": "0x64",
              "size": 32,
              "description": "USB_EP4CSR"
            },
            "USB_EP4IER": {
              "offset": "0x68",
              "size": 32,
              "description": "USB_EP4IER"
            },
            "USB_EP4ISR": {
              "offset": "0x6C",
              "size": 32,
              "description": "USB_EP4ISR"
            },
            "USB_EP4TCR": {
              "offset": "0x70",
              "size": 32,
              "description": "USB_EP4TCR"
            },
            "USB_EP4CFGR": {
              "offset": "0x74",
              "size": 32,
              "description": "USB_EP4CFGR"
            },
            "USB_EP5CSR": {
              "offset": "0x78",
              "size": 32,
              "description": "USB_EP5CSR"
            },
            "USB_EP5IER": {
              "offset": "0x7C",
              "size": 32,
              "description": "USB_EP5IER"
            },
            "USB_EP5ISR": {
              "offset": "0x80",
              "size": 32,
              "description": "USB_EP5ISR"
            },
            "USB_EP5TCR": {
              "offset": "0x84",
              "size": 32,
              "description": "USB_EP5TCR"
            },
            "USB_EP5CFGR": {
              "offset": "0x88",
              "size": 32,
              "description": "USB_EP5CFGR"
            },
            "USB_EP6CSR": {
              "offset": "0x8C",
              "size": 32,
              "description": "USB_EP6CSR"
            },
            "USB_EP6IER": {
              "offset": "0x90",
              "size": 32,
              "description": "USB_EP6IER"
            },
            "USB_EP6ISR": {
              "offset": "0x94",
              "size": 32,
              "description": "USB_EP6ISR"
            },
            "USB_EP6TCR": {
              "offset": "0x98",
              "size": 32,
              "description": "USB_EP6TCR"
            },
            "USB_EP6CFGR": {
              "offset": "0x9C",
              "size": 32,
              "description": "USB_EP6CFGR"
            },
            "USB_EP7CSR": {
              "offset": "0xA0",
              "size": 32,
              "description": "USB_EP7CSR"
            },
            "USB_EP7IER": {
              "offset": "0xA4",
              "size": 32,
              "description": "USB_EP7IER"
            },
            "USB_EP7ISR": {
              "offset": "0xA8",
              "size": 32,
              "description": "USB_EP7ISR"
            },
            "USB_EP7TCR": {
              "offset": "0xAC",
              "size": 32,
              "description": "USB_EP7TCR"
            },
            "USB_EP7CFGR": {
              "offset": "0xB0",
              "size": 32,
              "description": "USB_EP7CFGR"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "PDMA",
              "base": "0x40090000",
              "irq": 71
            }
          ],
          "registers": {
            "PDMA_CH0CR": {
              "offset": "0x00",
              "size": 32,
              "description": "PDMA_CH0CR"
            },
            "PDMA_CH0SADR": {
              "offset": "0x04",
              "size": 32,
              "description": "PDMA_CH0SADR"
            },
            "PDMA_CH0DADR": {
              "offset": "0x08",
              "size": 32,
              "description": "PDMA_CH0DADR"
            },
            "PDMA_CH0CADR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PDMA_CH0CADR"
            },
            "PDMA_CH0TSR": {
              "offset": "0x10",
              "size": 32,
              "description": "PDMA_CH0TSR"
            },
            "PDMA_CH0CTSR": {
              "offset": "0x14",
              "size": 32,
              "description": "PDMA_CH0CTSR"
            },
            "PDMA_CH1CR": {
              "offset": "0x18",
              "size": 32,
              "description": "PDMA_CH1CR"
            },
            "PDMA_CH1SADR": {
              "offset": "0x1C",
              "size": 32,
              "description": "PDMA_CH1SADR"
            },
            "PDMA_CH1DADR": {
              "offset": "0x20",
              "size": 32,
              "description": "PDMA_CH1DADR"
            },
            "PDMA_CH1CADR": {
              "offset": "0x24",
              "size": 32,
              "description": "PDMA_CH1CADR"
            },
            "PDMA_CH1TSR": {
              "offset": "0x28",
              "size": 32,
              "description": "PDMA_CH1TSR"
            },
            "PDMA_CH1CTSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "PDMA_CH1CTSR"
            },
            "PDMA_CH2CR": {
              "offset": "0x30",
              "size": 32,
              "description": "PDMA_CH2CR"
            },
            "PDMA_CH2SADR": {
              "offset": "0x34",
              "size": 32,
              "description": "PDMA_CH2SADR"
            },
            "PDMA_CH2DADR": {
              "offset": "0x38",
              "size": 32,
              "description": "PDMA_CH2DADR"
            },
            "PDMA_CH2CADR": {
              "offset": "0x3C",
              "size": 32,
              "description": "PDMA_CH2CADR"
            },
            "PDMA_CH2TSR": {
              "offset": "0x40",
              "size": 32,
              "description": "PDMA_CH2TSR"
            },
            "PDMA_CH2CTSR": {
              "offset": "0x44",
              "size": 32,
              "description": "PDMA_CH2CTSR"
            },
            "PDMA_CH3CR": {
              "offset": "0x48",
              "size": 32,
              "description": "PDMA_CH3CR"
            },
            "PDMA_CH3SADR": {
              "offset": "0x4C",
              "size": 32,
              "description": "PDMA_CH3SADR"
            },
            "PDMA_CH3DADR": {
              "offset": "0x50",
              "size": 32,
              "description": "PDMA_CH3DADR"
            },
            "PDMA_CH3CADR": {
              "offset": "0x54",
              "size": 32,
              "description": "PDMA_CH3CADR"
            },
            "PDMA_CH3TSR": {
              "offset": "0x58",
              "size": 32,
              "description": "PDMA_CH3TSR"
            },
            "PDMA_CH3CTSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "PDMA_CH3CTSR"
            },
            "PDMA_CH4CR": {
              "offset": "0x60",
              "size": 32,
              "description": "PDMA_CH4CR"
            },
            "PDMA_CH4SADR": {
              "offset": "0x64",
              "size": 32,
              "description": "PDMA_CH4SADR"
            },
            "PDMA_CH4DADR": {
              "offset": "0x68",
              "size": 32,
              "description": "PDMA_CH4DADR"
            },
            "PDMA_CH4CADR": {
              "offset": "0x6C",
              "size": 32,
              "description": "PDMA_CH4CADR"
            },
            "PDMA_CH4TSR": {
              "offset": "0x70",
              "size": 32,
              "description": "PDMA_CH4TSR"
            },
            "PDMA_CH4CTSR": {
              "offset": "0x74",
              "size": 32,
              "description": "PDMA_CH4CTSR"
            },
            "PDMA_CH5CR": {
              "offset": "0x78",
              "size": 32,
              "description": "PDMA_CH5CR"
            },
            "PDMA_CH5SADR": {
              "offset": "0x7C",
              "size": 32,
              "description": "PDMA_CH5SADR"
            },
            "PDMA_CH5DADR": {
              "offset": "0x80",
              "size": 32,
              "description": "PDMA_CH5DADR"
            },
            "PDMA_CH5CADR": {
              "offset": "0x84",
              "size": 32,
              "description": "PDMA_CH5CADR"
            },
            "PDMA_CH5TSR": {
              "offset": "0x88",
              "size": 32,
              "description": "PDMA_CH5TSR"
            },
            "PDMA_CH5CTSR": {
              "offset": "0x8C",
              "size": 32,
              "description": "PDMA_CH5CTSR"
            },
            "PDMA_CH6CR": {
              "offset": "0x90",
              "size": 32,
              "description": "PDMA_CH6CR"
            },
            "PDMA_CH6SADR": {
              "offset": "0x94",
              "size": 32,
              "description": "PDMA_CH6SADR"
            },
            "PDMA_CH6DADR": {
              "offset": "0x98",
              "size": 32,
              "description": "PDMA_CH6DADR"
            },
            "PDMA_CH6CADR": {
              "offset": "0x9C",
              "size": 32,
              "description": "PDMA_CH6CADR"
            },
            "PDMA_CH6TSR": {
              "offset": "0xA0",
              "size": 32,
              "description": "PDMA_CH6TSR"
            },
            "PDMA_CH6CTSR": {
              "offset": "0xA4",
              "size": 32,
              "description": "PDMA_CH6CTSR"
            },
            "PDMA_CH7CR": {
              "offset": "0xA8",
              "size": 32,
              "description": "PDMA_CH7CR"
            },
            "PDMA_CH7SADR": {
              "offset": "0xAC",
              "size": 32,
              "description": "PDMA_CH7SADR"
            },
            "PDMA_CH7DADR": {
              "offset": "0xB0",
              "size": 32,
              "description": "PDMA_CH7DADR"
            },
            "PDMA_CH7CADR": {
              "offset": "0xB4",
              "size": 32,
              "description": "PDMA_CH7CADR"
            },
            "PDMA_CH7TSR": {
              "offset": "0xB8",
              "size": 32,
              "description": "PDMA_CH7TSR"
            },
            "PDMA_CH7CTSR": {
              "offset": "0xBC",
              "size": 32,
              "description": "PDMA_CH7CTSR"
            },
            "PDMA_CH8CR": {
              "offset": "0xC0",
              "size": 32,
              "description": "PDMA_CH8CR"
            },
            "PDMA_CH8SADR": {
              "offset": "0xC4",
              "size": 32,
              "description": "PDMA_CH8SADR"
            },
            "PDMA_CH8DADR": {
              "offset": "0xC8",
              "size": 32,
              "description": "PDMA_CH8DADR"
            },
            "PDMA_CH8CADR": {
              "offset": "0xCC",
              "size": 32,
              "description": "PDMA_CH8CADR"
            },
            "PDMA_CH8TSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "PDMA_CH8TSR"
            },
            "PDMA_CH8CTSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "PDMA_CH8CTSR"
            },
            "PDMA_CH9CR": {
              "offset": "0xD8",
              "size": 32,
              "description": "PDMA_CH9CR"
            },
            "PDMA_CH9SADR": {
              "offset": "0xDC",
              "size": 32,
              "description": "PDMA_CH9SADR"
            },
            "PDMA_CH9DADR": {
              "offset": "0xE0",
              "size": 32,
              "description": "PDMA_CH9DADR"
            },
            "PDMA_CH9CADR": {
              "offset": "0xE4",
              "size": 32,
              "description": "PDMA_CH9CADR"
            },
            "PDMA_CH9TSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "PDMA_CH9TSR"
            },
            "PDMA_CH9CTSR": {
              "offset": "0xEC",
              "size": 32,
              "description": "PDMA_CH9CTSR"
            },
            "PDMA_CH10CR": {
              "offset": "0xF0",
              "size": 32,
              "description": "PDMA_CH10CR"
            },
            "PDMA_CH10SADR": {
              "offset": "0xF4",
              "size": 32,
              "description": "PDMA_CH10SADR"
            },
            "PDMA_CH10DADR": {
              "offset": "0xF8",
              "size": 32,
              "description": "PDMA_CH10DADR"
            },
            "PDMA_CH10CADR": {
              "offset": "0xFC",
              "size": 32,
              "description": "PDMA_CH10CADR"
            },
            "PDMA_CH10TSR": {
              "offset": "0x100",
              "size": 32,
              "description": "PDMA_CH10TSR"
            },
            "PDMA_CH10CTSR": {
              "offset": "0x104",
              "size": 32,
              "description": "PDMA_CH10CTSR"
            },
            "PDMA_CH11CR": {
              "offset": "0x108",
              "size": 32,
              "description": "PDMA_CH11CR"
            },
            "PDMA_CH11SADR": {
              "offset": "0x10C",
              "size": 32,
              "description": "PDMA_CH11SADR"
            },
            "PDMA_CH11DADR": {
              "offset": "0x110",
              "size": 32,
              "description": "PDMA_CH11DADR"
            },
            "PDMA_CH11CADR": {
              "offset": "0x114",
              "size": 32,
              "description": "PDMA_CH11CADR"
            },
            "PDMA_CH11TSR": {
              "offset": "0x118",
              "size": 32,
              "description": "PDMA_CH11TSR"
            },
            "PDMA_CH11CTSR": {
              "offset": "0x11C",
              "size": 32,
              "description": "PDMA_CH11CTSR"
            },
            "PDMA_ISR0": {
              "offset": "0x120",
              "size": 32,
              "description": "PDMA_ISR0"
            },
            "PDMA_ISR1": {
              "offset": "0x124",
              "size": 32,
              "description": "PDMA_ISR1"
            },
            "PDMA_ISCR0": {
              "offset": "0x128",
              "size": 32,
              "description": "PDMA_ISCR0"
            },
            "PDMA_ISCR1": {
              "offset": "0x12C",
              "size": 32,
              "description": "PDMA_ISCR1"
            },
            "PDMA_IER0": {
              "offset": "0x130",
              "size": 32,
              "description": "PDMA_IER0"
            },
            "PDMA_IER1": {
              "offset": "0x134",
              "size": 32,
              "description": "PDMA_IER1"
            }
          }
        }
      },
      "interrupts": {
        "count": 99,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 31,
            "name": "SysTick_IRQHandler"
          },
          {
            "number": 32,
            "name": "CKCU_IRQHandler"
          },
          {
            "number": 35,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 40,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 41,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 42,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 43,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 44,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 45,
            "name": "EXTI5_IRQHandler"
          },
          {
            "number": 46,
            "name": "EXTI6_IRQHandler"
          },
          {
            "number": 47,
            "name": "EXTI7_IRQHandler"
          },
          {
            "number": 48,
            "name": "EXTI8_IRQHandler"
          },
          {
            "number": 49,
            "name": "EXTI9_IRQHandler"
          },
          {
            "number": 50,
            "name": "EXTI10_IRQHandler"
          },
          {
            "number": 51,
            "name": "EXTI11_IRQHandler"
          },
          {
            "number": 52,
            "name": "EXTI12_IRQHandler"
          },
          {
            "number": 53,
            "name": "EXTI13_IRQHandler"
          },
          {
            "number": 54,
            "name": "EXTI14_IRQHandler"
          },
          {
            "number": 55,
            "name": "EXTI15_IRQHandler"
          },
          {
            "number": 56,
            "name": "OPA_CMP_IRQHandler"
          },
          {
            "number": 57,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 59,
            "name": "MCTM_BRK_IRQHandler"
          },
          {
            "number": 60,
            "name": "MCTM_UP_IRQHandler"
          },
          {
            "number": 61,
            "name": "MCTM_TR_UP2_IRQHandler"
          },
          {
            "number": 62,
            "name": "MCTM_CC_IRQHandler"
          },
          {
            "number": 67,
            "name": "GPTM0_IRQHandler"
          },
          {
            "number": 68,
            "name": "GPTM1_IRQHandler"
          },
          {
            "number": 73,
            "name": "BFTM0_IRQHandler"
          },
          {
            "number": 74,
            "name": "BFTN1_IRQHandler"
          },
          {
            "number": 75,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 76,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 77,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 78,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 79,
            "name": "USART0_IRQHandler"
          },
          {
            "number": 80,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 83,
            "name": "SCI_IRQHandler"
          },
          {
            "number": 85,
            "name": "USB_IRQHandler"
          },
          {
            "number": 87,
            "name": "PDMA_CH0_IRQHandler"
          },
          {
            "number": 88,
            "name": "PDMA_CH1_IRQHandler"
          },
          {
            "number": 89,
            "name": "PDMA_CH2_IRQHandler"
          },
          {
            "number": 90,
            "name": "PDMA_CH3_IRQHandler"
          },
          {
            "number": 91,
            "name": "PDMA_CH4_IRQHandler"
          },
          {
            "number": 92,
            "name": "PDMA_CH5_IRQHandler"
          },
          {
            "number": 93,
            "name": "PDMA_CH6_IRQHandler"
          },
          {
            "number": 94,
            "name": "PDMA_CH7_IRQHandler"
          },
          {
            "number": 95,
            "name": "PDMA_CH8_IRQHandler"
          },
          {
            "number": 96,
            "name": "PDMA_CH9_IRQHandler"
          },
          {
            "number": 97,
            "name": "PDMA_CH10_IRQHandler"
          },
          {
            "number": 98,
            "name": "PDMA_CH11_IRQHandler"
          }
        ]
      }
    }
  }
}