\doxysection{LESENSE\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_l_e_s_e_n_s_e___type_def}{}\label{struct_l_e_s_e_n_s_e___type_def}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a32ae24615a2a3428414d3d2f31dd263e}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a4cf2f52d9170f4a535a98541aef928c3}{TIMCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_af0531c1904e58636608a4f7cb3d85ef4}{PERCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_af594a94017eab78771ebf51bbd6beaa1}{DECCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a2cff39a7b77afbe4f87d1df2408adb14}{BIASCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a11280fade04d3a4f9a89c3637361298b}{CMD}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a30119292ef7e6fc96609afde852a4f84}{CHEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a502bad32dff2f4ca8f8c0877cd08a2a4}{SCANRES}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_adea7cab7c8e580cb6b46af805ff8fe8e}{STATUS}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a14963fcd09e3fb248764f880003470ee}{PTR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a151a403bb1cc804364aef3d6af51451d}{BUFDATA}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a59aceba1df430959479d0b078363d4d4}{CURCH}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a616861977f5f9b840c9096cd1c5b0842}{DECSTATE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_ada3752b7f03283a540e6c05ba44f4a99}{SENSORSTATE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a7cf671ad5a886af450af64a61c65eb2d}{IDLECONF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a618da5c0b659ebdc68e74f001c6fecf4}{ALTEXCONF}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_aaa1bbcf600184965ade588407481894e}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a6cc78d4693c6004f427bfcb919d92caa}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_addbbf69ce787e7c110983f00e0fa06f5}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_af7a5584ac53fe326694edc0af6da1dcb}{IEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_ad5c463f6fcfcae729ea578fa1477d3a1}{SYNCBUSY}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_ad0ee096b5e528c4427f0197c0c06d08e}{ROUTE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a257c7dab9c78de6f38ea3da45fd93c7f}{POWERDOWN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a253953c385840635e7f654d0c40f84a8}{RESERVED0}} \mbox{[}105U\mbox{]}
\item 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___s_t___type_def}{LESENSE\+\_\+\+ST\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a3b3babdc3eac280cbfaeac51114e21fa}{ST}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___b_u_f___type_def}{LESENSE\+\_\+\+BUF\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a6fb7ed5650ac9d51e72c5ff3446d8102}{BUF}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___c_h___type_def}{LESENSE\+\_\+\+CH\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def_a8864ec1dc319785a49213a033b673dd9}{CH}} \mbox{[}16U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_l_e_s_e_n_s_e___type_def_a618da5c0b659ebdc68e74f001c6fecf4}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!ALTEXCONF@{ALTEXCONF}}
\index{ALTEXCONF@{ALTEXCONF}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALTEXCONF}{ALTEXCONF}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a618da5c0b659ebdc68e74f001c6fecf4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+ALTEXCONF}

Alternative excite pin configuration ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a2cff39a7b77afbe4f87d1df2408adb14}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!BIASCTRL@{BIASCTRL}}
\index{BIASCTRL@{BIASCTRL}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BIASCTRL}{BIASCTRL}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a2cff39a7b77afbe4f87d1df2408adb14} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+BIASCTRL}

Bias Control Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a6fb7ed5650ac9d51e72c5ff3446d8102}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!BUF@{BUF}}
\index{BUF@{BUF}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUF}{BUF}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a6fb7ed5650ac9d51e72c5ff3446d8102} 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___b_u_f___type_def}{LESENSE\+\_\+\+BUF\+\_\+\+Type\+Def}} LESENSE\+\_\+\+Type\+Def\+::\+BUF\mbox{[}16U\mbox{]}}

Scanresult \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a151a403bb1cc804364aef3d6af51451d}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!BUFDATA@{BUFDATA}}
\index{BUFDATA@{BUFDATA}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUFDATA}{BUFDATA}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a151a403bb1cc804364aef3d6af51451d} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+BUFDATA}

Result buffer data register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a8864ec1dc319785a49213a033b673dd9}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!CH@{CH}}
\index{CH@{CH}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH}{CH}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a8864ec1dc319785a49213a033b673dd9} 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___c_h___type_def}{LESENSE\+\_\+\+CH\+\_\+\+Type\+Def}} LESENSE\+\_\+\+Type\+Def\+::\+CH\mbox{[}16U\mbox{]}}

Scanconfig \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a30119292ef7e6fc96609afde852a4f84}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!CHEN@{CHEN}}
\index{CHEN@{CHEN}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHEN}{CHEN}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a30119292ef7e6fc96609afde852a4f84} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+CHEN}

Channel enable Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a11280fade04d3a4f9a89c3637361298b}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a11280fade04d3a4f9a89c3637361298b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+CMD}

Command Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a32ae24615a2a3428414d3d2f31dd263e}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a32ae24615a2a3428414d3d2f31dd263e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+CTRL}

Control Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a59aceba1df430959479d0b078363d4d4}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!CURCH@{CURCH}}
\index{CURCH@{CURCH}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CURCH}{CURCH}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a59aceba1df430959479d0b078363d4d4} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+CURCH}

Current channel index ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_af594a94017eab78771ebf51bbd6beaa1}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!DECCTRL@{DECCTRL}}
\index{DECCTRL@{DECCTRL}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DECCTRL}{DECCTRL}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_af594a94017eab78771ebf51bbd6beaa1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+DECCTRL}

Decoder control Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a616861977f5f9b840c9096cd1c5b0842}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!DECSTATE@{DECSTATE}}
\index{DECSTATE@{DECSTATE}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DECSTATE}{DECSTATE}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a616861977f5f9b840c9096cd1c5b0842} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+DECSTATE}

Current decoder state ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a7cf671ad5a886af450af64a61c65eb2d}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!IDLECONF@{IDLECONF}}
\index{IDLECONF@{IDLECONF}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDLECONF}{IDLECONF}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a7cf671ad5a886af450af64a61c65eb2d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+IDLECONF}

GPIO Idle phase configuration ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_af7a5584ac53fe326694edc0af6da1dcb}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_af7a5584ac53fe326694edc0af6da1dcb} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_aaa1bbcf600184965ade588407481894e}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!IF@{IF}}
\index{IF@{IF}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_aaa1bbcf600184965ade588407481894e} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a6cc78d4693c6004f427bfcb919d92caa}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a6cc78d4693c6004f427bfcb919d92caa} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_addbbf69ce787e7c110983f00e0fa06f5}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_addbbf69ce787e7c110983f00e0fa06f5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_af0531c1904e58636608a4f7cb3d85ef4}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!PERCTRL@{PERCTRL}}
\index{PERCTRL@{PERCTRL}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PERCTRL}{PERCTRL}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_af0531c1904e58636608a4f7cb3d85ef4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+PERCTRL}

Peripheral Control Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a257c7dab9c78de6f38ea3da45fd93c7f}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!POWERDOWN@{POWERDOWN}}
\index{POWERDOWN@{POWERDOWN}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POWERDOWN}{POWERDOWN}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a257c7dab9c78de6f38ea3da45fd93c7f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+POWERDOWN}

LESENSE RAM power-\/down register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a14963fcd09e3fb248764f880003470ee}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!PTR@{PTR}}
\index{PTR@{PTR}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PTR}{PTR}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a14963fcd09e3fb248764f880003470ee} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+PTR}

Result buffer pointers ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a253953c385840635e7f654d0c40f84a8}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a253953c385840635e7f654d0c40f84a8} 
uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}105U\mbox{]}}

Reserved registers \Hypertarget{struct_l_e_s_e_n_s_e___type_def_ad0ee096b5e528c4427f0197c0c06d08e}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_ad0ee096b5e528c4427f0197c0c06d08e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a502bad32dff2f4ca8f8c0877cd08a2a4}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!SCANRES@{SCANRES}}
\index{SCANRES@{SCANRES}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCANRES}{SCANRES}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a502bad32dff2f4ca8f8c0877cd08a2a4} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+SCANRES}

Scan result register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_ada3752b7f03283a540e6c05ba44f4a99}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!SENSORSTATE@{SENSORSTATE}}
\index{SENSORSTATE@{SENSORSTATE}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SENSORSTATE}{SENSORSTATE}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_ada3752b7f03283a540e6c05ba44f4a99} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+SENSORSTATE}

Decoder input register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a3b3babdc3eac280cbfaeac51114e21fa}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!ST@{ST}}
\index{ST@{ST}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ST}{ST}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a3b3babdc3eac280cbfaeac51114e21fa} 
\mbox{\hyperlink{struct_l_e_s_e_n_s_e___s_t___type_def}{LESENSE\+\_\+\+ST\+\_\+\+Type\+Def}} LESENSE\+\_\+\+Type\+Def\+::\+ST\mbox{[}16U\mbox{]}}

Decoding states \Hypertarget{struct_l_e_s_e_n_s_e___type_def_adea7cab7c8e580cb6b46af805ff8fe8e}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_adea7cab7c8e580cb6b46af805ff8fe8e} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+STATUS}

Status Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_ad5c463f6fcfcae729ea578fa1477d3a1}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!SYNCBUSY@{SYNCBUSY}}
\index{SYNCBUSY@{SYNCBUSY}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SYNCBUSY}{SYNCBUSY}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_ad5c463f6fcfcae729ea578fa1477d3a1} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+SYNCBUSY}

Synchronization Busy Register ~\newline
 \Hypertarget{struct_l_e_s_e_n_s_e___type_def_a4cf2f52d9170f4a535a98541aef928c3}\index{LESENSE\_TypeDef@{LESENSE\_TypeDef}!TIMCTRL@{TIMCTRL}}
\index{TIMCTRL@{TIMCTRL}!LESENSE\_TypeDef@{LESENSE\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMCTRL}{TIMCTRL}}
{\footnotesize\ttfamily \label{struct_l_e_s_e_n_s_e___type_def_a4cf2f52d9170f4a535a98541aef928c3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LESENSE\+\_\+\+Type\+Def\+::\+TIMCTRL}

Timing Control Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lesense_8h}{efm32gg\+\_\+lesense.\+h}}\end{DoxyCompactItemize}
