evergreen_dram_bandwidth	,	F_29
sumo_get_temp	,	F_11
priority_b_cnt	,	V_149
GRBM_STATUS_SE1	,	V_518
GRBM_STATUS_SE0	,	V_517
PRIORITY_ALWAYS_ON	,	V_161
PIPE_INTERLEAVE_SIZE	,	F_108
"evergreen_irq_set: hpd 3\n"	,	L_27
crtc_vblank_int	,	V_564
EVERGREEN_MAX_BACKENDS	,	V_332
SOFT_RESET_DB	,	V_524
backend_map	,	V_324
dfixed_div	,	F_31
KERN_WARNING	,	V_178
IH_RB_WPTR	,	V_615
other_heads_data_return_time	,	V_128
"radeon: failed initializing IB pool (%d).\n"	,	L_67
VOLTAGE_SW	,	V_44
ring_obj	,	V_651
FUS_MC_VM_MD_L1_TLB2_CNTL	,	V_198
radeon_fence	,	V_645
SQ_THREAD_RESOURCE_MGMT	,	V_455
ENABLE_L2_FRAGMENT_PROCESSING	,	V_187
DC_HPD2_INT_STATUS	,	V_63
max_pipes	,	V_375
sq_gpr_resource_mgmt_3	,	V_364
dram_channels	,	V_104
sq_gpr_resource_mgmt_2	,	V_363
sq_gpr_resource_mgmt_1	,	V_362
CP_RB_RPTR_ADDR_HI	,	V_312
crtc_base	,	V_5
PA_SC_LINE_STIPPLE_STATE	,	V_468
r600_ih_ring_init	,	F_227
ASIC_T_SHIFT	,	V_31
TC_ONLY	,	V_462
CB_PERF_CTR2_SEL_0	,	V_475
IRQ_NONE	,	V_625
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_662
RADEON_HPD_6	,	V_70
CB_PERF_CTR2_SEL_1	,	V_476
RADEON_HPD_5	,	V_68
shader_obj	,	V_641
RADEON_HPD_4	,	V_66
RADEON_HPD_3	,	V_64
"failed blitter (%d) falling back to memcpy\n"	,	L_58
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_292
sx_max_export_size	,	V_384
SYNC_WALKER	,	V_436
ASIC_IS_AVIVO	,	F_215
RADEON_WB_SCRATCH_OFFSET	,	V_314
"disabling GPU acceleration\n"	,	L_66
RREG32	,	F_6
other_mode	,	V_94
evergreen_hpd_sense	,	F_18
num_tile_pipes	,	V_321
evergreen_disable_interrupt_state	,	F_171
evergreen_get_tile_pipe_to_backend_map	,	F_100
NUM_VS_THREADS	,	F_143
drm_crtc	,	V_52
PACKET3_MODE_CONTROL	,	V_264
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_194
MULTI_GPU_TILE_SIZE	,	F_113
DC_HPDx_CONNECTION_TIMER	,	F_21
PAGE_TABLE_DEPTH	,	F_65
a	,	V_106
b	,	V_134
c	,	V_135
dram_efficiency	,	V_102
CP_INT_CNTL	,	V_531
radeon_voltage	,	V_41
real_vram_size	,	V_508
irq	,	V_85
i	,	V_170
j	,	V_245
req_ps_idx	,	V_33
"IH: D5 vblank\n"	,	L_43
r	,	V_179
VM_CONTEXT0_REQUEST_RESPONSE	,	V_175
DACA_AUTODETECT_INT_CONTROL	,	V_537
"force priority to high\n"	,	L_4
radeon_atom_set_voltage	,	F_13
"evergreen_irq_set: vblank 2\n"	,	L_21
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_236
CHIP_BARTS	,	V_343
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_231
GRBM_SOFT_RESET	,	V_295
IH_WPTR_OVERFLOW_CLEAR	,	V_619
ni_mc_load_microcode	,	F_191
SCRATCH_UMSK	,	V_315
evergreen_get_vblank_counter	,	F_170
RB_INT_ENABLE	,	V_562
grbm_reset	,	V_520
CB_COLOR2_BASE	,	V_481
ASIC_IS_DCE5	,	F_27
radeon_irq_kms_pflip_irq_get	,	F_2
evergreen	,	V_285
efuse_straps_3	,	V_405
efuse_straps_4	,	V_404
evergreen_gpu_soft_reset	,	F_167
NUM_LS_THREADS	,	F_147
spin_unlock_irqrestore	,	F_182
PA_SC_FIFO_SIZE	,	V_442
RADEON_HPD_2	,	V_62
RADEON_HPD_1	,	V_59
CP_PFP_HALT	,	V_522
EVERGREEN_PFP_UCODE_SIZE	,	V_276
"evergreen_irq_set: hpd 1\n"	,	L_25
GS_PRIO	,	F_133
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_246
is_atom_bios	,	V_649
line_time	,	V_117
"Wait for MC idle timedout !\n"	,	L_7
NUM_PIPES	,	F_107
mc_latency	,	V_123
GUI_ACTIVE	,	V_519
le32_to_cpu	,	F_179
DC_HPD2_INT_CONTROL	,	V_74
atom_asic_init	,	F_201
d5grph_int	,	V_587
DC_HPD6_INT_CONTROL	,	V_78
gtt_end	,	V_210
"IH: D1 vblank\n"	,	L_34
DC_HPD4_INT_CONTROL	,	V_76
MC_ARB_RAMCFG	,	V_399
lb_size	,	V_139
CHIP_CAICOS	,	V_340
WREG32_PCIE_P	,	F_243
vddci	,	V_47
atom_context	,	V_639
VGT_CACHE_INVALIDATION	,	V_465
DRM_DEBUG	,	F_9
family	,	V_21
evergreen_dram_bandwidth_for_display	,	F_34
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_216
FUS_MC_VM_MD_L1_TLB1_CNTL	,	V_197
VM_L2_CNTL	,	V_185
pfp_fw	,	V_270
cur_pipe	,	V_327
num_backends	,	V_322
RLC_GFX_INDEX	,	V_422
d2grph_int	,	V_584
CP_MEQ_THRESHOLDS	,	V_432
tmp	,	V_9
latency_tolerant_lines	,	V_140
evergreen_mc_save	,	V_221
DMIF_ADDR_CONFIG	,	V_415
CP_RB_WPTR	,	V_308
ENABLE_L1_FRAGMENT_PROCESSING	,	V_192
bytes_per_pixel	,	V_121
CP_ME_CNTL	,	V_287
ddev	,	V_51
VGA_MEMORY_DISABLE	,	V_247
evergreen_asic_reset	,	F_169
radeon_bo_kunmap	,	F_69
EVERGREEN_D4VGA_CONTROL	,	V_234
RB_RPTR_SWAP	,	F_98
DC_HPD3_INTERRUPT	,	V_610
IRQ_HANDLED	,	V_634
active_time	,	V_119
NUM_HS_GPRS	,	F_140
connector	,	V_81
EVERGREEN_CRTC_UPDATE_LOCK	,	V_241
evergreen_dmif_request_bandwidth	,	F_36
current_vddc	,	V_45
DRM_INFO	,	F_45
requested_power_state_index	,	V_35
"evergreen_irq_set: vblank 4\n"	,	L_23
vsc	,	V_122
save	,	V_222
GB_BACKEND_MAP	,	V_413
src_width	,	V_118
VBLANK_STATUS	,	V_592
NUM_GPUS	,	F_112
drm_handle_vblank	,	F_183
current_sclk	,	V_154
CP_PFP_UCODE_DATA	,	V_277
evergreen_kms_blit_copy	,	F_210
ENABLE_L1_TLB	,	V_191
DC_HPD2_CONTROL	,	V_86
last_backend_enabled	,	V_344
sw_int	,	V_561
DC_HPD5_INT_STATUS	,	V_69
evergreen_wm_params	,	V_100
"odd number of pipes!\n"	,	L_9
evergreen_blit_fini	,	F_194
SOFT_RESET_PA	,	V_297
ROQ_IB1_START	,	F_116
CB_PERF_CTR1_SEL_0	,	V_473
DC_HPD6_INT_STATUS	,	V_71
CB_PERF_CTR1_SEL_1	,	V_474
CHANSIZE_MASK	,	V_502
r600_init_microcode	,	F_192
"IH: HPD1\n"	,	L_47
CHANSIZE_OVERRIDE	,	V_501
HDP_NONSURFACE_INFO	,	V_256
mode	,	V_93
sq_config	,	V_360
PS_PRIO	,	F_131
evergreen_suspend	,	F_203
cp_int_cntl	,	V_539
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_252
vram_is_ddr	,	V_500
TOFFSET_SHIFT	,	V_25
"IH: D2 vline\n"	,	L_38
LB_D6_VBLANK_INTERRUPT	,	V_605
SOFT_RESET_SPI	,	V_526
crtc_htotal	,	V_152
EVERGREEN_GRPH_SURFACE_UPDATE_PENDING	,	V_17
TS0_ADC_DOUT_MASK	,	V_27
EVERGREEN_D5VGA_CONTROL	,	V_237
CP_RB_RPTR_WR	,	V_307
CB_COLOR3_BASE	,	V_482
ASIC_T_MASK	,	V_30
gb_backend_map	,	V_356
PIPE0_ARBITRATION_CONTROL3	,	V_164
smx_dc_ctl0	,	V_359
list_for_each_entry	,	F_15
lb_partitions	,	V_138
BUF_SWAP_32BIT	,	V_272
SC_PRIM_FIFO_SIZE	,	F_123
evergreen_data_return_bandwidth	,	F_35
SOFT_RESET_SH	,	V_298
NUM_HS_STACK_ENTRIES	,	F_152
accel_working	,	V_652
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_94
latency	,	V_130
evergreen_blit_init	,	F_193
NUM_SHADER_ENGINES	,	F_110
IH_RB_CNTL	,	V_618
SOFT_RESET_SC	,	V_525
max_threads	,	V_380
visible_vram_size	,	V_509
GC_USER_RB_BACKEND_DISABLE	,	V_425
LB_D3_VBLANK_INTERRUPT	,	V_599
DC_HPD1_INT_CONTROL	,	V_72
radeon_crtc_handle_flip	,	F_185
mc_shared_chmap	,	V_354
"Setting: vddc: %d\n"	,	L_2
DC_HPD5_INT_CONTROL	,	V_77
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_46
EVERGREEN_MAX_BACKENDS_MASK	,	V_397
evergreen_pm_finish	,	F_17
radeon_hpd_id	,	V_56
RESPONSE_TYPE_SHIFT	,	V_177
radeon_ib	,	V_262
SOFT_RESET_TA	,	V_528
CP_PERFMON_CNTL	,	V_446
SOFT_RESET_TC	,	V_527
sc_earlyz_tile_fifo_size	,	V_390
r600_irq_fini	,	F_230
disp_int_cont5	,	V_580
SOFT_RESET_SX	,	V_300
disp_int_cont3	,	V_576
disp_int_cont4	,	V_578
disp_int_cont2	,	V_574
evergreen_average_bandwidth_vs_dram_bandwidth_for_display	,	F_41
"radeon: cp failed to lock ring (%d).\n"	,	L_8
evergreen_cp_start	,	F_91
EVERGREEN_MAX_PIPES_MASK	,	V_395
ring	,	V_628
return_efficiency	,	V_109
radeon_agp_init	,	F_222
stat_regs	,	V_569
POSITION_BUFFER_SIZE	,	F_121
rmx_type	,	V_158
r700_cp_stop	,	F_87
PACKET3	,	F_84
PA_SU_LINE_STIPPLE_VALUE	,	V_467
CB_COLOR8_BASE	,	V_487
CB_PERF_CTR3_SEL_0	,	V_477
CB_PERF_CTR3_SEL_1	,	V_478
radeon_asic_reset	,	F_200
tcp_chan_steer_hi	,	V_346
TOFFSET_MASK	,	V_24
evergreen_post_page_flip	,	F_3
RADEON_GPU_PAGE_SIZE	,	V_303
RADEON_WB_CP_RPTR_OFFSET	,	V_311
EXPORT_SRC_C	,	V_450
radeon_update_bandwidth_info	,	F_163
yclk	,	V_103
CG_THERMAL_CTRL	,	V_23
link_width_cntl	,	V_653
worst_chunk_return_time	,	V_125
mc_fw	,	V_636
SC_HIZ_TILE_FIFO_SIZE	,	F_124
VM_CONTEXT0_CNTL	,	V_213
radeon_wb_disable	,	F_204
NOOFCOLS_MASK	,	V_402
EFFECTIVE_L1_QUEUE_SIZE	,	F_64
ASIC_IS_X2	,	F_241
RB_BUFSZ	,	F_89
"IH: HPD3\n"	,	L_49
IH_RB_RPTR	,	V_633
SQ_LDS_RESOURCE_MGMT	,	V_451
VBLANK_ACK	,	V_593
current_vddci	,	V_48
sx_max_export_pos_size	,	V_385
dst_offset	,	V_643
mutex_unlock	,	F_209
"[drm] r600 flush TLB failed\n"	,	L_5
radeon_pcie_gen2	,	V_655
d3grph_int	,	V_585
radeon_surface_init	,	F_219
sq_thread_resource_mgmt	,	V_365
be32_to_cpup	,	F_90
HDP_NONSURFACE_BASE	,	V_255
NUMBER_OF_SETS	,	F_119
r100_gpu_lockup_update	,	F_165
bandwidth	,	V_105
evergreen_irq_ack	,	F_174
sq_num_cf_insts	,	V_387
NOOFCOLS_SHIFT	,	V_403
fw_data	,	V_268
r600_pcie_gart_init	,	F_228
mutex_lock	,	F_206
grbm_gfx_index	,	V_357
SMX_DC_CTL0	,	V_440
radeon_bo_init	,	F_224
DC_HPD3_INT_STATUS	,	V_65
priority_b_mark	,	V_146
sq_lds_resource_mgmt	,	V_361
mdelay	,	F_78
ES_PRIO	,	F_134
CB_COLOR1_BASE	,	V_480
RCU_IND_DATA	,	V_408
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_13
blank_time	,	V_120
r600_irq_init	,	F_196
swizzle_pipe	,	V_328
EFFECTIVE_L1_TLB_SIZE	,	F_63
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_250
WARN	,	F_172
BURSTLENGTH_MASK	,	V_400
CB_COLOR0_BASE	,	V_479
radeon_bo_unpin	,	F_70
DC_HPDx_SENSE	,	V_61
GB_ADDR_CONFIG	,	V_414
CHIP_HEMLOCK	,	V_342
ES_AND_GS_AUTO	,	V_464
evergreen_fini	,	F_233
PCIE_LC_SPEED_CNTL	,	V_657
full	,	V_107
WREG32	,	F_7
gpu_addr	,	V_266
TA_CNTL_AUX	,	V_433
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_32
evergreen_pcie_gart_disable	,	F_66
LB_D4_VBLANK_INTERRUPT	,	V_601
clock_info	,	V_43
VM_L2_CNTL2	,	V_189
VM_L2_CNTL3	,	V_190
FUS_MC_ARB_RAMCFG	,	V_398
VGT_NUM_INSTANCES	,	V_443
sq_thread_resource_mgmt_2	,	V_366
RADEON_IS_IGP	,	V_195
CG_TS0_STATUS	,	V_26
evergreen_blit_done_copy	,	F_211
LB_D1_VLINE_INTERRUPT	,	V_594
MC_VM_AGP_TOP	,	V_258
NUM_PS_THREADS	,	F_142
FUS_MC_VM_MD_L1_TLB0_CNTL	,	V_196
"evergreen_irq_set: hpd 6\n"	,	L_30
HDP_FLUSH_INVALIDATE_CACHE	,	V_494
__BIG_ENDIAN	,	F_85
FORCE_EOV_MAX_CLK_CNT	,	F_154
me_fw	,	V_269
GRBM_STATUS	,	V_516
CB_COLOR7_BASE	,	V_486
evergreen_pcie_gen2_enable	,	F_189
DC_HPD4_INTERRUPT	,	V_611
MC_FUS_VM_FB_OFFSET	,	V_253
dummy_page	,	V_217
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_17
CACHE_FIFO_SIZE	,	F_127
DRM_MODE_FLAG_INTERLACE	,	V_157
uint64_t	,	T_7
"IH: HPD5\n"	,	L_51
CGTS_USER_SYS_TCC_DISABLE	,	V_429
CHIP_SUMO2	,	V_338
"GPU not posted. posting now...\n"	,	L_65
DACB_AUTODETECT_INT_CONTROL	,	V_538
current_mclk	,	V_153
drm_device	,	V_50
CLIP_VTX_REORDER_ENA	,	V_497
PRIORITY_B_CNT	,	V_167
DC_HPD5_CONTROL	,	V_89
FETCH_FIFO_HIWATER	,	F_128
PACKET3_PREAMBLE_CNTL	,	V_289
"Failed to load MC firmware!\n"	,	L_57
numchan	,	V_499
wptr	,	V_320
mc_arb_ramcfg	,	V_355
NUM_GS_THREADS	,	F_144
VGT_GS_VERTEX_REUSE	,	V_466
SHADER_ENGINE_TILE_SIZE	,	F_111
disp_int	,	V_570
DC_LB_MEMORY_SPLIT	,	V_96
crtc	,	V_3
evergreen_get_number_of_dram_channels	,	F_28
PRIORITY_OFF	,	V_148
ps_thread_count	,	V_373
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_174
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_239
evergreen_program_channel_remap	,	F_101
requested_clock_mode_index	,	V_37
flags	,	V_156
LB_D2_VLINE_INTERRUPT	,	V_598
enabled	,	V_53
ptr_mask	,	V_617
D1VGA_CONTROL	,	V_224
num_crtc	,	V_171
DC_HPD5_INTERRUPT	,	V_612
"IH: D6 vline\n"	,	L_46
rb_bufsz	,	V_294
VGA_HDP_CONTROL	,	V_229
NUM_CLIP_SEQ	,	F_158
evergreen_page_flip	,	F_5
evergreen_irq_process	,	F_180
restart_ih	,	V_627
CP_SEM_WAIT_TIMER	,	V_304
GRBM_GFX_INDEX	,	V_421
CG_MULT_THERMAL_STATUS	,	V_29
disp_int_cont	,	V_572
CP_QUEUE_THRESHOLDS	,	V_431
r600_ring_init	,	F_226
MC_VM_MB_L1_TLB1_CNTL	,	V_203
lockup	,	V_515
backend_disable_mask	,	V_323
GRPH_PFLIP_INT_CLEAR	,	V_590
"IH: GUI idle\n"	,	L_55
priority_a_cnt	,	V_147
tcp_chan_steer_lo	,	V_345
radeon_power_state	,	V_38
SE_BROADCAST_WRITES	,	V_426
latency_hiding	,	V_141
DISP_INTERRUPT_STATUS	,	V_571
PRIORITY_A_CNT	,	V_166
NUM_ES_STACK_ENTRIES	,	F_151
radeon_ring_write	,	F_83
SPI_CONFIG_CNTL_1	,	V_445
r700_vram_gtt_location	,	F_162
CRTC_STATUS_FRAME_COUNT	,	V_530
"evergreen_irq_set: hpd 4\n"	,	L_28
evergreen_get_temp	,	F_10
max_tile_pipes	,	V_376
grbm_int_cntl	,	V_552
CHIP_REDWOOD	,	V_335
DC_HPD6_INTERRUPT	,	V_613
radeon_get_clock_info	,	F_220
gb_addr_config	,	V_353
EVERGREEN_VGA_MEMORY_BASE_ADDRESS	,	V_244
shutdown	,	V_624
"IH: CP int: 0x%08x\n"	,	L_53
drm_connector	,	V_80
evergreen_init	,	F_212
disp_clk_request_efficiency	,	V_111
rlc_fw	,	V_635
radeon_bo_fini	,	F_238
SYNC_GRADIENT	,	V_435
grbm_status	,	V_511
GRPH_INT_STATUS	,	V_583
radeon_bo_reserve	,	F_67
addr	,	V_218
SOFT_RESET_VGT	,	V_299
idle_queue	,	V_631
radeon_agp_fini	,	F_237
SX_DEBUG_1	,	V_438
vram	,	V_182
temp	,	V_18
vga_hdp_control	,	V_228
CP_RB_CNTL	,	V_271
src_id	,	V_620
"radeon: failed testing IB (%d).\n"	,	L_62
SOFT_RESET_CP	,	V_296
SQ_GPR_RESOURCE_MGMT_1	,	V_452
SQ_GPR_RESOURCE_MGMT_2	,	V_453
SQ_GPR_RESOURCE_MGMT_3	,	V_454
NOOFCHAN_MASK	,	V_98
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_211
CB_COLOR4_BASE	,	V_483
SOFT_RESET_CB	,	V_523
"GPU reset failed !\n"	,	L_60
lb_fill_bw	,	V_132
vram_end	,	V_251
num_pages	,	V_644
radeon_card_posted	,	F_217
upper_32_bits	,	F_8
CB_COLOR6_BASE	,	V_485
vtaps	,	V_136
dev	,	V_79
radeon_gart_table_vram_free	,	F_73
SPI_CONFIG_CNTL	,	V_444
NUM_HS_THREADS	,	F_146
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_206
MC_VM_MD_L1_TLB2_CNTL	,	V_201
"bad backend map, using default\n"	,	L_10
latency_watermark_b	,	V_144
latency_watermark_a	,	V_143
"evergreen_irq_set: vblank 1\n"	,	L_20
r700_cp_fini	,	F_229
BANK_SELECT	,	F_61
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_215
CGTS_SYS_TCC_DISABLE	,	V_427
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_460
crtc_offset	,	V_11
evergreen_latency_watermark	,	F_40
EFFECTIVE_L2_QUEUE_SIZE	,	F_60
"IH: D3 vblank\n"	,	L_39
LB_D3_VLINE_INTERRUPT	,	V_600
LB_D6_VLINE_INTERRUPT	,	V_606
GRPH_INT_CONTROL	,	V_536
MC_VM_FB_LOCATION	,	V_254
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_15
bios	,	V_650
EVERGREEN_D6VGA_CONTROL	,	V_238
evergreen_hpd_init	,	F_20
FORCE_EOV_MAX_REZ_CNT	,	F_155
CACHE_INVALIDATION	,	F_156
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_193
mc_vram_size	,	V_506
hpd	,	V_57
DC_HPD6_CONTROL	,	V_90
ROW_SIZE	,	F_114
EVERGREEN_CRTC_CONTROL	,	V_54
cp	,	V_301
vgt_cache_invalidation	,	V_370
"evergreen_irq_set: hpd 2\n"	,	L_26
radeon_irq_kms_pflip_irq_put	,	F_4
SQ_ALU_CONST_BUFFER_SIZE_HS_0	,	V_492
evergreen_gpu_is_lockup	,	F_164
pci_resource_len	,	F_161
NUM_GS_STACK_ENTRIES	,	F_150
LB_D5_VBLANK_INTERRUPT	,	V_603
ENABLE_NEW_SMX_ADDRESS	,	V_439
radeon_fence_process	,	F_186
VC_AND_TC	,	V_463
config	,	V_284
CB_COLOR10_BASE	,	V_489
"Card not posted and no BIOS - ignoring\n"	,	L_64
cc_gc_shader_pipe_config	,	V_352
CACHE_UPDATE_MODE	,	F_62
VGT_OUT_DEALLOC_CNTL	,	V_470
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS	,	V_14
evergreen_startup	,	F_188
radeon_gart_table_vram_pin	,	F_58
D2VGA_CONTROL	,	V_225
evergreen_pcie_gart_fini	,	F_72
evergreen_average_bandwidth	,	F_39
radeon_gart_fini	,	F_74
CNTX_EMPTY_INT_ENABLE	,	V_533
gart	,	V_180
DC_HPD3_CONTROL	,	V_87
r100_gpu_lockup	,	V_514
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_14
radeon_connector	,	V_83
speed_cntl	,	V_654
DRM_ERROR	,	F_93
PCIE_LC_LINK_WIDTH_CNTL	,	V_660
hsc	,	V_162
CGTS_TCC_DISABLE	,	V_428
SQ_MS_FIFO_SIZES	,	V_447
crtcs	,	V_8
efuse_box_bit_127_124	,	V_409
CHIP_JUNIPER	,	V_22
evergreen_available_bandwidth	,	F_37
HDP_ADDR_CONFIG	,	V_416
CC_SYS_RB_BACKEND_DISABLE	,	V_424
MC_SHARED_CHREMAP	,	V_350
"IH: D3 vline\n"	,	L_40
LC_UPCONFIGURE_DIS	,	V_661
EVERGREEN_GRPH_UPDATE_LOCK	,	V_12
RADEON_IS_AGP	,	V_248
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_469
pipe_offset	,	V_150
mode1	,	V_169
mode0	,	V_168
"evergreen_irq_set: vblank 3\n"	,	L_22
asic	,	V_637
radeon_gem_fini	,	F_235
num_ses	,	V_374
AUTO_INVLD_EN	,	F_157
evergreen_irq_disable	,	F_175
DONE_FIFO_HIWATER	,	F_129
sx_debug_1	,	V_358
INACTIVE_SIMDS	,	F_105
SQ_CONFIG	,	V_448
CP_RB_RPTR	,	V_319
sx_num_of_sets	,	V_383
NOOFBANK_MASK	,	V_411
crtc_hdisplay	,	V_155
rptr	,	V_318
RADEON_IS_PCIE	,	V_656
CB_PERF_CTR0_SEL_1	,	V_472
CB_PERF_CTR0_SEL_0	,	V_471
max_hw_contexts	,	V_286
ib	,	V_263
lock	,	V_626
evergreen_copy_blit	,	F_205
ENABLE_L2_CACHE	,	V_186
ih	,	V_559
vb_ib	,	V_648
likely	,	F_68
DC_HPDx_INT_ACK	,	V_608
CB_COLOR5_BASE	,	V_484
r600_blit	,	V_640
vram_width	,	V_503
radeon_ib_pool_fini	,	F_234
CGTS_USER_TCC_DISABLE	,	V_430
r600_disable_interrupts	,	F_173
dram_bandwidth	,	V_113
gui_idle	,	V_567
CP_ME_HALT	,	V_521
enabled_backends_mask	,	V_325
ROQ_IB2_START	,	F_117
evergreen_default_state	,	V_291
CONFIG_MEMSIZE	,	V_507
hdp_host_path_cntl	,	V_371
evergreen_average_bandwidth_vs_available_bandwidth	,	F_42
radeon_ring_test	,	F_99
DC_HPD2_INTERRUPT	,	V_609
evergreen_gpu_init	,	F_102
max_gs_threads	,	V_381
MC_VM_AGP_BASE	,	V_260
ring_size	,	V_302
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_658
max_stack_entries	,	V_382
CP_RB_BASE	,	V_316
evergreen_irq_suspend	,	F_176
VBLANK_INT_MASK	,	V_566
PA_SC_FORCE_EOV_MAX_CNTS	,	V_461
HDP_NONSURFACE_SIZE	,	V_257
table	,	V_181
radeon_fence_driver_init	,	F_221
"Unhandled interrupt: %d %d\n"	,	L_36
crtc6	,	V_545
EVERGREEN_MAX_PIPES	,	V_329
MC_VM_MD_L1_TLB1_CNTL	,	V_200
length_dw	,	V_267
EVERGREEN_MAX_SIMDS_MASK	,	V_396
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_249
CP_ME_RAM_DATA	,	V_280
GRBM_CNTL	,	V_393
NUM_PS_STACK_ENTRIES	,	F_148
crtc1	,	V_540
crtc2	,	V_541
crtc3	,	V_542
crtc4	,	V_543
crtc5	,	V_544
evergreen_pcie_gart_tlb_flush	,	F_53
NUM_VS_STACK_ENTRIES	,	F_149
evergreen_mc_init	,	F_159
wake_up	,	F_184
CC_RB_BACKEND_DISABLE	,	V_423
toffset	,	V_19
grph1	,	V_553
grph2	,	V_554
grph3	,	V_555
pdev	,	V_391
grph4	,	V_556
grph5	,	V_557
MC_VM_MB_L1_TLB2_CNTL	,	V_204
grph6	,	V_558
mc_shared_chremap	,	V_347
u32	,	T_1
mc	,	V_207
DC_HPDx_INT_POLARITY	,	V_73
evergreen_hpd_set_polarity	,	F_19
agp_base	,	V_261
BACKEND_DISABLE	,	F_106
radeon_crtc	,	V_6
"gui idle\n"	,	L_31
data_return_bandwidth	,	V_114
evergreen_cp_resume	,	F_96
"evergreen_irq_set: vblank 5\n"	,	L_24
RMX_OFF	,	V_159
CP_PFP_UCODE_ADDR	,	V_275
CHIP_CEDAR	,	V_334
efuse_box_bit_131_124	,	V_406
crtc_control	,	V_230
SC_EARLYZ_TILE_FIFO_SIZE	,	F_125
spin_lock_irqsave	,	F_181
priority_a_mark	,	V_145
"Setting: vddci: %d\n"	,	L_3
max_src_lines_per_dst_line	,	V_131
gtt_start	,	V_208
vga_control	,	V_223
num_heads	,	V_129
d1grph_int	,	V_582
dc_latency	,	V_127
to_radeon_connector	,	F_23
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_240
cc_rb_backend_disable	,	V_351
VC_ENABLE	,	V_449
SMX_BUFFER_SIZE	,	F_122
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_235
dfixed_mul	,	F_32
INACTIVE_QD_PIPES	,	F_104
"evergreen startup failed on resume\n"	,	L_61
radeon_fence_driver_fini	,	F_236
HDP_HOST_PATH_CNTL	,	V_495
PACKET3_ME_INITIALIZE	,	V_283
CHIP_TURKS	,	V_339
bpp	,	V_116
"IH: D5 vline\n"	,	L_44
GRBM_READ_TIMEOUT	,	F_103
evergreen_pm_misc	,	F_12
dev_warn	,	F_80
DC_HPD1_INTERRUPT	,	V_607
u64	,	T_2
radeon_ib_pool_init	,	F_232
CP_ME_RAM_WADDR	,	V_278
force_no_swizzle	,	V_331
evergreen_pcie_gart_enable	,	F_56
"  GRBM_STATUS=0x%08X\n"	,	L_12
R600_WB_IH_WPTR_OFFSET	,	V_614
pm	,	V_34
disp_clk	,	V_112
fence	,	V_646
ps	,	V_39
aper_size	,	V_505
ALU_UPDATE_FIFO_HIWATER	,	F_130
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
LATENCY_LOW_WATERMARK	,	F_47
vram_start	,	V_242
SX_EXPORT_BUFFER_SIZES	,	V_441
BANK_INTERLEAVE_SIZE	,	F_109
"IH: D4 vblank\n"	,	L_41
r600_ib_test	,	F_202
MC_VM_MD_L1_TLB0_CNTL	,	V_199
src_data	,	V_621
EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE	,	V_55
srbm_status	,	V_510
evergreen_line_buffer_adjust	,	F_26
DC_HPD1_INT_STATUS	,	V_60
SOFT_RESET_VC	,	V_529
TS0_ADC_DOUT_SHIFT	,	V_28
"IH: HPD2\n"	,	L_48
EVERGREEN_GRPH_UPDATE	,	V_10
rb	,	V_418
vblank_sync	,	V_629
sc_prim_fifo_size	,	V_388
num_shader_engines	,	V_372
uint8_t	,	V_333
DC_HPD1_CONTROL	,	V_84
CP_DEBUG	,	V_317
device	,	V_392
NUM_ES_GPRS	,	F_139
ring_index	,	V_622
PACKET3_INDIRECT_BUFFER	,	V_265
__be32	,	T_4
NUM_LS_GPRS	,	F_141
"IH: D2 vblank\n"	,	L_37
BURSTLENGTH_SHIFT	,	V_401
min	,	F_38
MC_VM_AGP_BOT	,	V_259
evergreen_resume	,	F_199
rdev	,	V_2
r600_rlc_stop	,	F_177
VLINE_STATUS	,	V_595
interlaced	,	V_137
sp	,	V_419
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_49
d6grph_int	,	V_588
dmif_req_bandwidth	,	V_115
u8	,	T_6
radeon_atombios_fini	,	F_239
"IH: CP EOP\n"	,	L_54
"GPU softreset \n"	,	L_11
uint32_t	,	T_5
power_state	,	V_40
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_16
"r600_irq_process start: rptr %d, wptr %d\n"	,	L_33
connected	,	V_58
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_659
disp_priority	,	V_160
NOOFBANK_SHIFT	,	V_412
SQ_THREAD_RESOURCE_MGMT_2	,	V_456
evergreen_irq_set	,	F_24
radeon_ring_lock	,	F_92
TCP_CHAN_STEER_HI	,	V_349
SQ_ALU_CONST_BUFFER_SIZE_PS_0	,	V_491
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_496
pflip	,	V_565
NUM_ES_THREADS	,	F_145
sx_max_export_smx_size	,	V_386
radeon_ib_free	,	F_208
NUM_GS_GPRS	,	F_138
MC_SHARED_CHMAP	,	V_97
req_cm_idx	,	V_36
evergreen_mc_stop	,	F_76
hotplug_work	,	V_632
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_13
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_663
REQUEST_TYPE	,	F_54
drm_display_mode	,	V_92
MC_VM_MB_L1_TLB0_CNTL	,	V_202
evergreen_pm_prepare	,	F_14
radeon_ring_init	,	F_198
LB_D1_VBLANK_INTERRUPT	,	V_591
max_gprs	,	V_379
DC_HPDx_INT_EN	,	V_560
"  SRBM_STATUS=0x%08X\n"	,	L_15
CB_COLOR11_BASE	,	V_490
evergreen_bandwidth_update	,	F_49
mode_info	,	V_7
VS_PRIO	,	F_132
enabled_backends_count	,	V_326
GUI_IDLE_INT_ENABLE	,	V_568
evergreen_pre_page_flip	,	F_1
radeon_wb_fini	,	F_231
installed	,	V_91
CP_RB_RPTR_ADDR	,	V_309
ENABLE_CONTEXT	,	V_214
GRPH_PFLIP_INT_OCCURRED	,	V_589
queue_hotplug	,	V_623
printk	,	F_55
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_188
radeon_irq_kms_init	,	F_225
wb	,	V_310
CG_THERMAL_STATUS	,	V_32
dev_err	,	F_57
RB_NO_UPDATE	,	V_273
SE_INDEX	,	F_115
"IH: D6 vblank\n"	,	L_45
wm	,	V_101
tile_config	,	V_410
CNTX_BUSY_INT_ENABLE	,	V_532
ni_init_microcode	,	F_190
PRIORITY_MARK_MASK	,	V_163
disp_dram_allocation	,	V_108
VTX_DONE_DELAY	,	F_126
NUM_VS_GPRS	,	F_136
sq_stack_resource_mgmt_2	,	V_368
sq_stack_resource_mgmt_1	,	V_367
sq_stack_resource_mgmt_3	,	V_369
LC_GEN2_EN_STRAP	,	V_664
"IH: HPD4\n"	,	L_50
CC_GC_SHADER_PIPE_CONFIG	,	V_394
"radeon: IH init failed (%d).\n"	,	L_59
LB_D4_VLINE_INTERRUPT	,	V_602
voltage	,	V_42
NUM_CLAUSE_TEMP_GPRS	,	F_137
rv515_vga_render_disable	,	F_81
CP_RB_WPTR_DELAY	,	V_305
RB_OVERFLOW	,	V_616
base	,	V_95
evergreen_default_size	,	V_288
LATENCY_WATERMARK_MASK	,	F_46
max_simds	,	V_377
INSTANCE_BROADCAST_WRITES	,	V_417
HDP_MISC_CNTL	,	V_493
r600_scratch_init	,	F_218
dev_info	,	F_168
dfixed_trunc	,	F_33
"IH: D4 vline\n"	,	L_42
EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH	,	V_243
cp_me	,	V_282
PACKET3_CLEAR_STATE	,	V_293
radeon_wb_init	,	F_195
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_209
evergreen_cp_load_microcode	,	F_86
evergreen_get_ih_wptr	,	F_178
actual_temp	,	V_20
CHIP_CYPRESS	,	V_341
"Expecting atombios for evergreen GPU\n"	,	L_63
vga_render_control	,	V_226
evergreen_hpd_fini	,	F_25
"No VRAM object for PCIE GART.\n"	,	L_6
evergreen_blit_prepare_copy	,	F_207
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_575
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_577
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_579
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_581
aper_base	,	V_504
radeon_ring_unlock_commit	,	F_95
RB_RPTR_WR_ENA	,	V_306
chansize	,	V_498
grbm_status_se1	,	V_513
grbm_status_se0	,	V_512
SRBM_STATUS	,	V_173
radeon_irq_kms_fini	,	F_197
evergreen_program_watermarks	,	F_44
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_232
TCP_CHAN_STEER_LO	,	V_348
usec_timeout	,	V_172
LB_D5_VLINE_INTERRUPT	,	V_604
kfree	,	F_240
r100_gpu_cp_is_lockup	,	F_166
cursor_line_pair_return_time	,	V_126
PIPE0_LATENCY_CONTROL	,	V_165
mutex	,	V_647
max_backends	,	V_378
COLOR_BUFFER_SIZE	,	F_120
INT_MASK	,	V_535
"evergreen_irq_set: hpd 5\n"	,	L_29
DC_HPD4_INT_STATUS	,	V_67
RESPONSE_TYPE_MASK	,	V_176
LB_D2_VBLANK_INTERRUPT	,	V_597
radeon_update_display_priority	,	F_50
CB_COLOR9_BASE	,	V_488
evergreen_mc_wait_for_idle	,	F_51
copy	,	V_638
CHIP_SUMO	,	V_337
evergreen_mc_resume	,	F_77
VLINE_ACK	,	V_596
hpd1	,	V_546
hpd2	,	V_547
hpd3	,	V_548
hpd4	,	V_549
hpd5	,	V_550
hpd6	,	V_551
"evergreen_irq_set: sw int\n"	,	L_18
robj	,	V_183
EINVAL	,	V_184
evergreen_agp_enable	,	F_75
gfx	,	V_420
DC_HPDx_EN	,	V_82
udelay	,	F_52
NOOFCHAN_SHIFT	,	V_99
arb_control3	,	V_151
src_offset	,	V_642
GRBM_INT_CNTL	,	V_534
SCRATCH_ADDR	,	V_313
DISABLE_CUBE_ANISO	,	V_434
data	,	V_274
table_addr	,	V_212
EVERGREEN_PM4_UCODE_SIZE	,	V_279
radeon_gem_init	,	F_213
CHIP_PALM	,	V_336
evergreen_mc_program	,	F_79
SYNC_ALIGNER	,	V_437
"IH: D1 vline\n"	,	L_35
d4grph_int	,	V_586
VGA_RENDER_CONTROL	,	V_227
to_radeon_crtc	,	F_16
SQ_STACK_RESOURCE_MGMT_2	,	V_458
SQ_STACK_RESOURCE_MGMT_1	,	V_457
MC_VM_MB_L1_TLB3_CNTL	,	V_205
SQ_STACK_RESOURCE_MGMT_3	,	V_459
CP_ME_RAM_RADDR	,	V_281
pci_resource_start	,	F_160
dfixed_const	,	F_30
radeon_gart_restore	,	F_59
STQ_SPLIT	,	F_118
"IH: HPD6\n"	,	L_52
VM_CONTEXT1_CNTL	,	V_219
available_bandwidth	,	V_124
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_290
schedule_work	,	F_187
DISP_INTERRUPT_STATUS_CONTINUE	,	V_573
sc_hiz_tile_fifo_size	,	V_389
NUM_LS_STACK_ENTRIES	,	F_153
evergreen_check_latency_hiding	,	F_43
RB_BLKSZ	,	F_88
RCU_IND_INDEX	,	V_407
"evergreen_irq_set: vblank 0\n"	,	L_19
"Failed to load firmware!\n"	,	L_56
cur_backend	,	V_330
radeon_get_bios	,	F_214
EVERGREEN_D3VGA_CONTROL	,	V_233
ready	,	V_220
evergreen_ring_ib_execute	,	F_82
radeon_agp_disable	,	F_223
radeon_atombios_init	,	F_216
drm_order	,	F_97
DC_HPD3_INT_CONTROL	,	V_75
RREG32_PCIE_P	,	F_242
TIME_STAMP_INT_ENABLE	,	V_563
pixel_period	,	V_142
DC_HPDx_RX_INT_TIMER	,	F_22
line_fill_time	,	V_133
DC_HPD4_CONTROL	,	V_88
NUM_PS_GPRS	,	F_135
vblank_queue	,	V_630
radeon_bo_unreserve	,	F_71
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS	,	V_16
LATENCY_HIGH_WATERMARK	,	F_48
sclk	,	V_110
fixed20_12	,	T_3
crtc_id	,	V_4
