// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Fri Feb 19 21:22:26 2021
// Host        : DESKTOP-7BJQ087 running 64-bit major release  (build 9200)
// Command     : write_verilog -force riscv_io_multicycle_i.v
// Design      : riscv_io_system
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module SevenSegmentControl4
   (seg,
    an,
    clk50,
    Q);
  output [6:0]seg;
  output [3:0]an;
  input clk50;
  input [12:0]Q;

  wire \<const0> ;
  wire \<const1> ;
  wire [12:0]Q;
  wire [3:0]an;
  wire [1:0]anode_select;
  wire clk50;
  wire \count_val[0]_i_2_n_0 ;
  wire \count_val_reg[0]_i_1_n_0 ;
  wire \count_val_reg[0]_i_1_n_1 ;
  wire \count_val_reg[0]_i_1_n_2 ;
  wire \count_val_reg[0]_i_1_n_3 ;
  wire \count_val_reg[0]_i_1_n_4 ;
  wire \count_val_reg[0]_i_1_n_5 ;
  wire \count_val_reg[0]_i_1_n_6 ;
  wire \count_val_reg[0]_i_1_n_7 ;
  wire \count_val_reg[12]_i_1_n_0 ;
  wire \count_val_reg[12]_i_1_n_1 ;
  wire \count_val_reg[12]_i_1_n_2 ;
  wire \count_val_reg[12]_i_1_n_3 ;
  wire \count_val_reg[12]_i_1_n_4 ;
  wire \count_val_reg[12]_i_1_n_5 ;
  wire \count_val_reg[12]_i_1_n_6 ;
  wire \count_val_reg[12]_i_1_n_7 ;
  wire \count_val_reg[16]_i_1_n_7 ;
  wire \count_val_reg[4]_i_1_n_0 ;
  wire \count_val_reg[4]_i_1_n_1 ;
  wire \count_val_reg[4]_i_1_n_2 ;
  wire \count_val_reg[4]_i_1_n_3 ;
  wire \count_val_reg[4]_i_1_n_4 ;
  wire \count_val_reg[4]_i_1_n_5 ;
  wire \count_val_reg[4]_i_1_n_6 ;
  wire \count_val_reg[4]_i_1_n_7 ;
  wire \count_val_reg[8]_i_1_n_0 ;
  wire \count_val_reg[8]_i_1_n_1 ;
  wire \count_val_reg[8]_i_1_n_2 ;
  wire \count_val_reg[8]_i_1_n_3 ;
  wire \count_val_reg[8]_i_1_n_4 ;
  wire \count_val_reg[8]_i_1_n_5 ;
  wire \count_val_reg[8]_i_1_n_6 ;
  wire \count_val_reg[8]_i_1_n_7 ;
  wire \count_val_reg_n_0_[0] ;
  wire \count_val_reg_n_0_[10] ;
  wire \count_val_reg_n_0_[11] ;
  wire \count_val_reg_n_0_[12] ;
  wire \count_val_reg_n_0_[13] ;
  wire \count_val_reg_n_0_[14] ;
  wire \count_val_reg_n_0_[1] ;
  wire \count_val_reg_n_0_[2] ;
  wire \count_val_reg_n_0_[3] ;
  wire \count_val_reg_n_0_[4] ;
  wire \count_val_reg_n_0_[5] ;
  wire \count_val_reg_n_0_[6] ;
  wire \count_val_reg_n_0_[7] ;
  wire \count_val_reg_n_0_[8] ;
  wire \count_val_reg_n_0_[9] ;
  wire [6:0]seg;
  wire \seg[6]_INST_0_i_1_n_0 ;
  wire \seg[6]_INST_0_i_2_n_0 ;
  wire \seg[6]_INST_0_i_3_n_0 ;
  wire \seg[6]_INST_0_i_4_n_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair12" *)
  LUT2 #(
    .INIT(4'hE))
    \an[0]_INST_0
       (.I0(anode_select[1]),
        .I1(anode_select[0]),
        .O(an[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *)
  LUT2 #(
    .INIT(4'hB))
    \an[1]_INST_0
       (.I0(anode_select[1]),
        .I1(anode_select[0]),
        .O(an[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *)
  LUT2 #(
    .INIT(4'hB))
    \an[2]_INST_0
       (.I0(anode_select[0]),
        .I1(anode_select[1]),
        .O(an[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *)
  LUT2 #(
    .INIT(4'h7))
    \an[3]_INST_0
       (.I0(anode_select[1]),
        .I1(anode_select[0]),
        .O(an[3]));
  LUT1 #(
    .INIT(2'h1))
    \count_val[0]_i_2
       (.I0(\count_val_reg_n_0_[0] ),
        .O(\count_val[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[0]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[0]_i_1_n_7 ),
        .Q(\count_val_reg_n_0_[0] ),
        .R(\<const0> ));
  CARRY4 \count_val_reg[0]_i_1
       (.CI(\<const0> ),
        .CO({\count_val_reg[0]_i_1_n_0 ,\count_val_reg[0]_i_1_n_1 ,\count_val_reg[0]_i_1_n_2 ,\count_val_reg[0]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_val_reg[0]_i_1_n_4 ,\count_val_reg[0]_i_1_n_5 ,\count_val_reg[0]_i_1_n_6 ,\count_val_reg[0]_i_1_n_7 }),
        .S({\count_val_reg_n_0_[3] ,\count_val_reg_n_0_[2] ,\count_val_reg_n_0_[1] ,\count_val[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[10]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[8]_i_1_n_5 ),
        .Q(\count_val_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[11]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[8]_i_1_n_4 ),
        .Q(\count_val_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[12]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[12]_i_1_n_7 ),
        .Q(\count_val_reg_n_0_[12] ),
        .R(\<const0> ));
  CARRY4 \count_val_reg[12]_i_1
       (.CI(\count_val_reg[8]_i_1_n_0 ),
        .CO({\count_val_reg[12]_i_1_n_0 ,\count_val_reg[12]_i_1_n_1 ,\count_val_reg[12]_i_1_n_2 ,\count_val_reg[12]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_val_reg[12]_i_1_n_4 ,\count_val_reg[12]_i_1_n_5 ,\count_val_reg[12]_i_1_n_6 ,\count_val_reg[12]_i_1_n_7 }),
        .S({anode_select[0],\count_val_reg_n_0_[14] ,\count_val_reg_n_0_[13] ,\count_val_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[13]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[12]_i_1_n_6 ),
        .Q(\count_val_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[14]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[12]_i_1_n_5 ),
        .Q(\count_val_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[15]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[12]_i_1_n_4 ),
        .Q(anode_select[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[16]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[16]_i_1_n_7 ),
        .Q(anode_select[1]),
        .R(\<const0> ));
  CARRY4 \count_val_reg[16]_i_1
       (.CI(\count_val_reg[12]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\count_val_reg[16]_i_1_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,anode_select[1]}));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[1]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[0]_i_1_n_6 ),
        .Q(\count_val_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[2]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[0]_i_1_n_5 ),
        .Q(\count_val_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[3]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[0]_i_1_n_4 ),
        .Q(\count_val_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[4]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[4]_i_1_n_7 ),
        .Q(\count_val_reg_n_0_[4] ),
        .R(\<const0> ));
  CARRY4 \count_val_reg[4]_i_1
       (.CI(\count_val_reg[0]_i_1_n_0 ),
        .CO({\count_val_reg[4]_i_1_n_0 ,\count_val_reg[4]_i_1_n_1 ,\count_val_reg[4]_i_1_n_2 ,\count_val_reg[4]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_val_reg[4]_i_1_n_4 ,\count_val_reg[4]_i_1_n_5 ,\count_val_reg[4]_i_1_n_6 ,\count_val_reg[4]_i_1_n_7 }),
        .S({\count_val_reg_n_0_[7] ,\count_val_reg_n_0_[6] ,\count_val_reg_n_0_[5] ,\count_val_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[5]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[4]_i_1_n_6 ),
        .Q(\count_val_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[6]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[4]_i_1_n_5 ),
        .Q(\count_val_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[7]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[4]_i_1_n_4 ),
        .Q(\count_val_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[8]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[8]_i_1_n_7 ),
        .Q(\count_val_reg_n_0_[8] ),
        .R(\<const0> ));
  CARRY4 \count_val_reg[8]_i_1
       (.CI(\count_val_reg[4]_i_1_n_0 ),
        .CO({\count_val_reg[8]_i_1_n_0 ,\count_val_reg[8]_i_1_n_1 ,\count_val_reg[8]_i_1_n_2 ,\count_val_reg[8]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_val_reg[8]_i_1_n_4 ,\count_val_reg[8]_i_1_n_5 ,\count_val_reg[8]_i_1_n_6 ,\count_val_reg[8]_i_1_n_7 }),
        .S({\count_val_reg_n_0_[11] ,\count_val_reg_n_0_[10] ,\count_val_reg_n_0_[9] ,\count_val_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0))
    \count_val_reg[9]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\count_val_reg[8]_i_1_n_6 ),
        .Q(\count_val_reg_n_0_[9] ),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair9" *)
  LUT4 #(
    .INIT(16'h1608))
    \seg[0]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_3_n_0 ),
        .I2(\seg[6]_INST_0_i_2_n_0 ),
        .I3(\seg[6]_INST_0_i_4_n_0 ),
        .O(seg[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *)
  LUT4 #(
    .INIT(16'h58C4))
    \seg[1]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_3_n_0 ),
        .I2(\seg[6]_INST_0_i_2_n_0 ),
        .I3(\seg[6]_INST_0_i_4_n_0 ),
        .O(seg[1]));
  LUT4 #(
    .INIT(16'h5120))
    \seg[2]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_4_n_0 ),
        .I2(\seg[6]_INST_0_i_2_n_0 ),
        .I3(\seg[6]_INST_0_i_3_n_0 ),
        .O(seg[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *)
  LUT4 #(
    .INIT(16'hC224))
    \seg[3]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_2_n_0 ),
        .I2(\seg[6]_INST_0_i_4_n_0 ),
        .I3(\seg[6]_INST_0_i_3_n_0 ),
        .O(seg[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *)
  LUT4 #(
    .INIT(16'hA2B0))
    \seg[4]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_2_n_0 ),
        .I2(\seg[6]_INST_0_i_4_n_0 ),
        .I3(\seg[6]_INST_0_i_3_n_0 ),
        .O(seg[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *)
  LUT4 #(
    .INIT(16'hB208))
    \seg[5]_INST_0
       (.I0(\seg[6]_INST_0_i_4_n_0 ),
        .I1(\seg[6]_INST_0_i_3_n_0 ),
        .I2(\seg[6]_INST_0_i_2_n_0 ),
        .I3(\seg[6]_INST_0_i_1_n_0 ),
        .O(seg[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *)
  LUT4 #(
    .INIT(16'h8212))
    \seg[6]_INST_0
       (.I0(\seg[6]_INST_0_i_1_n_0 ),
        .I1(\seg[6]_INST_0_i_2_n_0 ),
        .I2(\seg[6]_INST_0_i_3_n_0 ),
        .I3(\seg[6]_INST_0_i_4_n_0 ),
        .O(seg[6]));
  LUT6 #(
    .INIT(64'h55330F0055330FFF))
    \seg[6]_INST_0_i_1
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[7]),
        .I3(anode_select[0]),
        .I4(anode_select[1]),
        .I5(Q[3]),
        .O(\seg[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAACCFFF0AACC00F0))
    \seg[6]_INST_0_i_2
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[1]),
        .I3(anode_select[0]),
        .I4(anode_select[1]),
        .I5(Q[5]),
        .O(\seg[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA))
    \seg[6]_INST_0_i_3
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(anode_select[0]),
        .I4(anode_select[1]),
        .I5(Q[11]),
        .O(\seg[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA))
    \seg[6]_INST_0_i_4
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(anode_select[0]),
        .I4(anode_select[1]),
        .I5(Q[4]),
        .O(\seg[6]_INST_0_i_4_n_0 ));
endmodule

module charColorMem
   (\bbstub_dAddress[19] ,
    \bbstub_dAddress[16] ,
    \bbstub_dAddress[27] ,
    vgaBlue,
    char_ram_reg_0_0,
    vgaGreen,
    vgaRed,
    in0,
    MemWrite,
    out,
    p_2_in,
    char_ram_reg_3_0,
    .vgaBlue_0_sp_1(vgaBlue_0_sn_1),
    Q,
    \vgaBlue[0]_0 ,
    blank_d2,
    clk50,
    char_read_addr,
    data_memory_read_wb,
    data_space_wb,
    instruction_reg_0,
    io_space_wb,
    valid_upper_vga_address_wb);
  output \bbstub_dAddress[19] ;
  output \bbstub_dAddress[16] ;
  output \bbstub_dAddress[27] ;
  output [3:0]vgaBlue;
  output [6:0]char_ram_reg_0_0;
  output [3:0]vgaGreen;
  output [3:0]vgaRed;
  output [31:0]in0;
  input MemWrite;
  input [29:0]out;
  input [31:0]p_2_in;
  input [24:0]char_ram_reg_3_0;
  input [0:0]Q;
  input \vgaBlue[0]_0 ;
  input blank_d2;
  input clk50;
  input [11:0]char_read_addr;
  input [31:0]data_memory_read_wb;
  input data_space_wb;
  input [31:0]instruction_reg_0;
  input io_space_wb;
  input valid_upper_vga_address_wb;
  input vgaBlue_0_sn_1;

  wire \<const0> ;
  wire \<const1> ;
  wire MemWrite;
  wire [0:0]Q;
  wire \bbstub_dAddress[16] ;
  wire \bbstub_dAddress[19] ;
  wire \bbstub_dAddress[27] ;
  wire blank_d2;
  wire [31:8]char_data_to_write;
  wire [6:0]char_ram_reg_0_0;
  wire char_ram_reg_0_i_5_n_0;
  wire char_ram_reg_0_n_28;
  wire char_ram_reg_0_n_29;
  wire char_ram_reg_0_n_30;
  wire char_ram_reg_0_n_31;
  wire char_ram_reg_0_n_32;
  wire char_ram_reg_0_n_33;
  wire char_ram_reg_0_n_34;
  wire char_ram_reg_0_n_35;
  wire char_ram_reg_0_n_60;
  wire char_ram_reg_0_n_71;
  wire char_ram_reg_1_n_28;
  wire char_ram_reg_1_n_29;
  wire char_ram_reg_1_n_30;
  wire char_ram_reg_1_n_31;
  wire char_ram_reg_1_n_32;
  wire char_ram_reg_1_n_33;
  wire char_ram_reg_1_n_34;
  wire char_ram_reg_1_n_35;
  wire char_ram_reg_1_n_71;
  wire char_ram_reg_2_n_28;
  wire char_ram_reg_2_n_29;
  wire char_ram_reg_2_n_30;
  wire char_ram_reg_2_n_31;
  wire char_ram_reg_2_n_32;
  wire char_ram_reg_2_n_33;
  wire char_ram_reg_2_n_34;
  wire char_ram_reg_2_n_35;
  wire char_ram_reg_2_n_71;
  wire [24:0]char_ram_reg_3_0;
  wire char_ram_reg_3_n_31;
  wire char_ram_reg_3_n_32;
  wire char_ram_reg_3_n_33;
  wire char_ram_reg_3_n_34;
  wire char_ram_reg_3_n_35;
  wire [11:0]char_read_addr;
  wire [31:8]char_read_value;
  wire char_value_write;
  wire clk50;
  wire [31:0]data_memory_read_wb;
  wire data_space_wb;
  wire [31:0]in0;
  wire [31:0]instruction_reg_0;
  wire io_space_wb;
  wire [29:0]out;
  wire [31:0]p_2_in;
  wire valid_upper_vga_address_wb;
  wire [3:0]vgaBlue;
  wire \vgaBlue[0]_0 ;
  wire vgaBlue_0_sn_1;
  wire [3:0]vgaGreen;
  wire [3:0]vgaRed;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *)
  (* RTL_RAM_BITS = "131072" *)
  (* RTL_RAM_NAME = "char_ram" *)
  (* bram_addr_begin = "0" *)
  (* bram_addr_end = "4095" *)
  (* bram_slice_begin = "0" *)
  (* bram_slice_end = "8" *)
  (* ram_addr_begin = "0" *)
  (* ram_addr_end = "4095" *)
  (* ram_offset = "0" *)
  (* ram_slice_begin = "0" *)
  (* ram_slice_end = "8" *)
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000003),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000700000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_01(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_02(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_03(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_04(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_05(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_06(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_07(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_08(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_09(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_10(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_11(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_12(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_13(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_14(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_15(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_16(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_17(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_18(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_19(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_1F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_20(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_21(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_22(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_23(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_24(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_25(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_26(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_27(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_28(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_29(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_2F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_30(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_31(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_32(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_33(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_34(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_35(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_36(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_37(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_38(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_39(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3D(256'h2020202020202020202020202055594220202020202020202020202020202020),
    .INIT_3E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_40(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_41(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_42(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_43(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_44(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_45(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_46(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_47(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_48(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_49(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_50(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_51(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_52(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_53(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_54(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_55(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_56(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_57(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_58(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_59(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_60(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_61(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_62(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_63(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_64(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_65(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_66(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_67(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_68(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_69(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_70(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_71(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_72(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_73(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_74(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_75(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_76(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_77(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_78(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_79(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9))
    char_ram_reg_0
       (.ADDRARDADDR({\<const1> ,out[11:0],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,char_read_addr,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk50),
        .CLKBWRCLK(clk50),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_2_in[7:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,char_data_to_write[8]}),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .DOADO({char_ram_reg_0_n_28,char_ram_reg_0_n_29,char_ram_reg_0_n_30,char_ram_reg_0_n_31,char_ram_reg_0_n_32,char_ram_reg_0_n_33,char_ram_reg_0_n_34,char_ram_reg_0_n_35}),
        .DOBDO({char_ram_reg_0_n_60,char_ram_reg_0_0}),
        .DOPADOP(char_ram_reg_0_n_71),
        .DOPBDOP(char_read_value[8]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({char_value_write,char_value_write,char_value_write,char_value_write}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_0_i_1
       (.I0(p_2_in[8]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[0]),
        .O(char_data_to_write[8]));
  LUT6 #(
    .INIT(64'h0000000000080000))
    char_ram_reg_0_i_2
       (.I0(MemWrite),
        .I1(\bbstub_dAddress[19] ),
        .I2(\bbstub_dAddress[16] ),
        .I3(out[28]),
        .I4(out[13]),
        .I5(out[29]),
        .O(char_value_write));
  LUT5 #(
    .INIT(32'h00000002))
    char_ram_reg_0_i_3
       (.I0(char_ram_reg_0_i_5_n_0),
        .I1(out[18]),
        .I2(out[19]),
        .I3(out[16]),
        .I4(out[17]),
        .O(\bbstub_dAddress[19] ));
  LUT3 #(
    .INIT(8'hFE))
    char_ram_reg_0_i_4
       (.I0(out[12]),
        .I1(out[15]),
        .I2(out[14]),
        .O(\bbstub_dAddress[16] ));
  LUT5 #(
    .INIT(32'h00000001))
    char_ram_reg_0_i_5
       (.I0(out[27]),
        .I1(out[26]),
        .I2(out[21]),
        .I3(out[23]),
        .I4(\bbstub_dAddress[27] ),
        .O(char_ram_reg_0_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *)
  (* RTL_RAM_BITS = "131072" *)
  (* RTL_RAM_NAME = "char_ram" *)
  (* bram_addr_begin = "0" *)
  (* bram_addr_end = "4095" *)
  (* bram_slice_begin = "9" *)
  (* bram_slice_end = "17" *)
  (* ram_addr_begin = "0" *)
  (* ram_addr_end = "4095" *)
  (* ram_offset = "0" *)
  (* ram_slice_begin = "9" *)
  (* ram_slice_end = "17" *)
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000006),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000F8877F),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000007070700000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9))
    char_ram_reg_1
       (.ADDRARDADDR({\<const1> ,out[11:0],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,char_read_addr,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk50),
        .CLKBWRCLK(clk50),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,char_data_to_write[16:9]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,char_data_to_write[17]}),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .DOADO({char_ram_reg_1_n_28,char_ram_reg_1_n_29,char_ram_reg_1_n_30,char_ram_reg_1_n_31,char_ram_reg_1_n_32,char_ram_reg_1_n_33,char_ram_reg_1_n_34,char_ram_reg_1_n_35}),
        .DOBDO(char_read_value[16:9]),
        .DOPADOP(char_ram_reg_1_n_71),
        .DOPBDOP(char_read_value[17]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({char_value_write,char_value_write,char_value_write,char_value_write}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_1
       (.I0(p_2_in[16]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[8]),
        .O(char_data_to_write[16]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_2
       (.I0(p_2_in[15]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[7]),
        .O(char_data_to_write[15]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_3
       (.I0(p_2_in[14]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[6]),
        .O(char_data_to_write[14]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_4
       (.I0(p_2_in[13]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[5]),
        .O(char_data_to_write[13]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_5
       (.I0(p_2_in[12]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[4]),
        .O(char_data_to_write[12]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_6
       (.I0(p_2_in[11]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[3]),
        .O(char_data_to_write[11]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_7
       (.I0(p_2_in[10]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[2]),
        .O(char_data_to_write[10]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_8
       (.I0(p_2_in[9]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[1]),
        .O(char_data_to_write[9]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_1_i_9
       (.I0(p_2_in[17]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[9]),
        .O(char_data_to_write[17]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *)
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *)
  (* RTL_RAM_BITS = "131072" *)
  (* RTL_RAM_NAME = "char_ram" *)
  (* bram_addr_begin = "0" *)
  (* bram_addr_end = "4095" *)
  (* bram_slice_begin = "18" *)
  (* bram_slice_end = "26" *)
  (* ram_addr_begin = "0" *)
  (* ram_addr_end = "4095" *)
  (* ram_offset = "0" *)
  (* ram_slice_begin = "18" *)
  (* ram_slice_end = "26" *)
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC3FC300),
    .INIT_01(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_02(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_03(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_04(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_05(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_06(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_07(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_08(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_09(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_0F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_10(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_11(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_12(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_13(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_14(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_15(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_16(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_17(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_18(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_19(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_1F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_20(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_21(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_22(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_23(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_24(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_25(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_26(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_27(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_28(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_29(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_2F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_30(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_31(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_32(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_33(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_34(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_35(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_36(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_37(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_38(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_39(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_3F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_40(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_41(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_42(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_43(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_44(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_45(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_46(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_47(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_48(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_49(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_4F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_50(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_51(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_52(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_53(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_54(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_55(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_56(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_57(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_58(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_59(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_5F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_60(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_61(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_62(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_63(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_64(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_65(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_66(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_67(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_68(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_69(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_6F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_70(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_71(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_72(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_73(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_74(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_75(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_76(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_77(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_78(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_79(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7A(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7B(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7C(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7D(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7E(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_7F(256'hFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9))
    char_ram_reg_2
       (.ADDRARDADDR({\<const1> ,out[11:0],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,char_read_addr,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk50),
        .CLKBWRCLK(clk50),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,char_data_to_write[25:18]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,char_data_to_write[26]}),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .DOADO({char_ram_reg_2_n_28,char_ram_reg_2_n_29,char_ram_reg_2_n_30,char_ram_reg_2_n_31,char_ram_reg_2_n_32,char_ram_reg_2_n_33,char_ram_reg_2_n_34,char_ram_reg_2_n_35}),
        .DOBDO(char_read_value[25:18]),
        .DOPADOP(char_ram_reg_2_n_71),
        .DOPBDOP(char_read_value[26]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({char_value_write,char_value_write,char_value_write,char_value_write}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_1
       (.I0(p_2_in[25]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[17]),
        .O(char_data_to_write[25]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_2
       (.I0(p_2_in[24]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[16]),
        .O(char_data_to_write[24]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_3
       (.I0(p_2_in[23]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[15]),
        .O(char_data_to_write[23]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_4
       (.I0(p_2_in[22]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[14]),
        .O(char_data_to_write[22]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_5
       (.I0(p_2_in[21]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[13]),
        .O(char_data_to_write[21]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_6
       (.I0(p_2_in[20]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[12]),
        .O(char_data_to_write[20]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_7
       (.I0(p_2_in[19]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[11]),
        .O(char_data_to_write[19]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_8
       (.I0(p_2_in[18]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[10]),
        .O(char_data_to_write[18]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_2_i_9
       (.I0(p_2_in[26]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[18]),
        .O(char_data_to_write[26]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *)
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d5" *)
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *)
  (* RTL_RAM_BITS = "131072" *)
  (* RTL_RAM_NAME = "char_ram" *)
  (* bram_addr_begin = "0" *)
  (* bram_addr_end = "4095" *)
  (* bram_slice_begin = "27" *)
  (* bram_slice_end = "31" *)
  (* ram_addr_begin = "0" *)
  (* ram_addr_end = "4095" *)
  (* ram_offset = "0" *)
  (* ram_slice_begin = "27" *)
  (* ram_slice_end = "31" *)
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00011E),
    .INIT_01(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_02(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_03(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_04(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_05(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_06(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_07(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_08(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_09(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_0F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_10(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_11(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_12(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_13(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_14(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_15(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_16(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_17(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_18(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_19(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_1F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_20(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_21(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_22(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_23(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_24(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_25(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_26(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_27(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_28(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_29(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_2F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_30(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_31(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_32(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_33(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_34(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_35(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_36(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_37(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_38(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_39(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_3F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_40(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_41(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_42(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_43(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_44(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_45(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_46(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_47(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_48(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_49(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_4F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_50(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_51(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_52(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_53(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_54(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_55(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_56(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_57(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_58(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_59(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_5F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_60(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_61(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_62(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_63(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_64(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_65(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_66(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_67(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_68(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_69(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_6F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_70(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_71(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_72(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_73(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_74(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_75(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_76(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_77(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_78(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_79(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7A(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7B(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7C(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7D(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7E(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_7F(256'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9))
    char_ram_reg_3
       (.ADDRARDADDR({\<const1> ,out[11:0],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,char_read_addr,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk50),
        .CLKBWRCLK(clk50),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,char_data_to_write[31:27]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({char_ram_reg_3_n_31,char_ram_reg_3_n_32,char_ram_reg_3_n_33,char_ram_reg_3_n_34,char_ram_reg_3_n_35}),
        .DOBDO(char_read_value[31:27]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({char_value_write,char_value_write,char_value_write,char_value_write}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_3_i_1
       (.I0(p_2_in[31]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[23]),
        .O(char_data_to_write[31]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_3_i_2
       (.I0(p_2_in[30]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[22]),
        .O(char_data_to_write[30]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_3_i_3
       (.I0(p_2_in[29]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[21]),
        .O(char_data_to_write[29]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_3_i_4
       (.I0(p_2_in[28]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[20]),
        .O(char_data_to_write[28]));
  LUT3 #(
    .INIT(8'hB8))
    char_ram_reg_3_i_5
       (.I0(p_2_in[27]),
        .I1(char_ram_reg_3_0[24]),
        .I2(char_ram_reg_3_0[19]),
        .O(char_data_to_write[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_1
       (.I0(data_memory_read_wb[31]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[31]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_3_n_31),
        .O(in0[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_10
       (.I0(data_memory_read_wb[22]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[22]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_31),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_11
       (.I0(data_memory_read_wb[21]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[21]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_32),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_12
       (.I0(data_memory_read_wb[20]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[20]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_33),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_13
       (.I0(data_memory_read_wb[19]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[19]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_34),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_14
       (.I0(data_memory_read_wb[18]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[18]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_35),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_15
       (.I0(data_memory_read_wb[17]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[17]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_71),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_16
       (.I0(data_memory_read_wb[16]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[16]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_28),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_17
       (.I0(data_memory_read_wb[15]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[15]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_29),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_18
       (.I0(data_memory_read_wb[14]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[14]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_30),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_19
       (.I0(data_memory_read_wb[13]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[13]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_31),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_2
       (.I0(data_memory_read_wb[30]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[30]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_3_n_32),
        .O(in0[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_20
       (.I0(data_memory_read_wb[12]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[12]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_32),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_21
       (.I0(data_memory_read_wb[11]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[11]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_33),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_22
       (.I0(data_memory_read_wb[10]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[10]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_34),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_23
       (.I0(data_memory_read_wb[9]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[9]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_1_n_35),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_24
       (.I0(data_memory_read_wb[8]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[8]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_71),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_25
       (.I0(data_memory_read_wb[7]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[7]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_28),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_26
       (.I0(data_memory_read_wb[6]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[6]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_29),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_27
       (.I0(data_memory_read_wb[5]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[5]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_30),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_28
       (.I0(data_memory_read_wb[4]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[4]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_31),
        .O(in0[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_29
       (.I0(data_memory_read_wb[3]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[3]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_32),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_3
       (.I0(data_memory_read_wb[29]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[29]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_3_n_33),
        .O(in0[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_30
       (.I0(data_memory_read_wb[2]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[2]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_33),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_31
       (.I0(data_memory_read_wb[1]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[1]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_34),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_32
       (.I0(data_memory_read_wb[0]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[0]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_0_n_35),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_4
       (.I0(data_memory_read_wb[28]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[28]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_3_n_34),
        .O(in0[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_5
       (.I0(data_memory_read_wb[27]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[27]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_3_n_35),
        .O(in0[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_6
       (.I0(data_memory_read_wb[26]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[26]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_71),
        .O(in0[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_7
       (.I0(data_memory_read_wb[25]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[25]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_28),
        .O(in0[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_8
       (.I0(data_memory_read_wb[24]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[24]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_29),
        .O(in0[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888))
    dReadData_inferred_i_9
       (.I0(data_memory_read_wb[23]),
        .I1(data_space_wb),
        .I2(instruction_reg_0[23]),
        .I3(io_space_wb),
        .I4(valid_upper_vga_address_wb),
        .I5(char_ram_reg_2_n_30),
        .O(in0[23]));
  LUT4 #(
    .INIT(16'hFFFE))
    io_space_wb_i_6
       (.I0(out[22]),
        .I1(out[20]),
        .I2(out[24]),
        .I3(out[25]),
        .O(\bbstub_dAddress[27] ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaBlue[0]_INST_0
       (.I0(char_read_value[20]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[8]),
        .I5(blank_d2),
        .O(vgaBlue[0]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaBlue[1]_INST_0
       (.I0(char_read_value[21]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[9]),
        .I5(blank_d2),
        .O(vgaBlue[1]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaBlue[2]_INST_0
       (.I0(char_read_value[22]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[10]),
        .I5(blank_d2),
        .O(vgaBlue[2]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaBlue[3]_INST_0
       (.I0(char_read_value[23]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[11]),
        .I5(blank_d2),
        .O(vgaBlue[3]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaGreen[0]_INST_0
       (.I0(char_read_value[24]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[12]),
        .I5(blank_d2),
        .O(vgaGreen[0]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaGreen[1]_INST_0
       (.I0(char_read_value[25]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[13]),
        .I5(blank_d2),
        .O(vgaGreen[1]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaGreen[2]_INST_0
       (.I0(char_read_value[26]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[14]),
        .I5(blank_d2),
        .O(vgaGreen[2]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaGreen[3]_INST_0
       (.I0(char_read_value[27]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[15]),
        .I5(blank_d2),
        .O(vgaGreen[3]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaRed[0]_INST_0
       (.I0(char_read_value[28]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[16]),
        .I5(blank_d2),
        .O(vgaRed[0]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaRed[1]_INST_0
       (.I0(char_read_value[29]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[17]),
        .I5(blank_d2),
        .O(vgaRed[1]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaRed[2]_INST_0
       (.I0(char_read_value[30]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[18]),
        .I5(blank_d2),
        .O(vgaRed[2]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2))
    \vgaRed[3]_INST_0
       (.I0(char_read_value[31]),
        .I1(vgaBlue_0_sn_1),
        .I2(Q),
        .I3(\vgaBlue[0]_0 ),
        .I4(char_read_value[19]),
        .I5(blank_d2),
        .O(vgaRed[3]));
endmodule

module charGen2
   (\bbstub_dAddress[19] ,
    \bbstub_dAddress[16] ,
    \bbstub_dAddress[27] ,
    vgaBlue,
    vgaGreen,
    vgaRed,
    in0,
    clk50,
    Q,
    MemWrite,
    out,
    p_2_in,
    char_ram_reg_3,
    blank_d2,
    char_ram_reg_0,
    data_memory_read_wb,
    data_space_wb,
    instruction_reg_0,
    io_space_wb,
    valid_upper_vga_address_wb);
  output \bbstub_dAddress[19] ;
  output \bbstub_dAddress[16] ;
  output \bbstub_dAddress[27] ;
  output [3:0]vgaBlue;
  output [3:0]vgaGreen;
  output [3:0]vgaRed;
  output [31:0]in0;
  input clk50;
  input [8:0]Q;
  input MemWrite;
  input [29:0]out;
  input [31:0]p_2_in;
  input [24:0]char_ram_reg_3;
  input blank_d2;
  input [9:0]char_ram_reg_0;
  input [31:0]data_memory_read_wb;
  input data_space_wb;
  input [31:0]instruction_reg_0;
  input io_space_wb;
  input valid_upper_vga_address_wb;

  wire \<const0> ;
  wire \<const1> ;
  wire MemWrite;
  wire [8:0]Q;
  wire \bbstub_dAddress[16] ;
  wire \bbstub_dAddress[19] ;
  wire \bbstub_dAddress[27] ;
  wire blank_d2;
  wire [9:0]char_ram_reg_0;
  wire [24:0]char_ram_reg_3;
  wire [6:0]char_read_value;
  wire clk50;
  wire [31:0]data_memory_read_wb;
  wire data_space_wb;
  wire [2:0]ddr;
  wire [2:0]ddr2;
  wire fontrom_n_0;
  wire fontrom_n_1;
  wire [31:0]in0;
  wire [31:0]instruction_reg_0;
  wire io_space_wb;
  wire [29:0]out;
  wire [31:0]p_2_in;
  wire valid_upper_vga_address_wb;
  wire [3:0]vgaBlue;
  wire [3:0]vgaGreen;
  wire [3:0]vgaRed;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  charColorMem charmem
       (.MemWrite(MemWrite),
        .Q(ddr2[2]),
        .\bbstub_dAddress[16] (\bbstub_dAddress[16] ),
        .\bbstub_dAddress[19] (\bbstub_dAddress[19] ),
        .\bbstub_dAddress[27] (\bbstub_dAddress[27] ),
        .blank_d2(blank_d2),
        .char_ram_reg_0_0(char_read_value),
        .char_ram_reg_3_0(char_ram_reg_3),
        .char_read_addr({Q[8:4],char_ram_reg_0[9:3]}),
        .clk50(clk50),
        .data_memory_read_wb(data_memory_read_wb),
        .data_space_wb(data_space_wb),
        .in0(in0),
        .instruction_reg_0(instruction_reg_0),
        .io_space_wb(io_space_wb),
        .out(out),
        .p_2_in(p_2_in),
        .valid_upper_vga_address_wb(valid_upper_vga_address_wb),
        .vgaBlue(vgaBlue),
        .\vgaBlue[0]_0 (fontrom_n_1),
        .vgaBlue_0_sp_1(fontrom_n_0),
        .vgaGreen(vgaGreen),
        .vgaRed(vgaRed));
  FDRE \ddr2_reg[0]
       (.C(clk50),
        .CE(\<const1> ),
        .D(ddr[0]),
        .Q(ddr2[0]),
        .R(\<const0> ));
  FDRE \ddr2_reg[1]
       (.C(clk50),
        .CE(\<const1> ),
        .D(ddr[1]),
        .Q(ddr2[1]),
        .R(\<const0> ));
  FDRE \ddr2_reg[2]
       (.C(clk50),
        .CE(\<const1> ),
        .D(ddr[2]),
        .Q(ddr2[2]),
        .R(\<const0> ));
  FDRE \ddr_reg[0]
       (.C(clk50),
        .CE(\<const1> ),
        .D(char_ram_reg_0[0]),
        .Q(ddr[0]),
        .R(\<const0> ));
  FDRE \ddr_reg[1]
       (.C(clk50),
        .CE(\<const1> ),
        .D(char_ram_reg_0[1]),
        .Q(ddr[1]),
        .R(\<const0> ));
  FDRE \ddr_reg[2]
       (.C(clk50),
        .CE(\<const1> ),
        .D(char_ram_reg_0[2]),
        .Q(ddr[2]),
        .R(\<const0> ));
  font_rom fontrom
       (.ADDRARDADDR({char_read_value,Q[3:0]}),
        .Q(ddr2[1:0]),
        .addr_reg_reg_0(fontrom_n_0),
        .addr_reg_reg_1(fontrom_n_1),
        .clk50(clk50));
endmodule

module font_rom
   (addr_reg_reg_0,
    addr_reg_reg_1,
    clk50,
    ADDRARDADDR,
    Q);
  output addr_reg_reg_0;
  output addr_reg_reg_1;
  input clk50;
  input [10:0]ADDRARDADDR;
  input [1:0]Q;

  wire \<const0> ;
  wire \<const1> ;
  wire [10:0]ADDRARDADDR;
  wire [1:0]Q;
  wire addr_reg_reg_0;
  wire addr_reg_reg_1;
  wire addr_reg_reg_n_15;
  wire addr_reg_reg_n_8;
  wire clk50;
  wire p_1_in;
  wire p_2_in_0;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *)
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *)
  (* RTL_RAM_BITS = "16384" *)
  (* RTL_RAM_NAME = "vga/charGen/fontrom/addr_reg" *)
  (* bram_addr_begin = "0" *)
  (* bram_addr_end = "2047" *)
  (* bram_slice_begin = "0" *)
  (* bram_slice_end = "7" *)
  (* ram_addr_begin = "0" *)
  (* ram_addr_end = "2047" *)
  (* ram_offset = "0" *)
  (* ram_slice_begin = "0" *)
  (* ram_slice_end = "7" *)
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000007E818199BD8181A5817E000000000000000000000000000000000000),
    .INIT_01(256'h0000000010387CFEFEFEFE6C00000000000000007EFFFFE7C3FFFFDBFF7E0000),
    .INIT_02(256'h000000003C1818E7E7E73C3C18000000000000000010387CFE7C381000000000),
    .INIT_03(256'h000000000000183C3C18000000000000000000003C18187EFFFF7E3C18000000),
    .INIT_04(256'h00000000003C664242663C0000000000FFFFFFFFFFFFE7C3C3E7FFFFFFFFFFFF),
    .INIT_05(256'h0000000078CCCCCCCC78321A0E1E0000FFFFFFFFFFC399BDBD99C3FFFFFFFFFF),
    .INIT_06(256'h00000000E0F070303030303F333F00000000000018187E183C666666663C0000),
    .INIT_07(256'h000000001818DB3CE73CDB1818000000000000C0E6E767636363637F637F0000),
    .INIT_08(256'h0000000002060E1E3EFE3E1E0E0602000000000080C0E0F0F8FEF8F0E0C08000),
    .INIT_09(256'h000000006666006666666666666600000000000000183C7E1818187E3C180000),
    .INIT_0A(256'h0000007CC60C386CC6C66C3860C67C00000000001B1B1B1B1B7BDBDBDB7F0000),
    .INIT_0B(256'h000000307E183C7E1818187E3C18000000000000FEFEFEFE0000000000000000),
    .INIT_0C(256'h00000000183C7E18181818181818000000000000181818181818187E3C180000),
    .INIT_0D(256'h0000000000003060FE60300000000000000000000000180CFE0C180000000000),
    .INIT_0E(256'h0000000000002466FF66240000000000000000000000FEC0C0C0000000000000),
    .INIT_0F(256'h00000000001038387C7CFEFE000000000000000000FEFE7C7C38381000000000),
    .INIT_10(256'h000000001818001818183C3C3C18000000000000000000000000000000000000),
    .INIT_11(256'h000000006C6CFE6C6C6CFE6C6C00000000000000000000000000002466666600),
    .INIT_12(256'h0000000086C66030180CC6C200000000000018187CC68606067CC0C2C67C1818),
    .INIT_13(256'h000000000000000000000060303030000000000076CCCCCCDC76386C6C380000),
    .INIT_14(256'h0000000030180C0C0C0C0C0C18300000000000000C18303030303030180C0000),
    .INIT_15(256'h00000000000018187E18180000000000000000000000663CFF3C660000000000),
    .INIT_16(256'h00000000000000007E0000000000000000000030181818000000000000000000),
    .INIT_17(256'h0000000080C06030180C06020000000000000000181800000000000000000000),
    .INIT_18(256'h000000007E1818181818187838180000000000007CC6C6E6F6DECEC6C67C0000),
    .INIT_19(256'h000000007CC60606063C0606C67C000000000000FEC6C06030180C06C67C0000),
    .INIT_1A(256'h000000007CC6060606FCC0C0C0FE0000000000001E0C0C0CFECC6C3C1C0C0000),
    .INIT_1B(256'h0000000030303030180C0606C6FE0000000000007CC6C6C6C6FCC0C060380000),
    .INIT_1C(256'h00000000780C0606067EC6C6C67C0000000000007CC6C6C6C67CC6C6C67C0000),
    .INIT_1D(256'h0000000030181800000018180000000000000000001818000000181800000000),
    .INIT_1E(256'h000000000000007E00007E000000000000000000060C18306030180C06000000),
    .INIT_1F(256'h000000001818001818180CC6C67C0000000000006030180C060C183060000000),
    .INIT_20(256'h00000000C6C6C6C6FEC6C66C38100000000000007CC0DCDEDEDEC6C6C67C0000),
    .INIT_21(256'h000000003C66C2C0C0C0C0C2663C000000000000FC666666667C666666FC0000),
    .INIT_22(256'h00000000FE6662606878686266FE000000000000F86C6666666666666CF80000),
    .INIT_23(256'h000000003A66C6C6DEC0C0C2663C000000000000F06060606878686266FE0000),
    .INIT_24(256'h000000003C18181818181818183C000000000000C6C6C6C6C6FEC6C6C6C60000),
    .INIT_25(256'h00000000E666666C78786C6666E600000000000078CCCCCC0C0C0C0C0C1E0000),
    .INIT_26(256'h00000000C3C3C3C3C3DBFFFFE7C3000000000000FE6662606060606060F00000),
    .INIT_27(256'h000000007CC6C6C6C6C6C6C6C67C000000000000C6C6C6C6CEDEFEF6E6C60000),
    .INIT_28(256'h00000E0C7CDED6C6C6C6C6C6C67C000000000000F0606060607C666666FC0000),
    .INIT_29(256'h000000007CC6C6060C3860C6C67C000000000000E66666666C7C666666FC0000),
    .INIT_2A(256'h000000007CC6C6C6C6C6C6C6C6C60000000000003C18181818181899DBFF0000),
    .INIT_2B(256'h000000006666FFDBDBC3C3C3C3C3000000000000183C66C3C3C3C3C3C3C30000),
    .INIT_2C(256'h000000003C181818183C66C3C3C3000000000000C3C3663C18183C66C3C30000),
    .INIT_2D(256'h000000003C30303030303030303C000000000000FFC3C16030180C86C3FF0000),
    .INIT_2E(256'h000000003C0C0C0C0C0C0C0C0C3C00000000000002060E1C3870E0C080000000),
    .INIT_2F(256'h0000FF00000000000000000000000000000000000000000000000000C66C3810),
    .INIT_30(256'h0000000076CCCCCC7C0C78000000000000000000000000000000000000183030),
    .INIT_31(256'h000000007CC6C0C0C0C67C0000000000000000007C666666666C786060E00000),
    .INIT_32(256'h000000007CC6C0C0FEC67C00000000000000000076CCCCCCCC6C3C0C0C1C0000),
    .INIT_33(256'h0078CC0C7CCCCCCCCCCC76000000000000000000F060606060F060646C380000),
    .INIT_34(256'h000000003C181818181838001818000000000000E666666666766C6060E00000),
    .INIT_35(256'h00000000E6666C78786C666060E00000003C66660606060606060E0006060000),
    .INIT_36(256'h00000000DBDBDBDBDBFFE60000000000000000003C1818181818181818380000),
    .INIT_37(256'h000000007CC6C6C6C6C67C000000000000000000666666666666DC0000000000),
    .INIT_38(256'h001E0C0C7CCCCCCCCCCC76000000000000F060607C6666666666DC0000000000),
    .INIT_39(256'h000000007CC60C3860C67C000000000000000000F06060606676DC0000000000),
    .INIT_3A(256'h0000000076CCCCCCCCCCCC0000000000000000001C3630303030FC3030100000),
    .INIT_3B(256'h0000000066FFDBDBC3C3C3000000000000000000183C66C3C3C3C30000000000),
    .INIT_3C(256'h00F80C067EC6C6C6C6C6C6000000000000000000C3663C183C66C30000000000),
    .INIT_3D(256'h000000000E18181818701818180E000000000000FEC6603018CCFE0000000000),
    .INIT_3E(256'h0000000070181818180E18181870000000000000181818181800181818180000),
    .INIT_3F(256'h0000000000FEC6C6C66C381000000000000000000000000000000000DC760000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0))
    addr_reg_reg
       (.ADDRARDADDR({ADDRARDADDR,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CLKARDCLK(clk50),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> }),
        .DOADO({addr_reg_reg_n_8,p_6_in,p_5_in,p_4_in,p_3_in,p_2_in_0,p_1_in,addr_reg_reg_n_15}),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \vgaBlue[3]_INST_0_i_1
       (.I0(p_4_in),
        .I1(p_5_in),
        .I2(Q[1]),
        .I3(p_6_in),
        .I4(Q[0]),
        .I5(addr_reg_reg_n_8),
        .O(addr_reg_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \vgaBlue[3]_INST_0_i_2
       (.I0(addr_reg_reg_n_15),
        .I1(p_1_in),
        .I2(Q[1]),
        .I3(p_2_in_0),
        .I4(Q[0]),
        .I5(p_3_in),
        .O(addr_reg_reg_1));
endmodule

module rx
   (\FSM_onehot_state_reg[6]_0 ,
    D,
    clk50,
    rx_new_data_reg,
    rx_new_data_reg_0,
    rx_status_read,
    rst,
    out,
    \io_memory_read_reg[0] ,
    RsTx,
    Q,
    \io_memory_read_reg[1] ,
    data5,
    \io_memory_read_reg[1]_0 ,
    ms_timer_cnt_reg,
    \io_memory_read_reg[4] ,
    \io_memory_read_reg[0]_0 ,
    \io_memory_read_reg[0]_1 ,
    \io_memory_read_reg[5] ,
    led,
    \io_memory_read_reg[7] ,
    \io_memory_read_reg[6] ,
    \io_memory_read_reg[7]_0 );
  output \FSM_onehot_state_reg[6]_0 ;
  output [7:0]D;
  input clk50;
  input rx_new_data_reg;
  input rx_new_data_reg_0;
  input [0:0]rx_status_read;
  input rst;
  input [3:0]out;
  input \io_memory_read_reg[0] ;
  input RsTx;
  input [6:0]Q;
  input \io_memory_read_reg[1] ;
  input [4:0]data5;
  input \io_memory_read_reg[1]_0 ;
  input [3:0]ms_timer_cnt_reg;
  input [3:0]\io_memory_read_reg[4] ;
  input \io_memory_read_reg[0]_0 ;
  input \io_memory_read_reg[0]_1 ;
  input \io_memory_read_reg[5] ;
  input [6:0]led;
  input [6:0]\io_memory_read_reg[7] ;
  input \io_memory_read_reg[6] ;
  input \io_memory_read_reg[7]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire EnableTimer;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_2_n_0 ;
  wire \FSM_onehot_state[6]_i_3_n_0 ;
  wire \FSM_onehot_state[6]_i_4_n_0 ;
  wire \FSM_onehot_state[6]_i_5_n_0 ;
  wire \FSM_onehot_state[6]_i_6_n_0 ;
  wire \FSM_onehot_state[6]_i_7_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  wire [6:0]Q;
  wire ResetCounter;
  wire ResetTimer;
  wire RsTx;
  wire Shift;
  wire \baud_counter[5]_i_1__0_n_0 ;
  wire \baud_counter[6]_i_1__0_n_0 ;
  wire \baud_counter[7]_i_2_n_0 ;
  wire \baud_counter[8]_i_4__0_n_0 ;
  wire [8:0]baud_counter_reg;
  wire [3:0]bit_counter_reg;
  wire clk50;
  wire [4:0]data5;
  wire error_int;
  wire error_int_i_1_n_0;
  wire error_int_i_2_n_0;
  wire error_int_i_3_n_0;
  wire \io_memory_read[0]_i_2_n_0 ;
  wire \io_memory_read[0]_i_4_n_0 ;
  wire \io_memory_read[1]_i_2_n_0 ;
  wire \io_memory_read[1]_i_3_n_0 ;
  wire \io_memory_read[1]_i_6_n_0 ;
  wire \io_memory_read[2]_i_2_n_0 ;
  wire \io_memory_read[2]_i_3_n_0 ;
  wire \io_memory_read[3]_i_2_n_0 ;
  wire \io_memory_read[3]_i_3_n_0 ;
  wire \io_memory_read[4]_i_2_n_0 ;
  wire \io_memory_read[4]_i_5_n_0 ;
  wire \io_memory_read[5]_i_3_n_0 ;
  wire \io_memory_read[6]_i_3_n_0 ;
  wire \io_memory_read[7]_i_3_n_0 ;
  wire \io_memory_read_reg[0] ;
  wire \io_memory_read_reg[0]_0 ;
  wire \io_memory_read_reg[0]_1 ;
  wire \io_memory_read_reg[1] ;
  wire \io_memory_read_reg[1]_0 ;
  wire [3:0]\io_memory_read_reg[4] ;
  wire \io_memory_read_reg[5] ;
  wire \io_memory_read_reg[6] ;
  wire [6:0]\io_memory_read_reg[7] ;
  wire \io_memory_read_reg[7]_0 ;
  wire [6:0]led;
  wire [3:0]ms_timer_cnt_reg;
  wire [3:0]out;
  wire [8:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire r_parity;
  wire rst;
  wire [7:0]rx_data;
  wire rx_data_strobe;
  wire rx_new_data_reg;
  wire rx_new_data_reg_0;
  wire [0:0]rx_status_read;
  wire \shift_reg_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *)
  LUT2 #(
    .INIT(4'hE))
    \FSM_onehot_state[1]_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(rx_data_strobe),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFAAAAAAAA))
    \FSM_onehot_state[3]_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(bit_counter_reg[1]),
        .I2(bit_counter_reg[0]),
        .I3(bit_counter_reg[3]),
        .I4(bit_counter_reg[2]),
        .I5(Shift),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002000))
    \FSM_onehot_state[5]_i_1
       (.I0(Shift),
        .I1(bit_counter_reg[2]),
        .I2(bit_counter_reg[3]),
        .I3(bit_counter_reg[0]),
        .I4(bit_counter_reg[1]),
        .O(\FSM_onehot_state[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF54))
    \FSM_onehot_state[6]_i_1
       (.I0(\FSM_onehot_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_state[6]_i_3_n_0 ),
        .O(\FSM_onehot_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *)
  LUT4 #(
    .INIT(16'hFFFB))
    \FSM_onehot_state[6]_i_2
       (.I0(baud_counter_reg[2]),
        .I1(baud_counter_reg[7]),
        .I2(baud_counter_reg[1]),
        .I3(\FSM_onehot_state[6]_i_4_n_0 ),
        .O(\FSM_onehot_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA))
    \FSM_onehot_state[6]_i_3
       (.I0(\FSM_onehot_state[6]_i_5_n_0 ),
        .I1(\FSM_onehot_state[6]_i_6_n_0 ),
        .I2(\FSM_onehot_state[6]_i_7_n_0 ),
        .I3(baud_counter_reg[6]),
        .I4(baud_counter_reg[5]),
        .I5(baud_counter_reg[4]),
        .O(\FSM_onehot_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F))
    \FSM_onehot_state[6]_i_4
       (.I0(baud_counter_reg[6]),
        .I1(baud_counter_reg[3]),
        .I2(baud_counter_reg[4]),
        .I3(baud_counter_reg[5]),
        .I4(baud_counter_reg[8]),
        .I5(baud_counter_reg[0]),
        .O(\FSM_onehot_state[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *)
  LUT5 #(
    .INIT(32'hFFFCFEFE))
    \FSM_onehot_state[6]_i_5
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(Shift),
        .I2(rx_data_strobe),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(RsTx),
        .O(\FSM_onehot_state[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *)
  LUT3 #(
    .INIT(8'hFB))
    \FSM_onehot_state[6]_i_6
       (.I0(baud_counter_reg[1]),
        .I1(baud_counter_reg[7]),
        .I2(baud_counter_reg[2]),
        .O(\FSM_onehot_state[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *)
  LUT4 #(
    .INIT(16'hDFFF))
    \FSM_onehot_state[6]_i_7
       (.I0(baud_counter_reg[8]),
        .I1(baud_counter_reg[3]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(baud_counter_reg[0]),
        .O(\FSM_onehot_state[6]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b1))
    \FSM_onehot_state_reg[0]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\<const0> ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[1]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[2]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[3]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[4]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(Shift),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[5]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "POWER:0000001,IDLE:0000010,START:0000100,SHIFT:0010000,DONE:1000000,COUNT:0001000,STOP:0100000" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_state_reg[6]
       (.C(clk50),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(rx_data_strobe),
        .R(\<const0> ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair6" *)
  LUT1 #(
    .INIT(2'h1))
    \baud_counter[0]_i_1__0
       (.I0(baud_counter_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *)
  LUT2 #(
    .INIT(4'h6))
    \baud_counter[1]_i_1__0
       (.I0(baud_counter_reg[0]),
        .I1(baud_counter_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *)
  LUT3 #(
    .INIT(8'h6A))
    \baud_counter[2]_i_1__0
       (.I0(baud_counter_reg[2]),
        .I1(baud_counter_reg[0]),
        .I2(baud_counter_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \baud_counter[3]_i_1__0
       (.I0(baud_counter_reg[3]),
        .I1(baud_counter_reg[1]),
        .I2(baud_counter_reg[0]),
        .I3(baud_counter_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \baud_counter[4]_i_1__0
       (.I0(baud_counter_reg[4]),
        .I1(baud_counter_reg[2]),
        .I2(baud_counter_reg[0]),
        .I3(baud_counter_reg[1]),
        .I4(baud_counter_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \baud_counter[5]_i_1__0
       (.I0(baud_counter_reg[5]),
        .I1(baud_counter_reg[3]),
        .I2(baud_counter_reg[4]),
        .I3(baud_counter_reg[1]),
        .I4(baud_counter_reg[0]),
        .I5(baud_counter_reg[2]),
        .O(\baud_counter[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA))
    \baud_counter[6]_i_1__0
       (.I0(baud_counter_reg[6]),
        .I1(baud_counter_reg[5]),
        .I2(\baud_counter[7]_i_2_n_0 ),
        .I3(baud_counter_reg[4]),
        .I4(baud_counter_reg[3]),
        .O(\baud_counter[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA))
    \baud_counter[7]_i_1__0
       (.I0(baud_counter_reg[7]),
        .I1(baud_counter_reg[3]),
        .I2(baud_counter_reg[4]),
        .I3(\baud_counter[7]_i_2_n_0 ),
        .I4(baud_counter_reg[5]),
        .I5(baud_counter_reg[6]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *)
  LUT3 #(
    .INIT(8'h7F))
    \baud_counter[7]_i_2
       (.I0(baud_counter_reg[1]),
        .I1(baud_counter_reg[0]),
        .I2(baud_counter_reg[2]),
        .O(\baud_counter[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4))
    \baud_counter[8]_i_1__0
       (.I0(\FSM_onehot_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(Shift),
        .O(ResetTimer));
  LUT3 #(
    .INIT(8'hFE))
    \baud_counter[8]_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(EnableTimer));
  LUT5 #(
    .INIT(32'hAA6AAAAA))
    \baud_counter[8]_i_3__0
       (.I0(baud_counter_reg[8]),
        .I1(baud_counter_reg[6]),
        .I2(baud_counter_reg[5]),
        .I3(\baud_counter[8]_i_4__0_n_0 ),
        .I4(baud_counter_reg[7]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *)
  LUT5 #(
    .INIT(32'h7FFFFFFF))
    \baud_counter[8]_i_4__0
       (.I0(baud_counter_reg[2]),
        .I1(baud_counter_reg[0]),
        .I2(baud_counter_reg[1]),
        .I3(baud_counter_reg[4]),
        .I4(baud_counter_reg[3]),
        .O(\baud_counter[8]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[0]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[0]),
        .Q(baud_counter_reg[0]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[1]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[1]),
        .Q(baud_counter_reg[1]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[2]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[2]),
        .Q(baud_counter_reg[2]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[3]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[3]),
        .Q(baud_counter_reg[3]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[4]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[4]),
        .Q(baud_counter_reg[4]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[5]
       (.C(clk50),
        .CE(EnableTimer),
        .D(\baud_counter[5]_i_1__0_n_0 ),
        .Q(baud_counter_reg[5]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[6]
       (.C(clk50),
        .CE(EnableTimer),
        .D(\baud_counter[6]_i_1__0_n_0 ),
        .Q(baud_counter_reg[6]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[7]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[7]),
        .Q(baud_counter_reg[7]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[8]
       (.C(clk50),
        .CE(EnableTimer),
        .D(p_0_in[8]),
        .Q(baud_counter_reg[8]),
        .R(ResetTimer));
  (* SOFT_HLUTNM = "soft_lutpair7" *)
  LUT1 #(
    .INIT(2'h1))
    \bit_counter[0]_i_1__0
       (.I0(bit_counter_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *)
  LUT2 #(
    .INIT(4'h6))
    \bit_counter[1]_i_1__0
       (.I0(bit_counter_reg[0]),
        .I1(bit_counter_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *)
  LUT3 #(
    .INIT(8'h6A))
    \bit_counter[2]_i_1__0
       (.I0(bit_counter_reg[2]),
        .I1(bit_counter_reg[1]),
        .I2(bit_counter_reg[0]),
        .O(p_0_in__0[2]));
  LUT2 #(
    .INIT(4'hE))
    \bit_counter[3]_i_1__0
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(ResetCounter));
  (* SOFT_HLUTNM = "soft_lutpair3" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \bit_counter[3]_i_2
       (.I0(bit_counter_reg[3]),
        .I1(bit_counter_reg[0]),
        .I2(bit_counter_reg[1]),
        .I3(bit_counter_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[0]
       (.C(clk50),
        .CE(Shift),
        .D(p_0_in__0[0]),
        .Q(bit_counter_reg[0]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[1]
       (.C(clk50),
        .CE(Shift),
        .D(p_0_in__0[1]),
        .Q(bit_counter_reg[1]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[2]
       (.C(clk50),
        .CE(Shift),
        .D(p_0_in__0[2]),
        .Q(bit_counter_reg[2]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[3]
       (.C(clk50),
        .CE(Shift),
        .D(p_0_in__0[3]),
        .Q(bit_counter_reg[3]),
        .R(ResetCounter));
  LUT5 #(
    .INIT(32'hD7FFD700))
    error_int_i_1
       (.I0(\shift_reg_reg_n_0_[9] ),
        .I1(error_int_i_2_n_0),
        .I2(error_int_i_3_n_0),
        .I3(rx_data_strobe),
        .I4(error_int),
        .O(error_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h96696996))
    error_int_i_2
       (.I0(r_parity),
        .I1(rx_data[6]),
        .I2(rx_data[7]),
        .I3(rx_data[2]),
        .I4(rx_data[3]),
        .O(error_int_i_2_n_0));
  LUT4 #(
    .INIT(16'h9669))
    error_int_i_3
       (.I0(rx_data[1]),
        .I1(rx_data[0]),
        .I2(rx_data[5]),
        .I3(rx_data[4]),
        .O(error_int_i_3_n_0));
  FDRE #(
    .INIT(1'b0))
    error_int_reg
       (.C(clk50),
        .CE(\<const1> ),
        .D(error_int_i_1_n_0),
        .Q(error_int),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[0]_i_2
       (.I0(ms_timer_cnt_reg[0]),
        .I1(\io_memory_read_reg[4] [0]),
        .I2(\io_memory_read_reg[0]_0 ),
        .I3(data5[0]),
        .I4(\io_memory_read_reg[0]_1 ),
        .I5(\io_memory_read[0]_i_4_n_0 ),
        .O(\io_memory_read[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[0]_i_4
       (.I0(rx_status_read),
        .I1(rx_data[0]),
        .I2(out[2]),
        .I3(\io_memory_read_reg[7] [0]),
        .I4(out[0]),
        .I5(led[0]),
        .O(\io_memory_read[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80))
    \io_memory_read[1]_i_1
       (.I0(Q[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5000F2F2))
    \io_memory_read[1]_i_2
       (.I0(out[2]),
        .I1(\io_memory_read[1]_i_3_n_0 ),
        .I2(\io_memory_read_reg[1] ),
        .I3(data5[1]),
        .I4(out[3]),
        .I5(\io_memory_read_reg[1]_0 ),
        .O(\io_memory_read[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000200000002FFFF))
    \io_memory_read[1]_i_3
       (.I0(\io_memory_read[1]_i_6_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(Shift),
        .I3(rx_data_strobe),
        .I4(out[0]),
        .I5(rx_data[1]),
        .O(\io_memory_read[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01))
    \io_memory_read[1]_i_6
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\io_memory_read[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80))
    \io_memory_read[2]_i_1
       (.I0(Q[1]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[2]_i_2
       (.I0(ms_timer_cnt_reg[1]),
        .I1(\io_memory_read_reg[4] [1]),
        .I2(\io_memory_read_reg[0]_0 ),
        .I3(data5[2]),
        .I4(\io_memory_read_reg[0]_1 ),
        .I5(\io_memory_read[2]_i_3_n_0 ),
        .O(\io_memory_read[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[2]_i_3
       (.I0(error_int),
        .I1(rx_data[2]),
        .I2(out[2]),
        .I3(\io_memory_read_reg[7] [1]),
        .I4(out[0]),
        .I5(led[1]),
        .O(\io_memory_read[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80))
    \io_memory_read[3]_i_1
       (.I0(Q[2]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[3]_i_2
       (.I0(ms_timer_cnt_reg[2]),
        .I1(\io_memory_read_reg[4] [2]),
        .I2(\io_memory_read_reg[0]_0 ),
        .I3(data5[3]),
        .I4(\io_memory_read_reg[0]_1 ),
        .I5(\io_memory_read[3]_i_3_n_0 ),
        .O(\io_memory_read[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088))
    \io_memory_read[3]_i_3
       (.I0(rx_data[3]),
        .I1(out[2]),
        .I2(\io_memory_read_reg[7] [2]),
        .I3(out[0]),
        .I4(led[2]),
        .O(\io_memory_read[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80))
    \io_memory_read[4]_i_1
       (.I0(Q[3]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0))
    \io_memory_read[4]_i_2
       (.I0(ms_timer_cnt_reg[3]),
        .I1(\io_memory_read_reg[4] [3]),
        .I2(\io_memory_read_reg[0]_0 ),
        .I3(data5[4]),
        .I4(\io_memory_read_reg[0]_1 ),
        .I5(\io_memory_read[4]_i_5_n_0 ),
        .O(\io_memory_read[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088))
    \io_memory_read[4]_i_5
       (.I0(rx_data[4]),
        .I1(out[2]),
        .I2(\io_memory_read_reg[7] [3]),
        .I3(out[0]),
        .I4(led[3]),
        .O(\io_memory_read[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F80))
    \io_memory_read[5]_i_1
       (.I0(Q[4]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read_reg[5] ),
        .I4(\io_memory_read[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA))
    \io_memory_read[5]_i_3
       (.I0(led[4]),
        .I1(\io_memory_read_reg[7] [4]),
        .I2(rx_data[5]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[3]),
        .O(\io_memory_read[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F80))
    \io_memory_read[6]_i_1
       (.I0(Q[5]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read_reg[6] ),
        .I4(\io_memory_read[6]_i_3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA))
    \io_memory_read[6]_i_3
       (.I0(led[5]),
        .I1(\io_memory_read_reg[7] [5]),
        .I2(rx_data[6]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[3]),
        .O(\io_memory_read[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F80))
    \io_memory_read[7]_i_1
       (.I0(Q[6]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\io_memory_read_reg[7]_0 ),
        .I4(\io_memory_read[7]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA))
    \io_memory_read[7]_i_3
       (.I0(led[6]),
        .I1(\io_memory_read_reg[7] [6]),
        .I2(rx_data[7]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[3]),
        .O(\io_memory_read[7]_i_3_n_0 ));
  MUXF7 \io_memory_read_reg[0]_i_1
       (.I0(\io_memory_read[0]_i_2_n_0 ),
        .I1(\io_memory_read_reg[0] ),
        .O(D[0]),
        .S(out[1]));
  LUT5 #(
    .INIT(32'h0000EEE0))
    rx_new_data_i_1
       (.I0(rx_new_data_reg),
        .I1(rx_new_data_reg_0),
        .I2(rx_data_strobe),
        .I3(rx_status_read),
        .I4(rst),
        .O(\FSM_onehot_state_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[0]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[1]),
        .Q(rx_data[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[1]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[2]),
        .Q(rx_data[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[2]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[3]),
        .Q(rx_data[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[3]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[4]),
        .Q(rx_data[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[4]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[5]),
        .Q(rx_data[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[5]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[6]),
        .Q(rx_data[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[6]
       (.C(clk50),
        .CE(Shift),
        .D(rx_data[7]),
        .Q(rx_data[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[7]
       (.C(clk50),
        .CE(Shift),
        .D(r_parity),
        .Q(rx_data[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[8]
       (.C(clk50),
        .CE(Shift),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(r_parity),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_reg_reg[9]
       (.C(clk50),
        .CE(Shift),
        .D(RsTx),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(\<const0> ));
endmodule

module tx
   (io_space_wb_i_7_0,
    \bbstub_dAddress[31] ,
    \seven_segment_reg_reg[0] ,
    RsRx,
    MemWrite,
    out,
    data_space_wb_reg,
    rx_new_data_reg,
    Q,
    clk50);
  output io_space_wb_i_7_0;
  output \bbstub_dAddress[31] ;
  output \seven_segment_reg_reg[0] ;
  output RsRx;
  input MemWrite;
  input [7:0]out;
  input [23:0]data_space_wb_reg;
  input rx_new_data_reg;
  input [0:0]Q;
  input clk50;

  wire \<const0> ;
  wire \<const1> ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire MemWrite;
  wire [0:0]Q;
  wire ResetCounter;
  wire ResetTimer;
  wire RsRx;
  wire \baud_counter[8]_i_2__0_n_0 ;
  wire \baud_counter[8]_i_4_n_0 ;
  wire [8:0]baud_counter_reg;
  wire \bbstub_dAddress[31] ;
  wire \bit_counter[0]_i_1_n_0 ;
  wire \bit_counter[3]_i_2__0_n_0 ;
  wire [3:0]bit_counter_reg;
  wire clk50;
  wire [23:0]data_space_wb_reg;
  wire io_space_wb_i_3_n_0;
  wire io_space_wb_i_4_n_0;
  wire io_space_wb_i_5_n_0;
  wire io_space_wb_i_7_0;
  wire io_space_wb_i_7_n_0;
  wire [7:0]out;
  wire [8:0]p_0_in;
  wire [3:1]p_0_in__0;
  wire [8:0]p_1_in;
  wire rx_new_data_reg;
  wire \seven_segment_reg_reg[0] ;
  wire [9:1]shift_register;
  wire \shift_register[0]_i_1_n_0 ;
  wire \shift_register[0]_i_3_n_0 ;
  wire \shift_register[0]_i_4_n_0 ;
  wire \shift_register[9]_i_1_n_0 ;
  wire \shift_register[9]_i_2_n_0 ;
  wire \shift_register[9]_i_3_n_0 ;
  wire [2:0]state;

  LUT5 #(
    .INIT(32'hF0F0010D))
    \FSM_sequential_state[0]_i_1
       (.I0(\FSM_sequential_state[2]_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[0]_i_2_n_0 ),
        .I4(state[2]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF))
    \FSM_sequential_state[0]_i_2
       (.I0(baud_counter_reg[3]),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(baud_counter_reg[5]),
        .I3(baud_counter_reg[4]),
        .I4(baud_counter_reg[8]),
        .I5(baud_counter_reg[0]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *)
  LUT4 #(
    .INIT(16'hFFEF))
    \FSM_sequential_state[0]_i_3
       (.I0(baud_counter_reg[6]),
        .I1(baud_counter_reg[1]),
        .I2(baud_counter_reg[7]),
        .I3(baud_counter_reg[2]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h13FF3000))
    \FSM_sequential_state[1]_i_1
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .I4(state[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A))
    \FSM_sequential_state[1]_i_2
       (.I0(state[2]),
        .I1(io_space_wb_i_7_0),
        .I2(MemWrite),
        .I3(\shift_register[0]_i_4_n_0 ),
        .I4(\FSM_sequential_state[1]_i_3_n_0 ),
        .I5(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *)
  LUT2 #(
    .INIT(4'hE))
    \FSM_sequential_state[1]_i_3
       (.I0(state[0]),
        .I1(state[1]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF01FFFF))
    \FSM_sequential_state[1]_i_4
       (.I0(baud_counter_reg[3]),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state[1]_i_5_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *)
  LUT4 #(
    .INIT(16'h7FFF))
    \FSM_sequential_state[1]_i_5
       (.I0(baud_counter_reg[5]),
        .I1(baud_counter_reg[4]),
        .I2(baud_counter_reg[8]),
        .I3(baud_counter_reg[0]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *)
  LUT5 #(
    .INIT(32'hFFF3A000))
    \FSM_sequential_state[2]_i_1
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *)
  LUT4 #(
    .INIT(16'h0040))
    \FSM_sequential_state[2]_i_2
       (.I0(bit_counter_reg[0]),
        .I1(bit_counter_reg[1]),
        .I2(bit_counter_reg[3]),
        .I3(bit_counter_reg[2]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF))
    \FSM_sequential_state[2]_i_3
       (.I0(data_space_wb_reg[0]),
        .I1(data_space_wb_reg[3]),
        .I2(data_space_wb_reg[2]),
        .I3(data_space_wb_reg[1]),
        .I4(MemWrite),
        .I5(io_space_wb_i_7_0),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "LOAD:001,SHIFT:011,COUNT:010,WAIT:100,IDLE:000,iSTATE:101" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_sequential_state_reg[0]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "LOAD:001,SHIFT:011,COUNT:010,WAIT:100,IDLE:000,iSTATE:101" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_sequential_state_reg[1]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(\<const0> ));
  (* FSM_ENCODED_STATES = "LOAD:001,SHIFT:011,COUNT:010,WAIT:100,IDLE:000,iSTATE:101" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_sequential_state_reg[2]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\<const0> ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair18" *)
  LUT1 #(
    .INIT(2'h1))
    \baud_counter[0]_i_1
       (.I0(baud_counter_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *)
  LUT2 #(
    .INIT(4'h6))
    \baud_counter[1]_i_1
       (.I0(baud_counter_reg[0]),
        .I1(baud_counter_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *)
  LUT3 #(
    .INIT(8'h6A))
    \baud_counter[2]_i_1
       (.I0(baud_counter_reg[2]),
        .I1(baud_counter_reg[0]),
        .I2(baud_counter_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \baud_counter[3]_i_1
       (.I0(baud_counter_reg[3]),
        .I1(baud_counter_reg[1]),
        .I2(baud_counter_reg[0]),
        .I3(baud_counter_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \baud_counter[4]_i_1
       (.I0(baud_counter_reg[4]),
        .I1(baud_counter_reg[2]),
        .I2(baud_counter_reg[0]),
        .I3(baud_counter_reg[1]),
        .I4(baud_counter_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCCC))
    \baud_counter[5]_i_1
       (.I0(baud_counter_reg[4]),
        .I1(baud_counter_reg[5]),
        .I2(baud_counter_reg[2]),
        .I3(baud_counter_reg[0]),
        .I4(baud_counter_reg[1]),
        .I5(baud_counter_reg[3]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *)
  LUT4 #(
    .INIT(16'hAA6A))
    \baud_counter[6]_i_1
       (.I0(baud_counter_reg[6]),
        .I1(baud_counter_reg[4]),
        .I2(baud_counter_reg[5]),
        .I3(\baud_counter[8]_i_4_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *)
  LUT5 #(
    .INIT(32'h9AAAAAAA))
    \baud_counter[7]_i_1
       (.I0(baud_counter_reg[7]),
        .I1(\baud_counter[8]_i_4_n_0 ),
        .I2(baud_counter_reg[5]),
        .I3(baud_counter_reg[4]),
        .I4(baud_counter_reg[6]),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'h2))
    \baud_counter[8]_i_1
       (.I0(state[0]),
        .I1(state[2]),
        .O(ResetTimer));
  LUT3 #(
    .INIT(8'h10))
    \baud_counter[8]_i_2__0
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\baud_counter[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA))
    \baud_counter[8]_i_3
       (.I0(baud_counter_reg[8]),
        .I1(baud_counter_reg[6]),
        .I2(baud_counter_reg[4]),
        .I3(baud_counter_reg[5]),
        .I4(\baud_counter[8]_i_4_n_0 ),
        .I5(baud_counter_reg[7]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *)
  LUT4 #(
    .INIT(16'h7FFF))
    \baud_counter[8]_i_4
       (.I0(baud_counter_reg[2]),
        .I1(baud_counter_reg[0]),
        .I2(baud_counter_reg[1]),
        .I3(baud_counter_reg[3]),
        .O(\baud_counter[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[0]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[0]),
        .Q(baud_counter_reg[0]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[1]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[1]),
        .Q(baud_counter_reg[1]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[2]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[2]),
        .Q(baud_counter_reg[2]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[3]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[3]),
        .Q(baud_counter_reg[3]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[4]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[4]),
        .Q(baud_counter_reg[4]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[5]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[5]),
        .Q(baud_counter_reg[5]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[6]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[6]),
        .Q(baud_counter_reg[6]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[7]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[7]),
        .Q(baud_counter_reg[7]),
        .R(ResetTimer));
  FDRE #(
    .INIT(1'b0))
    \baud_counter_reg[8]
       (.C(clk50),
        .CE(\baud_counter[8]_i_2__0_n_0 ),
        .D(p_0_in[8]),
        .Q(baud_counter_reg[8]),
        .R(ResetTimer));
  LUT1 #(
    .INIT(2'h1))
    \bit_counter[0]_i_1
       (.I0(bit_counter_reg[0]),
        .O(\bit_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *)
  LUT2 #(
    .INIT(4'h6))
    \bit_counter[1]_i_1
       (.I0(bit_counter_reg[1]),
        .I1(bit_counter_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *)
  LUT3 #(
    .INIT(8'h6A))
    \bit_counter[2]_i_1
       (.I0(bit_counter_reg[2]),
        .I1(bit_counter_reg[0]),
        .I2(bit_counter_reg[1]),
        .O(p_0_in__0[2]));
  LUT3 #(
    .INIT(8'h04))
    \bit_counter[3]_i_1
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(ResetCounter));
  LUT3 #(
    .INIT(8'h40))
    \bit_counter[3]_i_2__0
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\bit_counter[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \bit_counter[3]_i_3
       (.I0(bit_counter_reg[3]),
        .I1(bit_counter_reg[1]),
        .I2(bit_counter_reg[0]),
        .I3(bit_counter_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[0]
       (.C(clk50),
        .CE(\bit_counter[3]_i_2__0_n_0 ),
        .D(\bit_counter[0]_i_1_n_0 ),
        .Q(bit_counter_reg[0]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[1]
       (.C(clk50),
        .CE(\bit_counter[3]_i_2__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(bit_counter_reg[1]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[2]
       (.C(clk50),
        .CE(\bit_counter[3]_i_2__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(bit_counter_reg[2]),
        .R(ResetCounter));
  FDRE #(
    .INIT(1'b0))
    \bit_counter_reg[3]
       (.C(clk50),
        .CE(\bit_counter[3]_i_2__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(bit_counter_reg[3]),
        .R(ResetCounter));
  LUT4 #(
    .INIT(16'hFFFD))
    data_memory_reg_0_i_2
       (.I0(data_space_wb_reg[9]),
        .I1(data_space_wb_reg[22]),
        .I2(data_space_wb_reg[11]),
        .I3(data_space_wb_reg[23]),
        .O(\bbstub_dAddress[31] ));
  LUT5 #(
    .INIT(32'hBBBBBBB8))
    \io_memory_read[0]_i_3
       (.I0(Q),
        .I1(data_space_wb_reg[2]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\seven_segment_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF))
    io_space_wb_i_2
       (.I0(io_space_wb_i_3_n_0),
        .I1(\bbstub_dAddress[31] ),
        .I2(io_space_wb_i_4_n_0),
        .I3(io_space_wb_i_5_n_0),
        .I4(rx_new_data_reg),
        .I5(io_space_wb_i_7_n_0),
        .O(io_space_wb_i_7_0));
  LUT4 #(
    .INIT(16'hFFFE))
    io_space_wb_i_3
       (.I0(data_space_wb_reg[15]),
        .I1(data_space_wb_reg[14]),
        .I2(data_space_wb_reg[17]),
        .I3(data_space_wb_reg[16]),
        .O(io_space_wb_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF))
    io_space_wb_i_4
       (.I0(data_space_wb_reg[7]),
        .I1(data_space_wb_reg[8]),
        .I2(data_space_wb_reg[5]),
        .I3(data_space_wb_reg[4]),
        .O(io_space_wb_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFFF))
    io_space_wb_i_5
       (.I0(data_space_wb_reg[13]),
        .I1(data_space_wb_reg[12]),
        .I2(data_space_wb_reg[6]),
        .I3(data_space_wb_reg[10]),
        .O(io_space_wb_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001))
    io_space_wb_i_7
       (.I0(data_space_wb_reg[19]),
        .I1(data_space_wb_reg[18]),
        .I2(data_space_wb_reg[20]),
        .I3(data_space_wb_reg[21]),
        .O(io_space_wb_i_7_n_0));
  LUT4 #(
    .INIT(16'hFF08))
    \shift_register[0]_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\shift_register[0]_i_3_n_0 ),
        .O(\shift_register[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *)
  LUT2 #(
    .INIT(4'h2))
    \shift_register[0]_i_2
       (.I0(shift_register[1]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h0000000000010000))
    \shift_register[0]_i_3
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(io_space_wb_i_7_0),
        .I4(MemWrite),
        .I5(\shift_register[0]_i_4_n_0 ),
        .O(\shift_register[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD))
    \shift_register[0]_i_4
       (.I0(data_space_wb_reg[1]),
        .I1(data_space_wb_reg[2]),
        .I2(data_space_wb_reg[3]),
        .I3(data_space_wb_reg[0]),
        .O(\shift_register[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[1]_i_1
       (.I0(out[0]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[2]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[2]_i_1
       (.I0(out[1]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[3]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[3]_i_1
       (.I0(out[2]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[4]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[4]_i_1
       (.I0(out[3]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[5]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[5]_i_1
       (.I0(out[4]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[6]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[6]_i_1
       (.I0(out[5]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[7]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *)
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[7]_i_1
       (.I0(out[6]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[8]),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'hB8))
    \shift_register[8]_i_1
       (.I0(out[7]),
        .I1(\shift_register[0]_i_3_n_0 ),
        .I2(shift_register[9]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hCACACACACFCACACA))
    \shift_register[9]_i_1
       (.I0(shift_register[9]),
        .I1(\shift_register[9]_i_2_n_0 ),
        .I2(\shift_register[0]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(\shift_register[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996))
    \shift_register[9]_i_2
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(\shift_register[9]_i_3_n_0 ),
        .O(\shift_register[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996))
    \shift_register[9]_i_3
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[7]),
        .I3(out[6]),
        .O(\shift_register[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[0]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(RsRx),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[1]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(shift_register[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[2]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(shift_register[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[3]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(shift_register[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[4]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(shift_register[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[5]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(shift_register[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[6]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(shift_register[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[7]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(shift_register[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b1))
    \shift_register_reg[8]
       (.C(clk50),
        .CE(\shift_register[0]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(shift_register[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0))
    \shift_register_reg[9]
       (.C(clk50),
        .CE(\<const1> ),
        .D(\shift_register[9]_i_1_n_0 ),
        .Q(shift_register[9]),
        .R(\<const0> ));
endmodule

module vga_ctl2
   (Hsync,
    Vsync,
    \bbstub_dAddress[19] ,
    \bbstub_dAddress[16] ,
    \bbstub_dAddress[27] ,
    vgaBlue,
    vgaGreen,
    vgaRed,
    in0,
    clk50,
    rst,
    MemWrite,
    out,
    p_2_in,
    Q,
    data_memory_read_wb,
    data_space_wb,
    instruction_reg_0,
    io_space_wb,
    valid_upper_vga_address_wb);
  output Hsync;
  output Vsync;
  output \bbstub_dAddress[19] ;
  output \bbstub_dAddress[16] ;
  output \bbstub_dAddress[27] ;
  output [3:0]vgaBlue;
  output [3:0]vgaGreen;
  output [3:0]vgaRed;
  output [31:0]in0;
  input clk50;
  input rst;
  input MemWrite;
  input [29:0]out;
  input [31:0]p_2_in;
  input [24:0]Q;
  input [31:0]data_memory_read_wb;
  input data_space_wb;
  input [31:0]instruction_reg_0;
  input io_space_wb;
  input valid_upper_vga_address_wb;

  wire \<const1> ;
  wire Hsync;
  wire MemWrite;
  wire [24:0]Q;
  wire Vsync;
  wire \bbstub_dAddress[16] ;
  wire \bbstub_dAddress[19] ;
  wire \bbstub_dAddress[27] ;
  wire blank;
  wire blank_d;
  wire blank_d2;
  wire clk50;
  wire [31:0]data_memory_read_wb;
  wire data_space_wb;
  wire hs;
  wire hs_d;
  wire [31:0]in0;
  wire [31:0]instruction_reg_0;
  wire io_space_wb;
  wire [29:0]out;
  wire [31:0]p_2_in;
  wire [9:0]pixel_x;
  wire [8:0]pixel_y;
  wire rst;
  wire valid_upper_vga_address_wb;
  wire [3:0]vgaBlue;
  wire [3:0]vgaGreen;
  wire [3:0]vgaRed;
  wire vs;
  wire vs_d;

  VCC VCC
       (.P(\<const1> ));
  FDCE blank_d2_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(blank_d),
        .Q(blank_d2));
  FDCE blank_d_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(blank),
        .Q(blank_d));
  charGen2 charGen
       (.MemWrite(MemWrite),
        .Q(pixel_y),
        .\bbstub_dAddress[16] (\bbstub_dAddress[16] ),
        .\bbstub_dAddress[19] (\bbstub_dAddress[19] ),
        .\bbstub_dAddress[27] (\bbstub_dAddress[27] ),
        .blank_d2(blank_d2),
        .char_ram_reg_0(pixel_x),
        .char_ram_reg_3(Q),
        .clk50(clk50),
        .data_memory_read_wb(data_memory_read_wb),
        .data_space_wb(data_space_wb),
        .in0(in0),
        .instruction_reg_0(instruction_reg_0),
        .io_space_wb(io_space_wb),
        .out(out),
        .p_2_in(p_2_in),
        .valid_upper_vga_address_wb(valid_upper_vga_address_wb),
        .vgaBlue(vgaBlue),
        .vgaGreen(vgaGreen),
        .vgaRed(vgaRed));
  FDCE hs_d2_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(hs_d),
        .Q(Hsync));
  FDCE hs_d_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(hs),
        .Q(hs_d));
  vga_timing vga_timing
       (.Q(pixel_y),
        .blank(blank),
        .clk50(clk50),
        .hs(hs),
        .rst(rst),
        .vs(vs),
        .\x_reg_reg[9]_0 (pixel_x));
  FDCE vs_d2_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(vs_d),
        .Q(Vsync));
  FDCE vs_d_reg
       (.C(clk50),
        .CE(\<const1> ),
        .CLR(rst),
        .D(vs),
        .Q(vs_d));
endmodule

module vga_timing
   (Q,
    \x_reg_reg[9]_0 ,
    hs,
    vs,
    blank,
    clk50,
    rst);
  output [8:0]Q;
  output [9:0]\x_reg_reg[9]_0 ;
  output hs;
  output vs;
  output blank;
  input clk50;
  input rst;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]Q;
  wire blank;
  wire clk50;
  wire hs;
  wire pixel_en;
  wire pixel_en_i_1_n_0;
  wire [9:9]pixel_y__0;
  wire rst;
  wire vs;
  wire vs_d_i_2_n_0;
  wire [9:0]x_next;
  wire \x_reg[4]_i_1_n_0 ;
  wire \x_reg[6]_i_1_n_0 ;
  wire \x_reg[7]_i_2_n_0 ;
  wire \x_reg[9]_i_2_n_0 ;
  wire \x_reg[9]_i_3_n_0 ;
  wire [9:0]\x_reg_reg[9]_0 ;
  wire [9:0]y_next;
  wire y_reg;
  wire \y_reg[8]_i_2_n_0 ;
  wire \y_reg[9]_i_1_n_0 ;
  wire \y_reg[9]_i_4_n_0 ;
  wire \y_reg[9]_i_5_n_0 ;
  wire \y_reg[9]_i_6_n_0 ;
  wire \y_reg[9]_i_7_n_0 ;
  wire \y_reg[9]_i_8_n_0 ;
  wire \y_reg[9]_i_9_n_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair27" *)
  LUT5 #(
    .INIT(32'hFFEEFFEA))
    blank_d_i_1
       (.I0(vs_d_i_2_n_0),
        .I1(\x_reg_reg[9]_0 [9]),
        .I2(\x_reg_reg[9]_0 [8]),
        .I3(pixel_y__0),
        .I4(\x_reg_reg[9]_0 [7]),
        .O(blank));
  LUT6 #(
    .INIT(64'hFFBFBFBFBFBFBFFF))
    hs_d_i_1
       (.I0(\x_reg_reg[9]_0 [8]),
        .I1(\x_reg_reg[9]_0 [9]),
        .I2(\x_reg_reg[9]_0 [7]),
        .I3(\x_reg_reg[9]_0 [5]),
        .I4(\x_reg_reg[9]_0 [6]),
        .I5(\x_reg_reg[9]_0 [4]),
        .O(hs));
  LUT2 #(
    .INIT(4'h1))
    pixel_en_i_1
       (.I0(pixel_en),
        .I1(rst),
        .O(pixel_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    pixel_en_reg
       (.C(clk50),
        .CE(\<const1> ),
        .D(pixel_en_i_1_n_0),
        .Q(pixel_en),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF))
    vs_d_i_1
       (.I0(vs_d_i_2_n_0),
        .I1(Q[1]),
        .I2(pixel_y__0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(vs));
  (* SOFT_HLUTNM = "soft_lutpair29" *)
  LUT4 #(
    .INIT(16'h8000))
    vs_d_i_2
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(vs_d_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *)
  LUT1 #(
    .INIT(2'h1))
    \x_reg[0]_i_1
       (.I0(\x_reg_reg[9]_0 [0]),
        .O(x_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *)
  LUT2 #(
    .INIT(4'h6))
    \x_reg[1]_i_1
       (.I0(\x_reg_reg[9]_0 [1]),
        .I1(\x_reg_reg[9]_0 [0]),
        .O(x_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *)
  LUT3 #(
    .INIT(8'h6A))
    \x_reg[2]_i_1
       (.I0(\x_reg_reg[9]_0 [2]),
        .I1(\x_reg_reg[9]_0 [1]),
        .I2(\x_reg_reg[9]_0 [0]),
        .O(x_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \x_reg[3]_i_1
       (.I0(\x_reg_reg[9]_0 [3]),
        .I1(\x_reg_reg[9]_0 [0]),
        .I2(\x_reg_reg[9]_0 [1]),
        .I3(\x_reg_reg[9]_0 [2]),
        .O(x_next[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \x_reg[4]_i_1
       (.I0(\x_reg_reg[9]_0 [4]),
        .I1(\x_reg_reg[9]_0 [3]),
        .I2(\x_reg_reg[9]_0 [0]),
        .I3(\x_reg_reg[9]_0 [1]),
        .I4(\x_reg_reg[9]_0 [2]),
        .O(\x_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AA8AAAAA))
    \x_reg[5]_i_1
       (.I0(\x_reg[7]_i_2_n_0 ),
        .I1(\x_reg_reg[9]_0 [6]),
        .I2(\x_reg_reg[9]_0 [9]),
        .I3(\x_reg_reg[9]_0 [7]),
        .I4(\x_reg_reg[9]_0 [8]),
        .I5(\x_reg_reg[9]_0 [5]),
        .O(x_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *)
  LUT3 #(
    .INIT(8'h6A))
    \x_reg[6]_i_1
       (.I0(\x_reg_reg[9]_0 [6]),
        .I1(\x_reg[7]_i_2_n_0 ),
        .I2(\x_reg_reg[9]_0 [5]),
        .O(\x_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \x_reg[7]_i_1
       (.I0(\x_reg_reg[9]_0 [7]),
        .I1(\x_reg_reg[9]_0 [5]),
        .I2(\x_reg[7]_i_2_n_0 ),
        .I3(\x_reg_reg[9]_0 [6]),
        .O(x_next[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *)
  LUT5 #(
    .INIT(32'h80000000))
    \x_reg[7]_i_2
       (.I0(\x_reg_reg[9]_0 [4]),
        .I1(\x_reg_reg[9]_0 [3]),
        .I2(\x_reg_reg[9]_0 [0]),
        .I3(\x_reg_reg[9]_0 [1]),
        .I4(\x_reg_reg[9]_0 [2]),
        .O(\x_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDDDD00D00000))
    \x_reg[8]_i_1
       (.I0(\x_reg_reg[9]_0 [9]),
        .I1(\x_reg[9]_i_2_n_0 ),
        .I2(\x_reg_reg[9]_0 [6]),
        .I3(\x_reg[9]_i_3_n_0 ),
        .I4(\x_reg_reg[9]_0 [7]),
        .I5(\x_reg_reg[9]_0 [8]),
        .O(x_next[8]));
  LUT6 #(
    .INIT(64'hA2AAAAAA0C000000))
    \x_reg[9]_i_1
       (.I0(\x_reg[9]_i_2_n_0 ),
        .I1(\x_reg_reg[9]_0 [6]),
        .I2(\x_reg[9]_i_3_n_0 ),
        .I3(\x_reg_reg[9]_0 [7]),
        .I4(\x_reg_reg[9]_0 [8]),
        .I5(\x_reg_reg[9]_0 [9]),
        .O(x_next[9]));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF))
    \x_reg[9]_i_2
       (.I0(\x_reg[7]_i_2_n_0 ),
        .I1(\x_reg_reg[9]_0 [6]),
        .I2(\x_reg_reg[9]_0 [5]),
        .I3(\x_reg_reg[9]_0 [1]),
        .I4(\x_reg_reg[9]_0 [7]),
        .I5(\x_reg_reg[9]_0 [8]),
        .O(\x_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF))
    \x_reg[9]_i_3
       (.I0(\x_reg_reg[9]_0 [5]),
        .I1(\x_reg_reg[9]_0 [2]),
        .I2(\x_reg_reg[9]_0 [1]),
        .I3(\x_reg_reg[9]_0 [0]),
        .I4(\x_reg_reg[9]_0 [3]),
        .I5(\x_reg_reg[9]_0 [4]),
        .O(\x_reg[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[0]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[0]),
        .Q(\x_reg_reg[9]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[1]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[1]),
        .Q(\x_reg_reg[9]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[2]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[2]),
        .Q(\x_reg_reg[9]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[3]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[3]),
        .Q(\x_reg_reg[9]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[4]
       (.C(clk50),
        .CE(pixel_en),
        .D(\x_reg[4]_i_1_n_0 ),
        .Q(\x_reg_reg[9]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[5]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[5]),
        .Q(\x_reg_reg[9]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[6]
       (.C(clk50),
        .CE(pixel_en),
        .D(\x_reg[6]_i_1_n_0 ),
        .Q(\x_reg_reg[9]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[7]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[7]),
        .Q(\x_reg_reg[9]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[8]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[8]),
        .Q(\x_reg_reg[9]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0))
    \x_reg_reg[9]
       (.C(clk50),
        .CE(pixel_en),
        .D(x_next[9]),
        .Q(\x_reg_reg[9]_0 [9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair33" *)
  LUT1 #(
    .INIT(2'h1))
    \y_reg[0]_i_1
       (.I0(Q[0]),
        .O(y_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *)
  LUT2 #(
    .INIT(4'h6))
    \y_reg[1]_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(y_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *)
  LUT3 #(
    .INIT(8'h6A))
    \y_reg[2]_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(y_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \y_reg[3]_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(y_next[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \y_reg[4]_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(y_next[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000))
    \y_reg[5]_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(y_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *)
  LUT2 #(
    .INIT(4'h6))
    \y_reg[6]_i_1
       (.I0(Q[6]),
        .I1(\y_reg[8]_i_2_n_0 ),
        .O(y_next[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *)
  LUT3 #(
    .INIT(8'h6A))
    \y_reg[7]_i_1
       (.I0(Q[7]),
        .I1(\y_reg[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(y_next[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \y_reg[8]_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\y_reg[8]_i_2_n_0 ),
        .O(y_next[8]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \y_reg[8]_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\y_reg[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABAA))
    \y_reg[9]_i_1
       (.I0(rst),
        .I1(\y_reg[9]_i_4_n_0 ),
        .I2(\y_reg[9]_i_5_n_0 ),
        .I3(\x_reg[7]_i_2_n_0 ),
        .O(\y_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000))
    \y_reg[9]_i_2
       (.I0(\x_reg[7]_i_2_n_0 ),
        .I1(pixel_en),
        .I2(\x_reg_reg[9]_0 [5]),
        .I3(\y_reg[9]_i_6_n_0 ),
        .I4(\x_reg_reg[9]_0 [9]),
        .I5(\x_reg_reg[9]_0 [6]),
        .O(y_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA))
    \y_reg[9]_i_3
       (.I0(pixel_y__0),
        .I1(\y_reg[9]_i_7_n_0 ),
        .I2(Q[8]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(y_next[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE))
    \y_reg[9]_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\y_reg[9]_i_6_n_0 ),
        .I5(\y_reg[9]_i_8_n_0 ),
        .O(\y_reg[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7))
    \y_reg[9]_i_5
       (.I0(pixel_en),
        .I1(pixel_y__0),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\y_reg[9]_i_9_n_0 ),
        .O(\y_reg[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *)
  LUT2 #(
    .INIT(4'hB))
    \y_reg[9]_i_6
       (.I0(\x_reg_reg[9]_0 [7]),
        .I1(\x_reg_reg[9]_0 [8]),
        .O(\y_reg[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *)
  LUT5 #(
    .INIT(32'h7FFFFFFF))
    \y_reg[9]_i_7
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\y_reg[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \y_reg[9]_i_8
       (.I0(\x_reg_reg[9]_0 [5]),
        .I1(\x_reg_reg[9]_0 [6]),
        .O(\y_reg[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF))
    \y_reg[9]_i_9
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\x_reg_reg[9]_0 [9]),
        .I3(Q[3]),
        .O(\y_reg[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[0]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[0]),
        .Q(Q[0]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[1]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[1]),
        .Q(Q[1]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[2]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[2]),
        .Q(Q[2]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[3]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[3]),
        .Q(Q[3]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[4]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[4]),
        .Q(Q[4]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[5]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[5]),
        .Q(Q[5]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[6]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[6]),
        .Q(Q[6]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[7]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[7]),
        .Q(Q[7]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[8]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[8]),
        .Q(Q[8]),
        .R(\y_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \y_reg_reg[9]
       (.C(clk50),
        .CE(y_reg),
        .D(y_next[9]),
        .Q(pixel_y__0),
        .R(\y_reg[9]_i_1_n_0 ));
endmodule
