verilog xil_defaultlib --include "../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/815b/src/SPI_Master.v" \
"../../../bd/design_1/ipshared/815b/hdl/mySPI_Peripheral_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/815b/hdl/mySPI_Peripheral_v1_0.v" \
"../../../bd/design_1/ip/design_1_mySPI_Peripheral_0_2/sim/design_1_mySPI_Peripheral_0_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
