# Washing_Machine_FSM_Project
This project implements a finite state machine (FSM) to model the operation of a washing machine. The design is written in Verilog and includes a testbench for functional verification.
