{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550453284779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550453284779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 19:28:04 2019 " "Processing started: Sun Feb 17 19:28:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550453284779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1550453284779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1550453284779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1550453285219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1550453285219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../lab5/HexDriver.sv" "" { Text "D:/385lab/lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1550453296333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/385lab/lab5/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /385lab/lab5/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../lab5/HexDriver.sv" "" { Text "D:/385lab/lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_chip " "Found entity 1: IR_chip" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/IR.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_chip " "Found entity 1: MAR_chip" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/MAR.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/MAR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_chip " "Found entity 1: MDR_chip" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/MDR.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/pc.sv 3 3 " "Found 3 design units, including 3 entities, in source file updated_ece385_lab6_provided_spring_2018/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296373 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_chip " "Found entity 2: PC_chip" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296373 ""} { "Info" "ISGN_ENTITY_NAME" "3 PC_MUX " "Found entity 3: PC_MUX" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/ALU.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/bus.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/testbench.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550453296383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550453296383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1550453296433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(42) " "Verilog HDL or VHDL warning at slc3.sv(42): object \"MIO_EN\" assigned a value but never read" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550453296453 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1550453296453 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1550453296453 "|slc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "d0" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296463 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_input 0 datapath.sv(7) " "Net \"IR_input\" at datapath.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1550453296463 "|slc3|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus slc3:my_slc\|datapath:d0\|bus:b " "Elaborating entity \"bus\" for hierarchy \"slc3:my_slc\|datapath:d0\|bus:b\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "b" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296463 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(14) " "Verilog HDL Case Statement information at bus.sv(14): all case item expressions in this case statement are onehot" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/bus.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/bus.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1550453296463 "|slc3|datapath:d0|bus:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter slc3:my_slc\|datapath:d0\|Program_Counter:pc " "Elaborating entity \"Program_Counter\" for hierarchy \"slc3:my_slc\|datapath:d0\|Program_Counter:pc\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "pc" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX slc3:my_slc\|datapath:d0\|Program_Counter:pc\|PC_MUX:p_mux " "Elaborating entity \"PC_MUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|Program_Counter:pc\|PC_MUX:p_mux\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "p_mux" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.sv(49) " "Verilog HDL assignment warning at PC.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1550453296463 "|slc3|datapath:d0|Program_Counter:pc|PC_MUX:p_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_chip slc3:my_slc\|datapath:d0\|Program_Counter:pc\|PC_chip:chip " "Elaborating entity \"PC_chip\" for hierarchy \"slc3:my_slc\|datapath:d0\|Program_Counter:pc\|PC_chip:chip\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/PC.sv" "chip" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/PC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_chip slc3:my_slc\|datapath:d0\|IR_chip:ir " "Elaborating entity \"IR_chip\" for hierarchy \"slc3:my_slc\|datapath:d0\|IR_chip:ir\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "ir" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_chip slc3:my_slc\|datapath:d0\|MAR_chip:mar " "Elaborating entity \"MAR_chip\" for hierarchy \"slc3:my_slc\|datapath:d0\|MAR_chip:mar\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "mar" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_chip slc3:my_slc\|datapath:d0\|MDR_chip:mdr " "Elaborating entity \"MDR_chip\" for hierarchy \"slc3:my_slc\|datapath:d0\|MDR_chip:mdr\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "mdr" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550453296483 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550453296603 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_parser " "Entity \"memory_parser\" contains only dangling pins" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "D:/385lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1550453296613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/385lab/lab6/output_files/lab6.map.smsg " "Generated suppressed messages file D:/385lab/lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1550453296733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550453296743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 19:28:16 2019 " "Processing ended: Sun Feb 17 19:28:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550453296743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550453296743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550453296743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1550453296743 ""}
