# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pratica1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ryane/OneDrive/Documentos/quartus/pratica1 {C:/Users/ryane/OneDrive/Documentos/quartus/pratica1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+C:/Users/ryane/OneDrive/Documentos/quartus/pratica1 {C:/Users/ryane/OneDrive/Documentos/quartus/pratica1/toplevel.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module toplevel
# ** Error: C:/Users/ryane/OneDrive/Documentos/quartus/pratica1/toplevel.v(22): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./pratica1_run_msim_rtl_verilog.do line 9
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/ryane/OneDrive/Documentos/quartus/pratica1 {C:/Users/ryane/OneDrive/Documentos/quartus/pratica1/topleve..."
