#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb  2 14:45:10 2023
# Process ID: 17920
# Current directory: E:/files/A0_fpga_learn/ZYNQ_7010_FPGA/e203_7010
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3856 E:\files\A0_fpga_learn\ZYNQ_7010_FPGA\e203_7010\e203_7010.xpr
# Log file: E:/files/A0_fpga_learn/ZYNQ_7010_FPGA/e203_7010/vivado.log
# Journal file: E:/files/A0_fpga_learn/ZYNQ_7010_FPGA/e203_7010\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/files/A0_fpga_learn/ZYNQ_7010_FPGA/e203_7010/e203_7010.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/files/A0_fpga_learn/ZYNQ_7010_FPGA/e203_7010/e203_7010.srcs/sources_1/imports/hdl/mmcm_wrapper.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ip_mmcm.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ip_mmcm_clk_wiz_0_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 942.027 ; gain = 214.035
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 17:15:01 2023...
