<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Interrupt Enable Register"><title>imxrt_ral::usb::USBINTR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module USBINTR</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module USBINTR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>usb</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">usb</a></div><h1>Module <span>USBINTR</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1011/usb.rs.html#847">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Interrupt Enable Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="AAE/index.html" title="mod imxrt_ral::usb::USBINTR::AAE">AAE</a></dt><dd>Async Advance Interrupt Enable When this bit is one and the AAI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="FRE/index.html" title="mod imxrt_ral::usb::USBINTR::FRE">FRE</a></dt><dd>Frame List Rollover Interrupt Enable When this bit is one and the FRI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="NAKE/index.html" title="mod imxrt_ral::usb::USBINTR::NAKE">NAKE</a></dt><dd>NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="PCE/index.html" title="mod imxrt_ral::usb::USBINTR::PCE">PCE</a></dt><dd>Port Change Detect Interrupt Enable When this bit is one and the PCI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="SEE/index.html" title="mod imxrt_ral::usb::USBINTR::SEE">SEE</a></dt><dd>System Error Interrupt Enable When this bit is one and the SEI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="SLE/index.html" title="mod imxrt_ral::usb::USBINTR::SLE">SLE</a></dt><dd>Sleep Interrupt Enable When this bit is one and the SLI bit in n_n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="SRE/index.html" title="mod imxrt_ral::usb::USBINTR::SRE">SRE</a></dt><dd>SOF Received Interrupt Enable When this bit is one and the SRI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="TIE0/index.html" title="mod imxrt_ral::usb::USBINTR::TIE0">TIE0</a></dt><dd>General Purpose Timer #0 Interrupt Enable When this bit is one and the TI0 bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="TIE1/index.html" title="mod imxrt_ral::usb::USBINTR::TIE1">TIE1</a></dt><dd>General Purpose Timer #1 Interrupt Enable When this bit is one and the TI1 bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="UAIE/index.html" title="mod imxrt_ral::usb::USBINTR::UAIE">UAIE</a></dt><dd>USB Host Asynchronous Interrupt Enable When this bit is one, and the UAI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold</dd><dt><a class="mod" href="UE/index.html" title="mod imxrt_ral::usb::USBINTR::UE">UE</a></dt><dd>USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="UEE/index.html" title="mod imxrt_ral::usb::USBINTR::UEE">UEE</a></dt><dd>USB Error Interrupt Enable When this bit is one and the UEI bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="ULPIE/index.html" title="mod imxrt_ral::usb::USBINTR::ULPIE">ULPIE</a></dt><dd>ULPI Interrupt Enable When this bit is one and the UPLII bit in n_USBSTS register is a one the controller will issue an interrupt</dd><dt><a class="mod" href="UPIE/index.html" title="mod imxrt_ral::usb::USBINTR::UPIE">UPIE</a></dt><dd>USB Host Periodic Interrupt Enable When this bit is one, and the UPI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold</dd><dt><a class="mod" href="URE/index.html" title="mod imxrt_ral::usb::USBINTR::URE">URE</a></dt><dd>USB Reset Interrupt Enable When this bit is one and the URI bit in n_USBSTS register is a one the controller will issue an interrupt</dd></dl></section></div></main></body></html>