// Seed: 2120173362
module module_0;
  assign id_1 = 1 ? id_1 : id_1;
  wire id_4;
  id_5(
      .id_0(1 - id_1), .id_1(1), .id_2(id_3), .id_3(1), .id_4(~(1'b0))
  );
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_16,
    output uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    input supply0 id_14
);
  always @(negedge 1 == id_7 or id_1) begin
    id_0 <= 1;
  end
  module_0();
endmodule
