{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/charbuf/charbuf.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/charbuf_80x60/charbuf_mono_80x60.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/charbuf_uart/charbuf_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/demo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/display480p.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/gowin_prom/gowin_prom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/rom_font_1bit/rom_font_1bit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/shift_register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/src/uart_tx.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/terminal1/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}