# RISC-V Design Team-1 Statement

## Overview

### Processor

### link to individual statements

### link to individual statements
[Jingting's Personal statement](/statements/Anson.md)

[Zhengran's Personal statement](/statements/Callum.md)

[Tae Hun's Personal statement](/statements/Peter.md)

[Fengye's Personal statement](/statements/Yikai.md)


## Contribution Table

**Note:** o = Main Contributor; v = Co-Author

| Task | Item name |  Jingting | Zhengran | Tae Hun | Fengye |
|------|--------|---------|--------|---------|-------|
| Single cycle | F1 Program | | | | |
| | program counter | | | | |
| | instruction memory | | | | |
| | register file | | | | |
| | alu | | | | |
| | sign extension | | | | |
| | data memory | | | | |
| | control unit | | | | |
| | testbench and debug | | | | |
| Pipeline | PRDE | | | | |
| | PREM | | | | |
| | PRFD | | | | |
| | PRMW | | | | |
| | hazard unit | | | | |
| | testbench and debug | | | | |
| Cache | cache_mem | | | | |
| | top | | | | |
---
(Note: o = Main contributor, v = co-author)
