{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755427146534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755427146546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 16:09:06 2025 " "Processing started: Sun Aug 17 16:09:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755427146546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427146546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FCNN -c FCNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off FCNN -c FCNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427146546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755427147375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755427147375 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "include.v FCNN.v(3) " "Verilog HDL File I/O error at FCNN.v(3): can't open Verilog Design File \"include.v\"" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "dataWidth FCNN.v(14) " "Verilog HDL Compiler Directive warning at FCNN.v(14): text macro \"dataWidth\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "numNeuronLayer1 FCNN.v(102) " "Verilog HDL Compiler Directive warning at FCNN.v(102): text macro \"numNeuronLayer1\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 102 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand FCNN.v(103) " "Verilog HDL syntax error at FCNN.v(103) near text: \"*\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand FCNN.v(104) " "Verilog HDL syntax error at FCNN.v(104) near text: \"*\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "numWeightLayer1 FCNN.v(108) " "Verilog HDL Compiler Directive warning at FCNN.v(108): text macro \"numWeightLayer1\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 108 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "sigmoidSize FCNN.v(108) " "Verilog HDL Compiler Directive warning at FCNN.v(108): text macro \"sigmoidSize\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 108 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "weightIntWidth FCNN.v(108) " "Verilog HDL Compiler Directive warning at FCNN.v(108): text macro \"weightIntWidth\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 108 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "Layer1ActType FCNN.v(108) " "Verilog HDL Compiler Directive warning at FCNN.v(108): text macro \"Layer1ActType\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 108 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand FCNN.v(149) " "Verilog HDL syntax error at FCNN.v(149) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 149 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand FCNN.v(152) " "Verilog HDL syntax error at FCNN.v(152) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "numNeuronLayer2 FCNN.v(168) " "Verilog HDL Compiler Directive warning at FCNN.v(168): text macro \"numNeuronLayer2\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 168 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "numWeightLayer2 FCNN.v(168) " "Verilog HDL Compiler Directive warning at FCNN.v(168): text macro \"numWeightLayer2\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 168 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "Layer2ActType FCNN.v(168) " "Verilog HDL Compiler Directive warning at FCNN.v(168): text macro \"Layer2ActType\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 168 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand FCNN.v(209) " "Verilog HDL syntax error at FCNN.v(209) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 209 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand FCNN.v(212) " "Verilog HDL syntax error at FCNN.v(212) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "numNeuronLayer4 FCNN.v(222) " "Verilog HDL Compiler Directive warning at FCNN.v(222): text macro \"numNeuronLayer4\" is undefined" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 222 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FCNN FCNN.v(5) " "Ignored design unit \"FCNN\" at FCNN.v(5) due to previous errors" {  } { { "FCNN.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/FCNN.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fcnn.v 0 0 " "Found 0 design units, including 0 entities, in source file fcnn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427157916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file layer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_1 " "Found entity 1: Layer_1" {  } { { "Layer_1.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/Layer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755427157926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427157926 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "include.v neuron.v(3) " "Verilog HDL File I/O error at neuron.v(3): can't open Verilog Design File \"include.v\"" {  } { { "neuron.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/neuron.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755427157932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "neuron neuron.v(5) " "Ignored design unit \"neuron\" at neuron.v(5) due to previous errors" {  } { { "neuron.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/neuron.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1755427157932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.v 0 0 " "Found 0 design units, including 0 entities, in source file neuron.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427157932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReLU " "Found entity 1: ReLU" {  } { { "ReLU.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/ReLU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755427157932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427157932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file layer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_2 " "Found entity 1: Layer_2" {  } { { "Layer_2.v" "" { Text "C:/IIT_bombay/Placements/Verification_points/Projects/Self/Layer_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755427157941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427157941 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755427158061 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 17 16:09:18 2025 " "Processing ended: Sun Aug 17 16:09:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755427158061 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755427158061 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755427158061 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755427158061 ""}
