|test_vga_sync
CLK => Div:div_design.CLK
pb1 => bouncy_ball:ball_design.pb1
pb2 => bouncy_ball:ball_design.pb2
pb2 => Psudo_Gen:psudo_rand_design.rst
red_out << VGA_SYNC:vga_design.red_out
green_out << VGA_SYNC:vga_design.green_out
blue_out << VGA_SYNC:vga_design.blue_out
horiz_sync_out << VGA_SYNC:vga_design.horiz_sync_out
vert_sync_out << VGA_SYNC:vga_design.vert_sync_out


|test_vga_sync|VGA_SYNC:vga_design
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_vga_sync|bouncy_ball:ball_design
pb1 => rst.DATAIN
pb1 => Move_Ball.IN1
pb2 => ~NO_FANOUT~
clk => ~NO_FANOUT~
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
vert_sync => m_rst.CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
vert_sync => rst.CLK
vert_sync => dir.CLK
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN13
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
red <= <VCC>
green <= ball_on.DB_MAX_OUTPUT_PORT_TYPE
blue <= ball_on.DB_MAX_OUTPUT_PORT_TYPE


|test_vga_sync|Div:div_design
CLK => t_clkDiv.CLK
clkDiv <= t_clkDiv.DB_MAX_OUTPUT_PORT_TYPE


|test_vga_sync|Psudo_Gen:psudo_rand_design
clk => seed[0].CLK
clk => seed[1].CLK
clk => seed[2].CLK
clk => seed[3].CLK
clk => seed[4].CLK
clk => seed[5].CLK
clk => seed[6].CLK
clk => seed[7].CLK
clk => seed[8].CLK
clk => t_psudo_rand[0].CLK
clk => t_psudo_rand[1].CLK
clk => t_psudo_rand[2].CLK
clk => t_psudo_rand[3].CLK
clk => t_psudo_rand[4].CLK
clk => t_psudo_rand[5].CLK
clk => t_psudo_rand[6].CLK
clk => t_psudo_rand[7].CLK
clk => t_psudo_rand[8].CLK
rst => t_psudo_rand[0].ALOAD
rst => t_psudo_rand[1].ALOAD
rst => t_psudo_rand[2].ALOAD
rst => t_psudo_rand[3].ALOAD
rst => t_psudo_rand[4].ALOAD
rst => t_psudo_rand[5].ALOAD
rst => t_psudo_rand[6].ALOAD
rst => t_psudo_rand[7].ALOAD
rst => t_psudo_rand[8].ALOAD
rst => seed[8].ENA
rst => seed[7].ENA
rst => seed[6].ENA
rst => seed[5].ENA
rst => seed[4].ENA
rst => seed[3].ENA
rst => seed[2].ENA
rst => seed[1].ENA
rst => seed[0].ENA
psudo_rand[0] <= t_psudo_rand[0].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[1] <= t_psudo_rand[1].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[2] <= t_psudo_rand[2].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[3] <= t_psudo_rand[3].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[4] <= t_psudo_rand[4].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[5] <= t_psudo_rand[5].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[6] <= t_psudo_rand[6].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[7] <= t_psudo_rand[7].DB_MAX_OUTPUT_PORT_TYPE
psudo_rand[8] <= t_psudo_rand[8].DB_MAX_OUTPUT_PORT_TYPE


|test_vga_sync|Pipes:pipes_design
clk => ~NO_FANOUT~
horiz_sync => timer[0].CLK
horiz_sync => timer[1].CLK
horiz_sync => timer[2].CLK
horiz_sync => timer[3].CLK
horiz_sync => timer[4].CLK
horiz_sync => timer[5].CLK
horiz_sync => timer[6].CLK
horiz_sync => timer[7].CLK
horiz_sync => timer[8].CLK
horiz_sync => timer[9].CLK
horiz_sync => pipe_3_h[0].CLK
horiz_sync => pipe_3_h[1].CLK
horiz_sync => pipe_3_h[2].CLK
horiz_sync => pipe_3_h[3].CLK
horiz_sync => pipe_3_h[4].CLK
horiz_sync => pipe_3_h[5].CLK
horiz_sync => pipe_3_h[6].CLK
horiz_sync => pipe_3_h[7].CLK
horiz_sync => pipe_3_h[8].CLK
horiz_sync => pipe_3_h[9].CLK
horiz_sync => pipe_3_x_pos[0].CLK
horiz_sync => pipe_3_x_pos[1].CLK
horiz_sync => pipe_3_x_pos[2].CLK
horiz_sync => pipe_3_x_pos[3].CLK
horiz_sync => pipe_3_x_pos[4].CLK
horiz_sync => pipe_3_x_pos[5].CLK
horiz_sync => pipe_3_x_pos[6].CLK
horiz_sync => pipe_3_x_pos[7].CLK
horiz_sync => pipe_3_x_pos[8].CLK
horiz_sync => pipe_3_x_pos[9].CLK
horiz_sync => pipe_3_x_pos[10].CLK
horiz_sync => pipe_2_h[0].CLK
horiz_sync => pipe_2_h[1].CLK
horiz_sync => pipe_2_h[2].CLK
horiz_sync => pipe_2_h[3].CLK
horiz_sync => pipe_2_h[4].CLK
horiz_sync => pipe_2_h[5].CLK
horiz_sync => pipe_2_h[6].CLK
horiz_sync => pipe_2_h[7].CLK
horiz_sync => pipe_2_h[8].CLK
horiz_sync => pipe_2_h[9].CLK
horiz_sync => pipe_2_x_pos[0].CLK
horiz_sync => pipe_2_x_pos[1].CLK
horiz_sync => pipe_2_x_pos[2].CLK
horiz_sync => pipe_2_x_pos[3].CLK
horiz_sync => pipe_2_x_pos[4].CLK
horiz_sync => pipe_2_x_pos[5].CLK
horiz_sync => pipe_2_x_pos[6].CLK
horiz_sync => pipe_2_x_pos[7].CLK
horiz_sync => pipe_2_x_pos[8].CLK
horiz_sync => pipe_2_x_pos[9].CLK
horiz_sync => pipe_2_x_pos[10].CLK
horiz_sync => pipe_1_h[0].CLK
horiz_sync => pipe_1_h[1].CLK
horiz_sync => pipe_1_h[2].CLK
horiz_sync => pipe_1_h[3].CLK
horiz_sync => pipe_1_h[4].CLK
horiz_sync => pipe_1_h[5].CLK
horiz_sync => pipe_1_h[6].CLK
horiz_sync => pipe_1_h[7].CLK
horiz_sync => pipe_1_h[8].CLK
horiz_sync => pipe_1_h[9].CLK
horiz_sync => pipe_1_x_pos[0].CLK
horiz_sync => pipe_1_x_pos[1].CLK
horiz_sync => pipe_1_x_pos[2].CLK
horiz_sync => pipe_1_x_pos[3].CLK
horiz_sync => pipe_1_x_pos[4].CLK
horiz_sync => pipe_1_x_pos[5].CLK
horiz_sync => pipe_1_x_pos[6].CLK
horiz_sync => pipe_1_x_pos[7].CLK
horiz_sync => pipe_1_x_pos[8].CLK
horiz_sync => pipe_1_x_pos[9].CLK
horiz_sync => pipe_1_x_pos[10].CLK
pipe_h[0] => pipe_1_h.DATAA
pipe_h[0] => pipe_2_h.DATAA
pipe_h[0] => pipe_3_h.DATAA
pipe_h[1] => pipe_1_h.DATAA
pipe_h[1] => pipe_2_h.DATAA
pipe_h[1] => pipe_3_h.DATAA
pipe_h[2] => pipe_1_h.DATAA
pipe_h[2] => pipe_2_h.DATAA
pipe_h[2] => pipe_3_h.DATAA
pipe_h[3] => pipe_1_h.DATAA
pipe_h[3] => pipe_2_h.DATAA
pipe_h[3] => pipe_3_h.DATAA
pipe_h[4] => pipe_1_h.DATAA
pipe_h[4] => pipe_2_h.DATAA
pipe_h[4] => pipe_3_h.DATAA
pipe_h[5] => pipe_1_h.DATAA
pipe_h[5] => pipe_2_h.DATAA
pipe_h[5] => pipe_3_h.DATAA
pipe_h[6] => pipe_1_h.DATAA
pipe_h[6] => pipe_2_h.DATAA
pipe_h[6] => pipe_3_h.DATAA
pipe_h[7] => pipe_1_h.DATAA
pipe_h[7] => pipe_2_h.DATAA
pipe_h[7] => pipe_3_h.DATAA
pipe_h[8] => pipe_1_h.DATAA
pipe_h[8] => pipe_2_h.DATAA
pipe_h[8] => pipe_3_h.DATAA
pipe_h[9] => pipe_1_h.DATAA
pipe_h[9] => pipe_2_h.DATAA
pipe_h[9] => pipe_3_h.DATAA
pixel_row[0] => Add2.IN10
pixel_row[0] => LessThan3.IN10
pixel_row[0] => Add4.IN10
pixel_row[0] => LessThan7.IN10
pixel_row[0] => Add6.IN10
pixel_row[0] => LessThan11.IN10
pixel_row[1] => Add2.IN9
pixel_row[1] => LessThan3.IN9
pixel_row[1] => Add4.IN9
pixel_row[1] => LessThan7.IN9
pixel_row[1] => Add6.IN9
pixel_row[1] => LessThan11.IN9
pixel_row[2] => Add2.IN8
pixel_row[2] => LessThan3.IN8
pixel_row[2] => Add4.IN8
pixel_row[2] => LessThan7.IN8
pixel_row[2] => Add6.IN8
pixel_row[2] => LessThan11.IN8
pixel_row[3] => Add2.IN7
pixel_row[3] => LessThan3.IN7
pixel_row[3] => Add4.IN7
pixel_row[3] => LessThan7.IN7
pixel_row[3] => Add6.IN7
pixel_row[3] => LessThan11.IN7
pixel_row[4] => Add2.IN6
pixel_row[4] => LessThan3.IN6
pixel_row[4] => Add4.IN6
pixel_row[4] => LessThan7.IN6
pixel_row[4] => Add6.IN6
pixel_row[4] => LessThan11.IN6
pixel_row[5] => Add2.IN5
pixel_row[5] => LessThan3.IN5
pixel_row[5] => Add4.IN5
pixel_row[5] => LessThan7.IN5
pixel_row[5] => Add6.IN5
pixel_row[5] => LessThan11.IN5
pixel_row[6] => Add2.IN4
pixel_row[6] => LessThan3.IN4
pixel_row[6] => Add4.IN4
pixel_row[6] => LessThan7.IN4
pixel_row[6] => Add6.IN4
pixel_row[6] => LessThan11.IN4
pixel_row[7] => Add2.IN3
pixel_row[7] => LessThan3.IN3
pixel_row[7] => Add4.IN3
pixel_row[7] => LessThan7.IN3
pixel_row[7] => Add6.IN3
pixel_row[7] => LessThan11.IN3
pixel_row[8] => Add2.IN2
pixel_row[8] => LessThan3.IN2
pixel_row[8] => Add4.IN2
pixel_row[8] => LessThan7.IN2
pixel_row[8] => Add6.IN2
pixel_row[8] => LessThan11.IN2
pixel_row[9] => Add2.IN1
pixel_row[9] => LessThan3.IN1
pixel_row[9] => Add4.IN1
pixel_row[9] => LessThan7.IN1
pixel_row[9] => Add6.IN1
pixel_row[9] => LessThan11.IN1
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan5.IN24
pixel_column[0] => LessThan9.IN24
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan5.IN23
pixel_column[1] => LessThan9.IN23
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan5.IN22
pixel_column[2] => LessThan9.IN22
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan5.IN21
pixel_column[3] => LessThan9.IN21
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan5.IN20
pixel_column[4] => LessThan9.IN20
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan5.IN19
pixel_column[5] => LessThan9.IN19
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan5.IN18
pixel_column[6] => LessThan9.IN18
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan5.IN17
pixel_column[7] => LessThan9.IN17
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan5.IN16
pixel_column[8] => LessThan9.IN16
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan5.IN15
pixel_column[9] => LessThan9.IN15
red <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
green <= <VCC>
blue <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE


