<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 3]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration](https://arxiv.org/abs/2512.04527)
*Xingyu Liu,Jiawei Liang,Linfeng Du,Yipu Zhang,Chaofang Ma,Hanwei Fan,Jiang Xu,Wei Zhang*

Main category: cs.AR

TL;DR: FLEX是一个用于混合单元高度合法化任务的FPGA-CPU加速器，通过优化任务分配策略、多粒度流水线技术和针对计算密集型单元移位过程的优化，实现了显著的加速效果。


<details>
  <summary>Details</summary>
Motivation: 混合单元高度合法化任务在物理设计中计算密集且耗时，现有CPU-GPU和多线程CPU解决方案在性能和可扩展性方面仍有改进空间，需要利用FPGA和CPU的互补优势来加速这一过程。

Method: 1. 优化任务分配策略，在FPGA和CPU之间进行高效任务划分以发挥各自优势；2. 采用多粒度流水线技术加速最耗时的步骤——寻找最优放置位置(FOP)；3. 针对FOP中计算密集的单元移位过程进行专门优化，使其与多粒度流水线框架无缝对齐。

Result: FLEX相比最先进的CPU-GPU和多线程CPU合法化器分别实现了18.3倍和5.4倍的加速，同时具有更好的可扩展性，合法化质量分别提高了4%和1%。

Conclusion: FLEX通过创新的FPGA-CPU协同加速架构，在混合单元高度合法化任务中实现了显著的性能提升和更好的可扩展性，同时提高了合法化质量，为物理设计自动化提供了高效的加速解决方案。

Abstract: In this work, we present FLEX, an FPGA-CPU accelerator for mixed-cell-height legalization tasks. We address challenges from the following perspectives. First, we optimize the task assignment strategy and perform an efficient task partition between FPGA and CPU to exploit their complementary strengths. Second, a multi-granularity pipelining technique is employed to accelerate the most time-consuming step, finding optimal placement position (FOP), in legalization. At last, we particularly target the computationally intensive cell shifting process in FOP, optimizing the design to align it seamlessly with the multi-granularity pipelining framework for further speedup. Experimental results show that FLEX achieves up to 18.3x and 5.4x speedups compared to state-of-the-art CPU-GPU and multi-threaded CPU legalizers with better scalability, while improving legalization quality by 4% and 1%.

</details>


### [2] [Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project](https://arxiv.org/abs/2512.04867)
*Bychkov Oleksii,Senysh Taras*

Main category: cs.AR

TL;DR: 提出一种通过神经元级硬件冗余确保神经网络功能稳定的创新方法，使用独立微计算机实现每个神经元，即使在节点故障时也能保持系统运行


<details>
  <summary>Details</summary>
Motivation: 传统Dropout方法主要用于训练阶段的正则化，无法确保神经网络在硬件故障时的运行稳定性。需要一种能在网络运行期间保持功能稳定的方法，特别是在硬件可能发生故障的实际部署场景中。

Method: 采用神经元级硬件冗余架构，将每个神经元实现在独立的微计算机（ESP32）上。当某个计算节点故障时，系统能够继续运行，确保神经网络的功能稳定性。

Result: 该方法能够确保神经网络在硬件故障情况下的功能稳定性，即使单个计算节点失效，系统仍能继续运行，提供了比传统Dropout方法更强的运行期容错能力。

Conclusion: 通过神经元级硬件冗余的方法，实现了神经网络在运行期间的硬件故障容错能力，为神经网络在可靠性要求高的实际应用场景中提供了新的解决方案。

Abstract: This paper presents an innovative approach to ensuring functional stability of neural networks through hardware redundancy at the individual neuron level. Unlike the classical Dropout method, which is used during training for regularization purposes, the proposed system ensures resilience to hardware failures during network operation. Each neuron is implemented on a separate microcomputer (ESP32), allowing the system to continue functioning even when individual computational nodes fail.

</details>


### [3] [Declarative Synthesis and Multi-Objective Optimization of Stripboard Circuit Layouts Using Answer Set Programming](https://arxiv.org/abs/2512.04910)
*Fang Li*

Main category: cs.AR

TL;DR: 使用ASP实现自动条板电路布局设计，通过两阶段求解方法生成紧凑、可制造的布局方案


<details>
  <summary>Details</summary>
Motivation: 解决传统条板电路布局设计复杂、耗时的问题，为电子原型制作和教育提供实用工具，同时展示声明式编程在设计自动化问题中的强大能力

Method: 采用答案集编程（ASP）将布局问题形式化为综合和多目标优化任务，使用两阶段求解方法：先确保可行性，再优化布局质量，通过声明式方式表达复杂的几何和电气约束

Result: 实验结果表明该方法能够为各种复杂度的电路生成紧凑、可制造的布局，在最小化板面积和元件条交叉方面表现良好

Conclusion: 该工作代表了自动条板布局设计的重大进展，为电子原型制作和教育提供了实用工具，同时展示了声明式编程在解决复杂设计自动化问题中的强大能力

Abstract: This paper presents a novel approach to automated stripboard circuit layout design using Answer Set Programming (ASP). The work formulates the layout problem as both a synthesis and multi-objective optimization task that simultaneously generates viable layouts while minimizing board area and component strip crossing. By leveraging ASP's declarative nature, this work expresses complex geometric and electrical constraints in a natural and concise manner. The two-phase solving methodology first ensures feasibility before optimizing layout quality. Experimental results demonstrate that this approach generates compact, manufacturable layouts for a range of circuit complexities. This work represents a significant advancement in automated stripboard layout, offering a practical tool for electronics prototyping and education while showcasing the power of declarative programming for solving complex design automation problems.

</details>
