// Seed: 885251938
module module_0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  always_latch begin
    id_0 = id_1 - id_1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0();
endmodule
module module_3 ();
  wire id_1;
  module_0();
  assign id_1 = id_1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1) id_1 + 1'b0)
  else $display(id_2++, 1'b0, 1'b0, 1, id_1);
endmodule
