{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729669291206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729669291206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:41:29 2024 " "Processing started: Wed Oct 23 15:41:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729669291206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729669291206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_TOP -c DE2_70_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_TOP -c DE2_70_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729669291207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729669292999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_7SEG " "Found entity 1: DEC_7SEG" {  } { { "DEC_7SEG.v" "" { Text "D:/de0/de2/DE2_70_TOP/DEC_7SEG.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669293071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669293071 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_70_top.v 1 1 " "Using design file de2_70_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_TOP " "Found entity 1: DE2_70_TOP" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669293647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669293647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0_DP de2_70_top.v(459) " "Verilog HDL Implicit Net warning at de2_70_top.v(459): created implicit net for \"HEX0_DP\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0_D de2_70_top.v(459) " "Verilog HDL Implicit Net warning at de2_70_top.v(459): created implicit net for \"HEX0_D\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1_DP de2_70_top.v(462) " "Verilog HDL Implicit Net warning at de2_70_top.v(462): created implicit net for \"HEX1_DP\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1_D de2_70_top.v(462) " "Verilog HDL Implicit Net warning at de2_70_top.v(462): created implicit net for \"HEX1_D\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2_DP de2_70_top.v(466) " "Verilog HDL Implicit Net warning at de2_70_top.v(466): created implicit net for \"HEX2_DP\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2_D de2_70_top.v(466) " "Verilog HDL Implicit Net warning at de2_70_top.v(466): created implicit net for \"HEX2_D\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3_DP de2_70_top.v(469) " "Verilog HDL Implicit Net warning at de2_70_top.v(469): created implicit net for \"HEX3_DP\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3_D de2_70_top.v(469) " "Verilog HDL Implicit Net warning at de2_70_top.v(469): created implicit net for \"HEX3_D\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669293648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_TOP " "Elaborating entity \"DE2_70_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729669293651 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_D de2_70_top.v(248) " "Output port \"oHEX0_D\" at de2_70_top.v(248) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293653 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_D de2_70_top.v(250) " "Output port \"oHEX1_D\" at de2_70_top.v(250) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_D de2_70_top.v(252) " "Output port \"oHEX2_D\" at de2_70_top.v(252) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_D de2_70_top.v(254) " "Output port \"oHEX3_D\" at de2_70_top.v(254) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_D de2_70_top.v(256) " "Output port \"oHEX4_D\" at de2_70_top.v(256) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_D de2_70_top.v(258) " "Output port \"oHEX5_D\" at de2_70_top.v(258) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_D de2_70_top.v(260) " "Output port \"oHEX6_D\" at de2_70_top.v(260) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_D de2_70_top.v(262) " "Output port \"oHEX7_D\" at de2_70_top.v(262) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_A de2_70_top.v(278) " "Output port \"oDRAM1_A\" at de2_70_top.v(278) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_BA de2_70_top.v(292) " "Output port \"oDRAM1_BA\" at de2_70_top.v(292) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A de2_70_top.v(300) " "Output port \"oFLASH_A\" at de2_70_top.v(300) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A de2_70_top.v(311) " "Output port \"oSRAM_A\" at de2_70_top.v(311) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_BE_N de2_70_top.v(315) " "Output port \"oSRAM_BE_N\" at de2_70_top.v(315) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_A de2_70_top.v(325) " "Output port \"oOTG_A\" at de2_70_top.v(325) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R de2_70_top.v(364) " "Output port \"oVGA_R\" at de2_70_top.v(364) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G de2_70_top.v(365) " "Output port \"oVGA_G\" at de2_70_top.v(365) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B de2_70_top.v(366) " "Output port \"oVGA_B\" at de2_70_top.v(366) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293654 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_DP de2_70_top.v(249) " "Output port \"oHEX0_DP\" at de2_70_top.v(249) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_DP de2_70_top.v(251) " "Output port \"oHEX1_DP\" at de2_70_top.v(251) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_DP de2_70_top.v(253) " "Output port \"oHEX2_DP\" at de2_70_top.v(253) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_DP de2_70_top.v(255) " "Output port \"oHEX3_DP\" at de2_70_top.v(255) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_DP de2_70_top.v(257) " "Output port \"oHEX4_DP\" at de2_70_top.v(257) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_DP de2_70_top.v(259) " "Output port \"oHEX5_DP\" at de2_70_top.v(259) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_DP de2_70_top.v(261) " "Output port \"oHEX6_DP\" at de2_70_top.v(261) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_DP de2_70_top.v(263) " "Output port \"oHEX7_DP\" at de2_70_top.v(263) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUART_CTS de2_70_top.v(270) " "Output port \"oUART_CTS\" at de2_70_top.v(270) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oIRDA_TXD de2_70_top.v(273) " "Output port \"oIRDA_TXD\" at de2_70_top.v(273) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_LDQM0 de2_70_top.v(280) " "Output port \"oDRAM1_LDQM0\" at de2_70_top.v(280) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_UDQM1 de2_70_top.v(282) " "Output port \"oDRAM1_UDQM1\" at de2_70_top.v(282) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_WE_N de2_70_top.v(284) " "Output port \"oDRAM1_WE_N\" at de2_70_top.v(284) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CAS_N de2_70_top.v(286) " "Output port \"oDRAM1_CAS_N\" at de2_70_top.v(286) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_RAS_N de2_70_top.v(288) " "Output port \"oDRAM1_RAS_N\" at de2_70_top.v(288) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CS_N de2_70_top.v(290) " "Output port \"oDRAM1_CS_N\" at de2_70_top.v(290) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293655 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CLK de2_70_top.v(294) " "Output port \"oDRAM1_CLK\" at de2_70_top.v(294) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CKE de2_70_top.v(296) " "Output port \"oDRAM1_CKE\" at de2_70_top.v(296) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WE_N de2_70_top.v(301) " "Output port \"oFLASH_WE_N\" at de2_70_top.v(301) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_RST_N de2_70_top.v(302) " "Output port \"oFLASH_RST_N\" at de2_70_top.v(302) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WP_N de2_70_top.v(303) " "Output port \"oFLASH_WP_N\" at de2_70_top.v(303) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_BYTE_N de2_70_top.v(305) " "Output port \"oFLASH_BYTE_N\" at de2_70_top.v(305) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_OE_N de2_70_top.v(306) " "Output port \"oFLASH_OE_N\" at de2_70_top.v(306) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CE_N de2_70_top.v(307) " "Output port \"oFLASH_CE_N\" at de2_70_top.v(307) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSC_N de2_70_top.v(312) " "Output port \"oSRAM_ADSC_N\" at de2_70_top.v(312) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSP_N de2_70_top.v(313) " "Output port \"oSRAM_ADSP_N\" at de2_70_top.v(313) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADV_N de2_70_top.v(314) " "Output port \"oSRAM_ADV_N\" at de2_70_top.v(314) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE1_N de2_70_top.v(316) " "Output port \"oSRAM_CE1_N\" at de2_70_top.v(316) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE2 de2_70_top.v(317) " "Output port \"oSRAM_CE2\" at de2_70_top.v(317) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE3_N de2_70_top.v(318) " "Output port \"oSRAM_CE3_N\" at de2_70_top.v(318) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CLK de2_70_top.v(319) " "Output port \"oSRAM_CLK\" at de2_70_top.v(319) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_GW_N de2_70_top.v(320) " "Output port \"oSRAM_GW_N\" at de2_70_top.v(320) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293656 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_OE_N de2_70_top.v(321) " "Output port \"oSRAM_OE_N\" at de2_70_top.v(321) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_WE_N de2_70_top.v(322) " "Output port \"oSRAM_WE_N\" at de2_70_top.v(322) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_CS_N de2_70_top.v(326) " "Output port \"oOTG_CS_N\" at de2_70_top.v(326) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_OE_N de2_70_top.v(327) " "Output port \"oOTG_OE_N\" at de2_70_top.v(327) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_WE_N de2_70_top.v(328) " "Output port \"oOTG_WE_N\" at de2_70_top.v(328) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_RESET_N de2_70_top.v(329) " "Output port \"oOTG_RESET_N\" at de2_70_top.v(329) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK0_N de2_70_top.v(336) " "Output port \"oOTG_DACK0_N\" at de2_70_top.v(336) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK1_N de2_70_top.v(337) " "Output port \"oOTG_DACK1_N\" at de2_70_top.v(337) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_ON de2_70_top.v(340) " "Output port \"oLCD_ON\" at de2_70_top.v(340) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_BLON de2_70_top.v(341) " "Output port \"oLCD_BLON\" at de2_70_top.v(341) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RW de2_70_top.v(342) " "Output port \"oLCD_RW\" at de2_70_top.v(342) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_EN de2_70_top.v(343) " "Output port \"oLCD_EN\" at de2_70_top.v(343) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RS de2_70_top.v(344) " "Output port \"oLCD_RS\" at de2_70_top.v(344) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSD_CLK de2_70_top.v(349) " "Output port \"oSD_CLK\" at de2_70_top.v(349) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oI2C_SCLK de2_70_top.v(352) " "Output port \"oI2C_SCLK\" at de2_70_top.v(352) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_CLOCK de2_70_top.v(359) " "Output port \"oVGA_CLOCK\" at de2_70_top.v(359) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293657 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_HS de2_70_top.v(360) " "Output port \"oVGA_HS\" at de2_70_top.v(360) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_VS de2_70_top.v(361) " "Output port \"oVGA_VS\" at de2_70_top.v(361) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_BLANK_N de2_70_top.v(362) " "Output port \"oVGA_BLANK_N\" at de2_70_top.v(362) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_SYNC_N de2_70_top.v(363) " "Output port \"oVGA_SYNC_N\" at de2_70_top.v(363) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CMD de2_70_top.v(369) " "Output port \"oENET_CMD\" at de2_70_top.v(369) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CS_N de2_70_top.v(370) " "Output port \"oENET_CS_N\" at de2_70_top.v(370) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOW_N de2_70_top.v(371) " "Output port \"oENET_IOW_N\" at de2_70_top.v(371) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOR_N de2_70_top.v(372) " "Output port \"oENET_IOR_N\" at de2_70_top.v(372) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_RESET_N de2_70_top.v(373) " "Output port \"oENET_RESET_N\" at de2_70_top.v(373) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CLK de2_70_top.v(375) " "Output port \"oENET_CLK\" at de2_70_top.v(375) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_DACDAT de2_70_top.v(380) " "Output port \"oAUD_DACDAT\" at de2_70_top.v(380) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_XCK de2_70_top.v(382) " "Output port \"oAUD_XCK\" at de2_70_top.v(382) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTD1_RESET_N de2_70_top.v(388) " "Output port \"oTD1_RESET_N\" at de2_70_top.v(388) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTD2_RESET_N de2_70_top.v(393) " "Output port \"oTD2_RESET_N\" at de2_70_top.v(393) has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1729669293658 "|DE2_70_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/niossoc.v 1 1 " "Using design file qsys/niossoc/synthesis/niossoc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc " "Found entity 1: NiosSoc" {  } { { "niossoc.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669293697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669293697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc NiosSoc:u0 " "Elaborating entity \"NiosSoc\" for hierarchy \"NiosSoc:u0\"" {  } { { "de2_70_top.v" "u0" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669293707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_syspll.v 3 3 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_syspll.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_syspll_dffpipe_l2c " "Found entity 1: NiosSoc_syspll_dffpipe_l2c" {  } { { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294522 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_syspll_stdsync_sv6 " "Found entity 2: NiosSoc_syspll_stdsync_sv6" {  } { { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294522 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosSoc_syspll " "Found entity 3: NiosSoc_syspll" {  } { { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669294522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_syspll NiosSoc:u0\|NiosSoc_syspll:syspll " "Elaborating entity \"NiosSoc_syspll\" for hierarchy \"NiosSoc:u0\|NiosSoc_syspll:syspll\"" {  } { { "niossoc.v" "syspll" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_syspll_stdsync_sv6 NiosSoc:u0\|NiosSoc_syspll:syspll\|NiosSoc_syspll_stdsync_sv6:stdsync2 " "Elaborating entity \"NiosSoc_syspll_stdsync_sv6\" for hierarchy \"NiosSoc:u0\|NiosSoc_syspll:syspll\|NiosSoc_syspll_stdsync_sv6:stdsync2\"" {  } { { "niossoc_syspll.v" "stdsync2" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_syspll_dffpipe_l2c NiosSoc:u0\|NiosSoc_syspll:syspll\|NiosSoc_syspll_stdsync_sv6:stdsync2\|NiosSoc_syspll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NiosSoc_syspll_dffpipe_l2c\" for hierarchy \"NiosSoc:u0\|NiosSoc_syspll:syspll\|NiosSoc_syspll_stdsync_sv6:stdsync2\|NiosSoc_syspll_dffpipe_l2c:dffpipe3\"" {  } { { "niossoc_syspll.v" "dffpipe3" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\"" {  } { { "niossoc_syspll.v" "sd1" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\"" {  } { { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 224 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294589 ""}  } { { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 224 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669294589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v 27 27 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 27 design units and 27 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_ic_data_module " "Found entity 1: NiosSoc_nios2cpu_ic_data_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_nios2cpu_ic_tag_module " "Found entity 2: NiosSoc_nios2cpu_ic_tag_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosSoc_nios2cpu_bht_module " "Found entity 3: NiosSoc_nios2cpu_bht_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosSoc_nios2cpu_register_bank_a_module " "Found entity 4: NiosSoc_nios2cpu_register_bank_a_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosSoc_nios2cpu_register_bank_b_module " "Found entity 5: NiosSoc_nios2cpu_register_bank_b_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosSoc_nios2cpu_dc_tag_module " "Found entity 6: NiosSoc_nios2cpu_dc_tag_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosSoc_nios2cpu_dc_data_module " "Found entity 7: NiosSoc_nios2cpu_dc_data_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosSoc_nios2cpu_dc_victim_module " "Found entity 8: NiosSoc_nios2cpu_dc_victim_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosSoc_nios2cpu_nios2_oci_debug " "Found entity 9: NiosSoc_nios2cpu_nios2_oci_debug" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosSoc_nios2cpu_ociram_sp_ram_module " "Found entity 10: NiosSoc_nios2cpu_ociram_sp_ram_module" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosSoc_nios2cpu_nios2_ocimem " "Found entity 11: NiosSoc_nios2cpu_nios2_ocimem" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosSoc_nios2cpu_nios2_avalon_reg " "Found entity 12: NiosSoc_nios2cpu_nios2_avalon_reg" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosSoc_nios2cpu_nios2_oci_break " "Found entity 13: NiosSoc_nios2cpu_nios2_oci_break" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosSoc_nios2cpu_nios2_oci_xbrk " "Found entity 14: NiosSoc_nios2cpu_nios2_oci_xbrk" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosSoc_nios2cpu_nios2_oci_dbrk " "Found entity 15: NiosSoc_nios2cpu_nios2_oci_dbrk" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosSoc_nios2cpu_nios2_oci_itrace " "Found entity 16: NiosSoc_nios2cpu_nios2_oci_itrace" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosSoc_nios2cpu_nios2_oci_td_mode " "Found entity 17: NiosSoc_nios2cpu_nios2_oci_td_mode" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosSoc_nios2cpu_nios2_oci_dtrace " "Found entity 18: NiosSoc_nios2cpu_nios2_oci_dtrace" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosSoc_nios2cpu_nios2_oci_compute_tm_count " "Found entity 19: NiosSoc_nios2cpu_nios2_oci_compute_tm_count" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosSoc_nios2cpu_nios2_oci_fifowp_inc " "Found entity 20: NiosSoc_nios2cpu_nios2_oci_fifowp_inc" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosSoc_nios2cpu_nios2_oci_fifocount_inc " "Found entity 21: NiosSoc_nios2cpu_nios2_oci_fifocount_inc" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "22 NiosSoc_nios2cpu_nios2_oci_fifo " "Found entity 22: NiosSoc_nios2cpu_nios2_oci_fifo" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "23 NiosSoc_nios2cpu_nios2_oci_pib " "Found entity 23: NiosSoc_nios2cpu_nios2_oci_pib" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "24 NiosSoc_nios2cpu_nios2_oci_im " "Found entity 24: NiosSoc_nios2cpu_nios2_oci_im" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "25 NiosSoc_nios2cpu_nios2_performance_monitors " "Found entity 25: NiosSoc_nios2cpu_nios2_performance_monitors" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "26 NiosSoc_nios2cpu_nios2_oci " "Found entity 26: NiosSoc_nios2cpu_nios2_oci" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""} { "Info" "ISGN_ENTITY_NAME" "27 NiosSoc_nios2cpu " "Found entity 27: NiosSoc_nios2cpu" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669294645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669294645 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_nios2cpu.v(2074) " "Verilog HDL or VHDL warning at niossoc_nios2cpu.v(2074): conditional expression evaluates to a constant" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669294653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_nios2cpu.v(2076) " "Verilog HDL or VHDL warning at niossoc_nios2cpu.v(2076): conditional expression evaluates to a constant" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669294653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_nios2cpu.v(2232) " "Verilog HDL or VHDL warning at niossoc_nios2cpu.v(2232): conditional expression evaluates to a constant" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669294653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_nios2cpu.v(3060) " "Verilog HDL or VHDL warning at niossoc_nios2cpu.v(3060): conditional expression evaluates to a constant" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669294660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu " "Elaborating entity \"NiosSoc_nios2cpu\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\"" {  } { { "niossoc.v" "nios2cpu" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669294691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_test_bench.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_test_bench " "Found entity 1: NiosSoc_nios2cpu_test_bench" {  } { { "niossoc_nios2cpu_test_bench.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669295651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669295651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_test_bench NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench " "Elaborating entity \"NiosSoc_nios2cpu_test_bench\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_test_bench" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 6022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_ic_data_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data " "Elaborating entity \"NiosSoc_nios2cpu_ic_data_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_ic_data" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295752 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669295752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669295944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669295944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_data_module:NiosSoc_nios2cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_ic_tag_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag " "Elaborating entity \"NiosSoc_nios2cpu_ic_tag_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_ic_tag" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669295998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296001 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669296001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abh1 " "Found entity 1: altsyncram_abh1" {  } { { "db/altsyncram_abh1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_abh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669296337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669296337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abh1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_abh1:auto_generated " "Elaborating entity \"altsyncram_abh1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_ic_tag_module:NiosSoc_nios2cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_abh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_bht_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht " "Elaborating entity \"NiosSoc_nios2cpu_bht_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_bht" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669296372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_bht_ram.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296373 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669296373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vg1 " "Found entity 1: altsyncram_1vg1" {  } { { "db/altsyncram_1vg1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_1vg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669296500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669296500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vg1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram\|altsyncram_1vg1:auto_generated " "Elaborating entity \"altsyncram_1vg1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_bht_module:NiosSoc_nios2cpu_bht\|altsyncram:the_altsyncram\|altsyncram_1vg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_register_bank_a_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a " "Elaborating entity \"NiosSoc_nios2cpu_register_bank_a_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_register_bank_a" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296545 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669296545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1dg1 " "Found entity 1: altsyncram_1dg1" {  } { { "db/altsyncram_1dg1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_1dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669296666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669296666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1dg1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1dg1:auto_generated " "Elaborating entity \"altsyncram_1dg1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_register_bank_b_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b " "Elaborating entity \"NiosSoc_nios2cpu_register_bank_b_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_register_bank_b" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296773 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669296773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dg1 " "Found entity 1: altsyncram_2dg1" {  } { { "db/altsyncram_2dg1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_2dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669296929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669296929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2dg1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2dg1:auto_generated " "Elaborating entity \"altsyncram_2dg1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_dc_tag_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag " "Elaborating entity \"NiosSoc_nios2cpu_dc_tag_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_dc_tag" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669296982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_dc_tag_ram.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669296983 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669296983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjg1 " "Found entity 1: altsyncram_vjg1" {  } { { "db/altsyncram_vjg1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_vjg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669297203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669297203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vjg1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vjg1:auto_generated " "Elaborating entity \"altsyncram_vjg1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_tag_module:NiosSoc_nios2cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_dc_data_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data " "Elaborating entity \"NiosSoc_nios2cpu_dc_data_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_dc_data" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 7971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297247 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669297247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669297441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669297441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_data_module:NiosSoc_nios2cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_dc_victim_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim " "Elaborating entity \"NiosSoc_nios2cpu_dc_victim_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_dc_victim" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 8098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297483 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669297483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669297672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669297672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_dc_victim_module:NiosSoc_nios2cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_mult_cell " "Found entity 1: NiosSoc_nios2cpu_mult_cell" {  } { { "niossoc_nios2cpu_mult_cell.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669297704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669297704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_mult_cell NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell " "Elaborating entity \"NiosSoc_nios2cpu_mult_cell\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_mult_cell" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 9828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "niossoc_nios2cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "niossoc_nios2cpu_mult_cell.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297744 ""}  } { { "niossoc_nios2cpu_mult_cell.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669297744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669297862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669297862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297930 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1729669297945 "|DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669297946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297950 ""}  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669297949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669297989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298083 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "niossoc_nios2cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "niossoc_nios2cpu_mult_cell.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669298571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298572 ""}  } { { "niossoc_nios2cpu_mult_cell.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669298572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669298751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669298751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298774 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1729669298789 "|DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669298789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669298794 ""}  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669298794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_opt2.v" "" { Text "D:/de0/de2/DE2_70_TOP/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 10068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_debug NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_debug\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_debug" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niossoc_nios2cpu.v" "the_altera_std_synchronizer" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669299552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299552 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669299552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_ocimem NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem " "Elaborating entity \"NiosSoc_nios2cpu_nios2_ocimem\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_ocimem" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_ociram_sp_ram_module NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram " "Elaborating entity \"NiosSoc_nios2cpu_ociram_sp_ram_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_ociram_sp_ram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "the_altsyncram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosSoc_nios2cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"NiosSoc_nios2cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299620 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669299620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st71 " "Found entity 1: altsyncram_st71" {  } { { "db/altsyncram_st71.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_st71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669299737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669299737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_st71 NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_st71:auto_generated " "Elaborating entity \"altsyncram_st71\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem\|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_st71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_avalon_reg NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg " "Elaborating entity \"NiosSoc_nios2cpu_nios2_avalon_reg\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_avalon_reg" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_break NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_break\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_break" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_xbrk NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_xbrk\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_xbrk" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_dbrk NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_dbrk\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_dbrk" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_itrace NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_itrace:the_NiosSoc_nios2cpu_nios2_oci_itrace " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_itrace\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_itrace:the_NiosSoc_nios2cpu_nios2_oci_itrace\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_itrace" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_dtrace NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_dtrace\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_dtrace" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_td_mode NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace\|NiosSoc_nios2cpu_nios2_oci_td_mode:NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_td_mode\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace\|NiosSoc_nios2cpu_nios2_oci_td_mode:NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_fifo NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_fifo\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669299963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_compute_tm_count NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_compute_tm_count:NiosSoc_nios2cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_compute_tm_count\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_compute_tm_count:NiosSoc_nios2cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_fifowp_inc NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_fifowp_inc:NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_fifowp_inc\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_fifowp_inc:NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_fifocount_inc NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_fifocount_inc:NiosSoc_nios2cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_fifocount_inc\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_nios2_oci_fifocount_inc:NiosSoc_nios2cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "niossoc_nios2cpu.v" "NiosSoc_nios2cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_oci_test_bench.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_oci_test_bench " "Found entity 1: NiosSoc_nios2cpu_oci_test_bench" {  } { { "niossoc_nios2cpu_oci_test_bench.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_oci_test_bench NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_oci_test_bench:the_NiosSoc_nios2cpu_oci_test_bench " "Elaborating entity \"NiosSoc_nios2cpu_oci_test_bench\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo\|NiosSoc_nios2cpu_oci_test_bench:the_NiosSoc_nios2cpu_oci_test_bench\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_oci_test_bench" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_pib NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_pib:the_NiosSoc_nios2cpu_nios2_oci_pib " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_pib\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_pib:the_NiosSoc_nios2cpu_nios2_oci_pib\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_pib" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_nios2_oci_im NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_im:the_NiosSoc_nios2cpu_nios2_oci_im " "Elaborating entity \"NiosSoc_nios2cpu_nios2_oci_im\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_im:the_NiosSoc_nios2cpu_nios2_oci_im\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_nios2_oci_im" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_jtag_debug_module_wrapper " "Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_wrapper" {  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_jtag_debug_module_wrapper NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper " "Elaborating entity \"NiosSoc_nios2cpu_jtag_debug_module_wrapper\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\"" {  } { { "niossoc_nios2cpu.v" "the_NiosSoc_nios2cpu_jtag_debug_module_wrapper" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_tck.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_jtag_debug_module_tck " "Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_tck" {  } { { "niossoc_nios2cpu_jtag_debug_module_tck.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_jtag_debug_module_tck NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck " "Elaborating entity \"NiosSoc_nios2cpu_jtag_debug_module_tck\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck\"" {  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "the_NiosSoc_nios2cpu_jtag_debug_module_tck" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_nios2cpu_jtag_debug_module_sysclk " "Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_sysclk" {  } { { "niossoc_nios2cpu_jtag_debug_module_sysclk.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_nios2cpu_jtag_debug_module_sysclk NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk " "Elaborating entity \"NiosSoc_nios2cpu_jtag_debug_module_sysclk\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk\"" {  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "the_NiosSoc_nios2cpu_jtag_debug_module_sysclk" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\"" {  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "NiosSoc_nios2cpu_jtag_debug_module_phy" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\"" {  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669300209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300210 ""}  } { { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669300210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/alalala/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niossoc_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_sdram_ctrl_input_efifo_module " "Found entity 1: NiosSoc_sdram_ctrl_input_efifo_module" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300230 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_sdram_ctrl " "Found entity 2: NiosSoc_sdram_ctrl" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_sdram_ctrl.v(316) " "Verilog HDL or VHDL warning at niossoc_sdram_ctrl.v(316): conditional expression evaluates to a constant" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669300231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_sdram_ctrl.v(326) " "Verilog HDL or VHDL warning at niossoc_sdram_ctrl.v(326): conditional expression evaluates to a constant" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669300231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_sdram_ctrl.v(336) " "Verilog HDL or VHDL warning at niossoc_sdram_ctrl.v(336): conditional expression evaluates to a constant" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669300231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossoc_sdram_ctrl.v(680) " "Verilog HDL or VHDL warning at niossoc_sdram_ctrl.v(680): conditional expression evaluates to a constant" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729669300234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_sdram_ctrl NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl " "Elaborating entity \"NiosSoc_sdram_ctrl\" for hierarchy \"NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\"" {  } { { "niossoc.v" "sdram_ctrl" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_sdram_ctrl_input_efifo_module NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module " "Elaborating entity \"NiosSoc_sdram_ctrl_input_efifo_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module\"" {  } { { "niossoc_sdram_ctrl.v" "the_NiosSoc_sdram_ctrl_input_efifo_module" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "altera_avalon_mm_bridge.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge NiosSoc:u0\|altera_avalon_mm_bridge:apb " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"NiosSoc:u0\|altera_avalon_mm_bridge:apb\"" {  } { { "niossoc.v" "apb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v 5 5 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_jtag_uart_sim_scfifo_w " "Found entity 1: NiosSoc_jtag_uart_sim_scfifo_w" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300286 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_jtag_uart_scfifo_w " "Found entity 2: NiosSoc_jtag_uart_scfifo_w" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300286 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosSoc_jtag_uart_sim_scfifo_r " "Found entity 3: NiosSoc_jtag_uart_sim_scfifo_r" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300286 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosSoc_jtag_uart_scfifo_r " "Found entity 4: NiosSoc_jtag_uart_scfifo_r" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300286 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosSoc_jtag_uart " "Found entity 5: NiosSoc_jtag_uart" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669300286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_jtag_uart NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart " "Elaborating entity \"NiosSoc_jtag_uart\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\"" {  } { { "niossoc.v" "jtag_uart" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_jtag_uart_scfifo_w NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w " "Elaborating entity \"NiosSoc_jtag_uart_scfifo_w\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\"" {  } { { "niossoc_jtag_uart.v" "the_NiosSoc_jtag_uart_scfifo_w" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niossoc_jtag_uart.v" "wfifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300381 ""}  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669300381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/de0/de2/DE2_70_TOP/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/de0/de2/DE2_70_TOP/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/de0/de2/DE2_70_TOP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/de0/de2/DE2_70_TOP/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/de0/de2/DE2_70_TOP/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669300871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669300871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/de0/de2/DE2_70_TOP/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_jtag_uart_scfifo_r NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r " "Elaborating entity \"NiosSoc_jtag_uart_scfifo_r\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r\"" {  } { { "niossoc_jtag_uart.v" "the_NiosSoc_jtag_uart_scfifo_r" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669300887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic\"" {  } { { "niossoc_jtag_uart.v" "NiosSoc_jtag_uart_alt_jtag_atlantic" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic\"" {  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669301049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301049 ""}  } { { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669301049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_timer.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_timer " "Found entity 1: NiosSoc_timer" {  } { { "niossoc_timer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_timer NiosSoc:u0\|NiosSoc_timer:timer " "Elaborating entity \"NiosSoc_timer\" for hierarchy \"NiosSoc:u0\|NiosSoc_timer:timer\"" {  } { { "niossoc.v" "timer" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_uart0.v 5 5 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_uart0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_uart0_tx " "Found entity 1: NiosSoc_uart0_tx" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301095 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_uart0_rx_stimulus_source " "Found entity 2: NiosSoc_uart0_rx_stimulus_source" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301095 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosSoc_uart0_rx " "Found entity 3: NiosSoc_uart0_rx" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301095 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosSoc_uart0_regs " "Found entity 4: NiosSoc_uart0_regs" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301095 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosSoc_uart0 " "Found entity 5: NiosSoc_uart0" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_uart0 NiosSoc:u0\|NiosSoc_uart0:uart0 " "Elaborating entity \"NiosSoc_uart0\" for hierarchy \"NiosSoc:u0\|NiosSoc_uart0:uart0\"" {  } { { "niossoc.v" "uart0" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_uart0_tx NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx " "Elaborating entity \"NiosSoc_uart0_tx\" for hierarchy \"NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx\"" {  } { { "niossoc_uart0.v" "the_NiosSoc_uart0_tx" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_uart0_rx NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx " "Elaborating entity \"NiosSoc_uart0_rx\" for hierarchy \"NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx\"" {  } { { "niossoc_uart0.v" "the_NiosSoc_uart0_rx" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_uart0_rx_stimulus_source NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx\|NiosSoc_uart0_rx_stimulus_source:the_NiosSoc_uart0_rx_stimulus_source " "Elaborating entity \"NiosSoc_uart0_rx_stimulus_source\" for hierarchy \"NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx\|NiosSoc_uart0_rx_stimulus_source:the_NiosSoc_uart0_rx_stimulus_source\"" {  } { { "niossoc_uart0.v" "the_NiosSoc_uart0_rx_stimulus_source" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_uart0_regs NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs " "Elaborating entity \"NiosSoc_uart0_regs\" for hierarchy \"NiosSoc:u0\|NiosSoc_uart0:uart0\|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs\"" {  } { { "niossoc_uart0.v" "the_NiosSoc_uart0_regs" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_led.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_led " "Found entity 1: NiosSoc_led" {  } { { "niossoc_led.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_led NiosSoc:u0\|NiosSoc_led:led " "Elaborating entity \"NiosSoc_led\" for hierarchy \"NiosSoc:u0\|NiosSoc_led:led\"" {  } { { "niossoc.v" "led" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_dma_0.v 7 7 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_dma_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_dma_0_read_data_mux " "Found entity 1: NiosSoc_dma_0_read_data_mux" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_dma_0_byteenables " "Found entity 2: NiosSoc_dma_0_byteenables" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosSoc_dma_0_fifo_module_fifo_ram_module " "Found entity 3: NiosSoc_dma_0_fifo_module_fifo_ram_module" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosSoc_dma_0_fifo_module " "Found entity 4: NiosSoc_dma_0_fifo_module" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosSoc_dma_0_mem_read " "Found entity 5: NiosSoc_dma_0_mem_read" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosSoc_dma_0_mem_write " "Found entity 6: NiosSoc_dma_0_mem_write" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosSoc_dma_0 " "Found entity 7: NiosSoc_dma_0" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0 NiosSoc:u0\|NiosSoc_dma_0:dma_0 " "Elaborating entity \"NiosSoc_dma_0\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\"" {  } { { "niossoc.v" "dma_0" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_read_data_mux NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_read_data_mux:the_NiosSoc_dma_0_read_data_mux " "Elaborating entity \"NiosSoc_dma_0_read_data_mux\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_read_data_mux:the_NiosSoc_dma_0_read_data_mux\"" {  } { { "niossoc_dma_0.v" "the_NiosSoc_dma_0_read_data_mux" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_byteenables NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_byteenables:the_NiosSoc_dma_0_byteenables " "Elaborating entity \"NiosSoc_dma_0_byteenables\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_byteenables:the_NiosSoc_dma_0_byteenables\"" {  } { { "niossoc_dma_0.v" "the_NiosSoc_dma_0_byteenables" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_fifo_module NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module " "Elaborating entity \"NiosSoc_dma_0_fifo_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\"" {  } { { "niossoc_dma_0.v" "the_NiosSoc_dma_0_fifo_module" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_fifo_module_fifo_ram_module NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram " "Elaborating entity \"NiosSoc_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\"" {  } { { "niossoc_dma_0.v" "NiosSoc_dma_0_fifo_module_fifo_ram" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "niossoc_dma_0.v" "lpm_ram_dp_component" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 225 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301262 ""}  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 225 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669301262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "d:/alalala/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 225 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/alalala/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 225 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbq1 " "Found entity 1: altsyncram_fbq1" {  } { { "db/altsyncram_fbq1.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/altsyncram_fbq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669301512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbq1 NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_fbq1:auto_generated " "Elaborating entity \"altsyncram_fbq1\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_fifo_module:the_NiosSoc_dma_0_fifo_module\|NiosSoc_dma_0_fifo_module_fifo_ram_module:NiosSoc_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_fbq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alalala/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_mem_read NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_mem_read:the_NiosSoc_dma_0_mem_read " "Elaborating entity \"NiosSoc_dma_0_mem_read\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_mem_read:the_NiosSoc_dma_0_mem_read\"" {  } { { "niossoc_dma_0.v" "the_NiosSoc_dma_0_mem_read" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_dma_0_mem_write NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_mem_write:the_NiosSoc_dma_0_mem_write " "Elaborating entity \"NiosSoc_dma_0_mem_write\" for hierarchy \"NiosSoc:u0\|NiosSoc_dma_0:dma_0\|NiosSoc_dma_0_mem_write:the_NiosSoc_dma_0_mem_write\"" {  } { { "niossoc_dma_0.v" "the_NiosSoc_dma_0_mem_write" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_buttom.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_buttom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_buttom " "Found entity 1: NiosSoc_buttom" {  } { { "niossoc_buttom.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_buttom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_buttom NiosSoc:u0\|NiosSoc_buttom:buttom " "Elaborating entity \"NiosSoc_buttom\" for hierarchy \"NiosSoc:u0\|NiosSoc_buttom:buttom\"" {  } { { "niossoc.v" "buttom" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_switch.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_switch " "Found entity 1: NiosSoc_switch" {  } { { "niossoc_switch.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_switch NiosSoc:u0\|NiosSoc_switch:switch " "Elaborating entity \"NiosSoc_switch\" for hierarchy \"NiosSoc:u0\|NiosSoc_switch:switch\"" {  } { { "niossoc.v" "switch" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_hex0.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_hex0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_hex0 " "Found entity 1: NiosSoc_hex0" {  } { { "niossoc_hex0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_hex0 NiosSoc:u0\|NiosSoc_hex0:hex0 " "Elaborating entity \"NiosSoc_hex0\" for hierarchy \"NiosSoc:u0\|NiosSoc_hex0:hex0\"" {  } { { "niossoc.v" "hex0" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosSoc:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator\"" {  } { { "niossoc.v" "nios2cpu_instruction_master_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosSoc:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator\"" {  } { { "niossoc.v" "nios2cpu_data_master_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosSoc:u0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "niossoc.v" "dma_0_write_master_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosSoc:u0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "niossoc.v" "dma_0_read_master_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator\"" {  } { { "niossoc.v" "nios2cpu_jtag_debug_module_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "niossoc.v" "sdram_ctrl_s1_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:apb_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:apb_s0_translator\"" {  } { { "niossoc.v" "apb_s0_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator\"" {  } { { "niossoc.v" "syspll_pll_slave_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "niossoc.v" "dma_0_control_port_slave_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosSoc:u0\|altera_merlin_master_translator:apb_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_translator:apb_m0_translator\"" {  } { { "niossoc.v" "apb_m0_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "niossoc.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "niossoc.v" "timer_s1_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:uart0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:uart0_s1_translator\"" {  } { { "niossoc.v" "uart0_s1_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosSoc:u0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "niossoc.v" "led_s1_translator" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosSoc:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "niossoc.v" "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosSoc:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "niossoc.v" "nios2cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosSoc:u0\|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent\"" {  } { { "niossoc.v" "dma_0_write_master_translator_avalon_universal_master_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosSoc:u0\|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent\"" {  } { { "niossoc.v" "dma_0_read_master_translator_avalon_universal_master_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosSoc:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "niossoc.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosSoc:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669301972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669301972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "niossoc.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosSoc:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "niossoc.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosSoc:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "niossoc.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669301997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "niossoc.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "niossoc.v" "apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "niossoc.v" "syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosSoc:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent\"" {  } { { "niossoc.v" "apb_m0_translator_avalon_universal_master_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosSoc:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "niossoc.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosSoc:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosSoc:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosSoc:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosSoc:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "niossoc.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 4106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_addr_router.sv(48) " "Verilog HDL Declaration information at niossoc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_addr_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_addr_router.sv(49) " "Verilog HDL Declaration information at niossoc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_addr_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_addr_router_default_decode " "Found entity 1: NiosSoc_addr_router_default_decode" {  } { { "niossoc_addr_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302221 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_addr_router " "Found entity 2: NiosSoc_addr_router" {  } { { "niossoc_addr_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router NiosSoc:u0\|NiosSoc_addr_router:addr_router " "Elaborating entity \"NiosSoc_addr_router\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router:addr_router\"" {  } { { "niossoc.v" "addr_router" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_default_decode NiosSoc:u0\|NiosSoc_addr_router:addr_router\|NiosSoc_addr_router_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_addr_router_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router:addr_router\|NiosSoc_addr_router_default_decode:the_default_decode\"" {  } { { "niossoc_addr_router.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_addr_router_001.sv(48) " "Verilog HDL Declaration information at niossoc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_addr_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_addr_router_001.sv(49) " "Verilog HDL Declaration information at niossoc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_addr_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_addr_router_001_default_decode " "Found entity 1: NiosSoc_addr_router_001_default_decode" {  } { { "niossoc_addr_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302248 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_addr_router_001 " "Found entity 2: NiosSoc_addr_router_001" {  } { { "niossoc_addr_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_001 NiosSoc:u0\|NiosSoc_addr_router_001:addr_router_001 " "Elaborating entity \"NiosSoc_addr_router_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_001:addr_router_001\"" {  } { { "niossoc.v" "addr_router_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_001_default_decode NiosSoc:u0\|NiosSoc_addr_router_001:addr_router_001\|NiosSoc_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_addr_router_001_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_001:addr_router_001\|NiosSoc_addr_router_001_default_decode:the_default_decode\"" {  } { { "niossoc_addr_router_001.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_addr_router_002.sv(48) " "Verilog HDL Declaration information at niossoc_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_addr_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_addr_router_002.sv(49) " "Verilog HDL Declaration information at niossoc_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_addr_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_addr_router_002_default_decode " "Found entity 1: NiosSoc_addr_router_002_default_decode" {  } { { "niossoc_addr_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302274 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_addr_router_002 " "Found entity 2: NiosSoc_addr_router_002" {  } { { "niossoc_addr_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_002 NiosSoc:u0\|NiosSoc_addr_router_002:addr_router_002 " "Elaborating entity \"NiosSoc_addr_router_002\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_002:addr_router_002\"" {  } { { "niossoc.v" "addr_router_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_002_default_decode NiosSoc:u0\|NiosSoc_addr_router_002:addr_router_002\|NiosSoc_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_addr_router_002_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_002:addr_router_002\|NiosSoc_addr_router_002_default_decode:the_default_decode\"" {  } { { "niossoc_addr_router_002.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_id_router.sv(48) " "Verilog HDL Declaration information at niossoc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_id_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_id_router.sv(49) " "Verilog HDL Declaration information at niossoc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_id_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_id_router.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_id_router_default_decode " "Found entity 1: NiosSoc_id_router_default_decode" {  } { { "niossoc_id_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302301 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_id_router " "Found entity 2: NiosSoc_id_router" {  } { { "niossoc_id_router.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router NiosSoc:u0\|NiosSoc_id_router:id_router " "Elaborating entity \"NiosSoc_id_router\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router:id_router\"" {  } { { "niossoc.v" "id_router" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_default_decode NiosSoc:u0\|NiosSoc_id_router:id_router\|NiosSoc_id_router_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_id_router_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router:id_router\|NiosSoc_id_router_default_decode:the_default_decode\"" {  } { { "niossoc_id_router.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_id_router_001.sv(48) " "Verilog HDL Declaration information at niossoc_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_id_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_id_router_001.sv(49) " "Verilog HDL Declaration information at niossoc_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_id_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_id_router_001_default_decode " "Found entity 1: NiosSoc_id_router_001_default_decode" {  } { { "niossoc_id_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302325 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_id_router_001 " "Found entity 2: NiosSoc_id_router_001" {  } { { "niossoc_id_router_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_001 NiosSoc:u0\|NiosSoc_id_router_001:id_router_001 " "Elaborating entity \"NiosSoc_id_router_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_001:id_router_001\"" {  } { { "niossoc.v" "id_router_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_001_default_decode NiosSoc:u0\|NiosSoc_id_router_001:id_router_001\|NiosSoc_id_router_001_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_id_router_001_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_001:id_router_001\|NiosSoc_id_router_001_default_decode:the_default_decode\"" {  } { { "niossoc_id_router_001.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_id_router_002.sv(48) " "Verilog HDL Declaration information at niossoc_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_id_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_id_router_002.sv(49) " "Verilog HDL Declaration information at niossoc_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_id_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_id_router_002_default_decode " "Found entity 1: NiosSoc_id_router_002_default_decode" {  } { { "niossoc_id_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302351 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_id_router_002 " "Found entity 2: NiosSoc_id_router_002" {  } { { "niossoc_id_router_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_002 NiosSoc:u0\|NiosSoc_id_router_002:id_router_002 " "Elaborating entity \"NiosSoc_id_router_002\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_002:id_router_002\"" {  } { { "niossoc.v" "id_router_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_002_default_decode NiosSoc:u0\|NiosSoc_id_router_002:id_router_002\|NiosSoc_id_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_id_router_002_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_002:id_router_002\|NiosSoc_id_router_002_default_decode:the_default_decode\"" {  } { { "niossoc_id_router_002.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_id_router_003.sv(48) " "Verilog HDL Declaration information at niossoc_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_id_router_003.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_id_router_003.sv(49) " "Verilog HDL Declaration information at niossoc_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_id_router_003.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_id_router_003_default_decode " "Found entity 1: NiosSoc_id_router_003_default_decode" {  } { { "niossoc_id_router_003.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302374 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_id_router_003 " "Found entity 2: NiosSoc_id_router_003" {  } { { "niossoc_id_router_003.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_003 NiosSoc:u0\|NiosSoc_id_router_003:id_router_003 " "Elaborating entity \"NiosSoc_id_router_003\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_003:id_router_003\"" {  } { { "niossoc.v" "id_router_003" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_003_default_decode NiosSoc:u0\|NiosSoc_id_router_003:id_router_003\|NiosSoc_id_router_003_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_id_router_003_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_003:id_router_003\|NiosSoc_id_router_003_default_decode:the_default_decode\"" {  } { { "niossoc_id_router_003.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_addr_router_004.sv(48) " "Verilog HDL Declaration information at niossoc_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_addr_router_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_addr_router_004.sv(49) " "Verilog HDL Declaration information at niossoc_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_addr_router_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_addr_router_004_default_decode " "Found entity 1: NiosSoc_addr_router_004_default_decode" {  } { { "niossoc_addr_router_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302400 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_addr_router_004 " "Found entity 2: NiosSoc_addr_router_004" {  } { { "niossoc_addr_router_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_004 NiosSoc:u0\|NiosSoc_addr_router_004:addr_router_004 " "Elaborating entity \"NiosSoc_addr_router_004\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_004:addr_router_004\"" {  } { { "niossoc.v" "addr_router_004" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_addr_router_004_default_decode NiosSoc:u0\|NiosSoc_addr_router_004:addr_router_004\|NiosSoc_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_addr_router_004_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_addr_router_004:addr_router_004\|NiosSoc_addr_router_004_default_decode:the_default_decode\"" {  } { { "niossoc_addr_router_004.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossoc_id_router_005.sv(48) " "Verilog HDL Declaration information at niossoc_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niossoc_id_router_005.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossoc_id_router_005.sv(49) " "Verilog HDL Declaration information at niossoc_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niossoc_id_router_005.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729669302427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_id_router_005_default_decode " "Found entity 1: NiosSoc_id_router_005_default_decode" {  } { { "niossoc_id_router_005.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302428 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosSoc_id_router_005 " "Found entity 2: NiosSoc_id_router_005" {  } { { "niossoc_id_router_005.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_005 NiosSoc:u0\|NiosSoc_id_router_005:id_router_005 " "Elaborating entity \"NiosSoc_id_router_005\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_005:id_router_005\"" {  } { { "niossoc.v" "id_router_005" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_id_router_005_default_decode NiosSoc:u0\|NiosSoc_id_router_005:id_router_005\|NiosSoc_id_router_005_default_decode:the_default_decode " "Elaborating entity \"NiosSoc_id_router_005_default_decode\" for hierarchy \"NiosSoc:u0\|NiosSoc_id_router_005:id_router_005\|NiosSoc_id_router_005_default_decode:the_default_decode\"" {  } { { "niossoc_id_router_005.sv" "the_default_decode" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "altera_merlin_traffic_limiter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosSoc:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosSoc:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "niossoc.v" "limiter" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosSoc:u0\|altera_merlin_traffic_limiter:limiter_003 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosSoc:u0\|altera_merlin_traffic_limiter:limiter_003\"" {  } { { "niossoc.v" "limiter_003" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "niossoc.v" "burst_adapter" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729669302563 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_address_alignment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "altera_merlin_address_alignment.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "altera_merlin_burst_adapter.sv" "the_min" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "altera_merlin_burst_adapter.sv" "subtract" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "niossoc.v" "burst_adapter_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729669302664 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NiosSoc:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosSoc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosSoc:u0\|altera_reset_controller:rst_controller\"" {  } { { "niossoc.v" "rst_controller" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosSoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosSoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosSoc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosSoc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niossoc.v" "rst_controller_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_demux " "Found entity 1: NiosSoc_cmd_xbar_demux" {  } { { "niossoc_cmd_xbar_demux.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_demux NiosSoc:u0\|NiosSoc_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NiosSoc_cmd_xbar_demux\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "niossoc.v" "cmd_xbar_demux" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_001.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_demux_001 " "Found entity 1: NiosSoc_cmd_xbar_demux_001" {  } { { "niossoc_cmd_xbar_demux_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_demux_001 NiosSoc:u0\|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"NiosSoc_cmd_xbar_demux_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "niossoc.v" "cmd_xbar_demux_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_002.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_demux_002 " "Found entity 1: NiosSoc_cmd_xbar_demux_002" {  } { { "niossoc_cmd_xbar_demux_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_demux_002 NiosSoc:u0\|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"NiosSoc_cmd_xbar_demux_002\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "niossoc.v" "cmd_xbar_demux_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_mux " "Found entity 1: NiosSoc_cmd_xbar_mux" {  } { { "niossoc_cmd_xbar_mux.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_mux NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NiosSoc_cmd_xbar_mux\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "niossoc.v" "cmd_xbar_mux" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302886 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_cmd_xbar_mux.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_001.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_mux_001 " "Found entity 1: NiosSoc_cmd_xbar_mux_001" {  } { { "niossoc_cmd_xbar_mux_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_mux_001 NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"NiosSoc_cmd_xbar_mux_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "niossoc.v" "cmd_xbar_mux_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_cmd_xbar_mux_001.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_002.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_mux_002 " "Found entity 1: NiosSoc_cmd_xbar_mux_002" {  } { { "niossoc_cmd_xbar_mux_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_mux_002 NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"NiosSoc_cmd_xbar_mux_002\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "niossoc.v" "cmd_xbar_mux_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_cmd_xbar_mux_002.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_001.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_demux_001 " "Found entity 1: NiosSoc_rsp_xbar_demux_001" {  } { { "niossoc_rsp_xbar_demux_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669302985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669302985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_demux_001 NiosSoc:u0\|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"NiosSoc_rsp_xbar_demux_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "niossoc.v" "rsp_xbar_demux_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669302988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_002.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_demux_002 " "Found entity 1: NiosSoc_rsp_xbar_demux_002" {  } { { "niossoc_rsp_xbar_demux_002.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_demux_002 NiosSoc:u0\|NiosSoc_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"NiosSoc_rsp_xbar_demux_002\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "niossoc.v" "rsp_xbar_demux_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_003.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_demux_003 " "Found entity 1: NiosSoc_rsp_xbar_demux_003" {  } { { "niossoc_rsp_xbar_demux_003.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_demux_003 NiosSoc:u0\|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"NiosSoc_rsp_xbar_demux_003\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "niossoc.v" "rsp_xbar_demux_003" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_mux " "Found entity 1: NiosSoc_rsp_xbar_mux" {  } { { "niossoc_rsp_xbar_mux.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_mux NiosSoc:u0\|NiosSoc_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NiosSoc_rsp_xbar_mux\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "niossoc.v" "rsp_xbar_mux" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_rsp_xbar_mux.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_001.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_mux_001 " "Found entity 1: NiosSoc_rsp_xbar_mux_001" {  } { { "niossoc_rsp_xbar_mux_001.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_mux_001 NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"NiosSoc_rsp_xbar_mux_001\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "niossoc.v" "rsp_xbar_mux_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_rsp_xbar_mux_001.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_004.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_cmd_xbar_demux_004 " "Found entity 1: NiosSoc_cmd_xbar_demux_004" {  } { { "niossoc_cmd_xbar_demux_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_cmd_xbar_demux_004 NiosSoc:u0\|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"NiosSoc_cmd_xbar_demux_004\" for hierarchy \"NiosSoc:u0\|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "niossoc.v" "cmd_xbar_demux_004" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_005.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_005.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_demux_005 " "Found entity 1: NiosSoc_rsp_xbar_demux_005" {  } { { "niossoc_rsp_xbar_demux_005.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_demux_005 NiosSoc:u0\|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"NiosSoc_rsp_xbar_demux_005\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "niossoc.v" "rsp_xbar_demux_005" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 6834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303206 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_004.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_rsp_xbar_mux_004 " "Found entity 1: NiosSoc_rsp_xbar_mux_004" {  } { { "niossoc_rsp_xbar_mux_004.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_rsp_xbar_mux_004 NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"NiosSoc_rsp_xbar_mux_004\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "niossoc.v" "rsp_xbar_mux_004" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "niossoc_rsp_xbar_mux_004.sv" "arb" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_004.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosSoc:u0\|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "altera_merlin_width_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosSoc:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosSoc:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "niossoc.v" "width_adapter" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosSoc:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosSoc:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "niossoc.v" "width_adapter_001" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303338 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "altera_merlin_width_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1729669303344 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729669303344 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729669303344 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "altera_merlin_width_adapter.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729669303344 "|DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "niossoc.v" "crosser" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "altera_avalon_st_clock_crosser.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "niossoc.v" "crosser_002" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NiosSoc:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/niossoc_irq_mapper.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/niossoc_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NiosSoc_irq_mapper " "Found entity 1: NiosSoc_irq_mapper" {  } { { "niossoc_irq_mapper.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosSoc_irq_mapper NiosSoc:u0\|NiosSoc_irq_mapper:irq_mapper " "Elaborating entity \"NiosSoc_irq_mapper\" for hierarchy \"NiosSoc:u0\|NiosSoc_irq_mapper:irq_mapper\"" {  } { { "niossoc.v" "irq_mapper" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Using design file qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "altera_irq_clock_crosser.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669303706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729669303706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "niossoc.v" "irq_synchronizer" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 7944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "sync" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669303729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303730 ""}  } { { "altera_irq_clock_crosser.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669303730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/alalala/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"NiosSoc:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "altera_irq_clock_crosser.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_7SEG DEC_7SEG:a0 " "Elaborating entity \"DEC_7SEG\" for hierarchy \"DEC_7SEG:a0\"" {  } { { "de2_70_top.v" "a0" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669303754 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"NiosSoc:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "altera_avalon_sc_fifo.v" "mem" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1729669314590 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1729669314590 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|Add18\"" {  } { { "niossoc_nios2cpu.v" "Add18" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 8682 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1729669322501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|lpm_add_sub:Add18\"" {  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 8682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322558 ""}  } { { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 8682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669322558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669322643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669322643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322685 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669322685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669322773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669322773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_mult_cell:the_NiosSoc_nios2cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729669322792 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729669322792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/de0/de2/DE2_70_TOP/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729669322881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729669322881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1729669324780 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[0\] " "Bidir \"FLASH_DQ\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[1\] " "Bidir \"FLASH_DQ\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[2\] " "Bidir \"FLASH_DQ\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[3\] " "Bidir \"FLASH_DQ\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[4\] " "Bidir \"FLASH_DQ\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[5\] " "Bidir \"FLASH_DQ\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[6\] " "Bidir \"FLASH_DQ\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[7\] " "Bidir \"FLASH_DQ\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[8\] " "Bidir \"FLASH_DQ\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[9\] " "Bidir \"FLASH_DQ\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[10\] " "Bidir \"FLASH_DQ\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[11\] " "Bidir \"FLASH_DQ\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[12\] " "Bidir \"FLASH_DQ\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[13\] " "Bidir \"FLASH_DQ\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[14\] " "Bidir \"FLASH_DQ\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ15_AM1 " "Bidir \"FLASH_DQ15_AM1\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[16\] " "Bidir \"SRAM_DQ\[16\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[17\] " "Bidir \"SRAM_DQ\[17\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[18\] " "Bidir \"SRAM_DQ\[18\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[19\] " "Bidir \"SRAM_DQ\[19\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[20\] " "Bidir \"SRAM_DQ\[20\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[21\] " "Bidir \"SRAM_DQ\[21\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[22\] " "Bidir \"SRAM_DQ\[22\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[23\] " "Bidir \"SRAM_DQ\[23\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[24\] " "Bidir \"SRAM_DQ\[24\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[25\] " "Bidir \"SRAM_DQ\[25\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[26\] " "Bidir \"SRAM_DQ\[26\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[27\] " "Bidir \"SRAM_DQ\[27\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[28\] " "Bidir \"SRAM_DQ\[28\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[29\] " "Bidir \"SRAM_DQ\[29\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[30\] " "Bidir \"SRAM_DQ\[30\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[31\] " "Bidir \"SRAM_DQ\[31\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[0\] " "Bidir \"SRAM_DPA\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[1\] " "Bidir \"SRAM_DPA\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[2\] " "Bidir \"SRAM_DPA\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[3\] " "Bidir \"SRAM_DPA\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[0\] " "Bidir \"OTG_D\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[1\] " "Bidir \"OTG_D\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[2\] " "Bidir \"OTG_D\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[3\] " "Bidir \"OTG_D\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[4\] " "Bidir \"OTG_D\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[5\] " "Bidir \"OTG_D\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[6\] " "Bidir \"OTG_D\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[7\] " "Bidir \"OTG_D\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[8\] " "Bidir \"OTG_D\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[9\] " "Bidir \"OTG_D\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[10\] " "Bidir \"OTG_D\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[11\] " "Bidir \"OTG_D\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[12\] " "Bidir \"OTG_D\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[13\] " "Bidir \"OTG_D\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[14\] " "Bidir \"OTG_D\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[15\] " "Bidir \"OTG_D\[15\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 330 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 331 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[0\] " "Bidir \"LCD_D\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[1\] " "Bidir \"LCD_D\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[2\] " "Bidir \"LCD_D\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[3\] " "Bidir \"LCD_D\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[4\] " "Bidir \"LCD_D\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[5\] " "Bidir \"LCD_D\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[6\] " "Bidir \"LCD_D\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[7\] " "Bidir \"LCD_D\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 346 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 348 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 351 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 354 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 355 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 356 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[0\] " "Bidir \"ENET_D\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[1\] " "Bidir \"ENET_D\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[2\] " "Bidir \"ENET_D\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[3\] " "Bidir \"ENET_D\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[4\] " "Bidir \"ENET_D\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[5\] " "Bidir \"ENET_D\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[6\] " "Bidir \"ENET_D\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[7\] " "Bidir \"ENET_D\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[8\] " "Bidir \"ENET_D\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[9\] " "Bidir \"ENET_D\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[10\] " "Bidir \"ENET_D\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[11\] " "Bidir \"ENET_D\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[12\] " "Bidir \"ENET_D\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[13\] " "Bidir \"ENET_D\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[14\] " "Bidir \"ENET_D\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[15\] " "Bidir \"ENET_D\[15\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 377 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_N0 " "Bidir \"GPIO_CLKOUT_N0\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P0 " "Bidir \"GPIO_CLKOUT_P0\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 400 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_N1 " "Bidir \"GPIO_CLKOUT_N1\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P1 " "Bidir \"GPIO_CLKOUT_P1\" has no driver" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1729669325145 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1729669325145 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 44 -1 0 } } { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 440 -1 0 } } { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 60 -1 0 } } { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 354 -1 0 } } { "altera_merlin_slave_translator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 812 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 270 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 5922 -1 0 } } { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 393 -1 0 } } { "altera_avalon_mm_bridge.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v" 95 -1 0 } } { "altera_merlin_master_agent.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 42 -1 0 } } { "altera_merlin_arbitrator.sv" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 737 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 5523 -1 0 } } { "altera_avalon_mm_bridge.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v" 155 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 440 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 638 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 690 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 728 -1 0 } } { "altera_avalon_sc_fifo.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "niossoc_jtag_uart.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v" 348 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 5954 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 9256 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 990 -1 0 } } { "niossoc_nios2cpu.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v" 9405 -1 0 } } { "niossoc_timer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_timer.v" 166 -1 0 } } { "niossoc_uart0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_uart0.v" 43 -1 0 } } { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 162 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729669325522 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729669325523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[0\] GND " "Pin \"oHEX0_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[1\] GND " "Pin \"oHEX0_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[2\] GND " "Pin \"oHEX0_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[3\] GND " "Pin \"oHEX0_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[4\] GND " "Pin \"oHEX0_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[5\] GND " "Pin \"oHEX0_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[6\] GND " "Pin \"oHEX0_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[0\] GND " "Pin \"oHEX1_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[1\] GND " "Pin \"oHEX1_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[2\] GND " "Pin \"oHEX1_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[3\] GND " "Pin \"oHEX1_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[4\] GND " "Pin \"oHEX1_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[5\] GND " "Pin \"oHEX1_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[6\] GND " "Pin \"oHEX1_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[0\] GND " "Pin \"oHEX2_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[1\] GND " "Pin \"oHEX2_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[2\] GND " "Pin \"oHEX2_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[3\] GND " "Pin \"oHEX2_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[4\] GND " "Pin \"oHEX2_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[5\] GND " "Pin \"oHEX2_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[6\] GND " "Pin \"oHEX2_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[0\] GND " "Pin \"oHEX3_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[1\] GND " "Pin \"oHEX3_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[2\] GND " "Pin \"oHEX3_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[3\] GND " "Pin \"oHEX3_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[4\] GND " "Pin \"oHEX3_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[5\] GND " "Pin \"oHEX3_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[6\] GND " "Pin \"oHEX3_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[0\] GND " "Pin \"oHEX4_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[2\] GND " "Pin \"oHEX4_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[3\] GND " "Pin \"oHEX4_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[4\] GND " "Pin \"oHEX4_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[5\] GND " "Pin \"oHEX4_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[6\] GND " "Pin \"oHEX4_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] GND " "Pin \"oHEX5_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] GND " "Pin \"oHEX5_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] GND " "Pin \"oHEX5_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] GND " "Pin \"oHEX5_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] GND " "Pin \"oHEX5_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] GND " "Pin \"oHEX5_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] GND " "Pin \"oHEX5_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[0\] GND " "Pin \"oHEX6_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[1\] GND " "Pin \"oHEX6_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[2\] GND " "Pin \"oHEX6_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[3\] GND " "Pin \"oHEX6_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[4\] GND " "Pin \"oHEX6_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[5\] GND " "Pin \"oHEX6_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_D\[6\] GND " "Pin \"oHEX6_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] GND " "Pin \"oHEX7_D\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] GND " "Pin \"oHEX7_D\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] GND " "Pin \"oHEX7_D\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] GND " "Pin \"oHEX7_D\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] GND " "Pin \"oHEX7_D\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] GND " "Pin \"oHEX7_D\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] GND " "Pin \"oHEX7_D\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUART_CTS GND " "Pin \"oUART_CTS\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oUART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oIRDA_TXD GND " "Pin \"oIRDA_TXD\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oIRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[0\] GND " "Pin \"oDRAM1_A\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[1\] GND " "Pin \"oDRAM1_A\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[2\] GND " "Pin \"oDRAM1_A\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[3\] GND " "Pin \"oDRAM1_A\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[4\] GND " "Pin \"oDRAM1_A\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[5\] GND " "Pin \"oDRAM1_A\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[6\] GND " "Pin \"oDRAM1_A\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[7\] GND " "Pin \"oDRAM1_A\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[8\] GND " "Pin \"oDRAM1_A\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[9\] GND " "Pin \"oDRAM1_A\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[10\] GND " "Pin \"oDRAM1_A\[10\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[11\] GND " "Pin \"oDRAM1_A\[11\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[12\] GND " "Pin \"oDRAM1_A\[12\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_LDQM0 GND " "Pin \"oDRAM1_LDQM0\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_LDQM0"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_UDQM1 GND " "Pin \"oDRAM1_UDQM1\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_UDQM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_WE_N GND " "Pin \"oDRAM1_WE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CAS_N GND " "Pin \"oDRAM1_CAS_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_RAS_N GND " "Pin \"oDRAM1_RAS_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CS_N GND " "Pin \"oDRAM1_CS_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_BA\[0\] GND " "Pin \"oDRAM1_BA\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_BA\[1\] GND " "Pin \"oDRAM1_BA\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CLK GND " "Pin \"oDRAM1_CLK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CKE VCC " "Pin \"oDRAM0_CKE\" is stuck at VCC" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM0_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CKE GND " "Pin \"oDRAM1_CKE\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oDRAM1_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[0\] GND " "Pin \"oFLASH_A\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[1\] GND " "Pin \"oFLASH_A\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[2\] GND " "Pin \"oFLASH_A\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[3\] GND " "Pin \"oFLASH_A\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[4\] GND " "Pin \"oFLASH_A\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[5\] GND " "Pin \"oFLASH_A\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[6\] GND " "Pin \"oFLASH_A\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[7\] GND " "Pin \"oFLASH_A\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[8\] GND " "Pin \"oFLASH_A\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[9\] GND " "Pin \"oFLASH_A\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[10\] GND " "Pin \"oFLASH_A\[10\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[11\] GND " "Pin \"oFLASH_A\[11\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[12\] GND " "Pin \"oFLASH_A\[12\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[13\] GND " "Pin \"oFLASH_A\[13\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[14\] GND " "Pin \"oFLASH_A\[14\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[15\] GND " "Pin \"oFLASH_A\[15\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[16\] GND " "Pin \"oFLASH_A\[16\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[17\] GND " "Pin \"oFLASH_A\[17\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[18\] GND " "Pin \"oFLASH_A\[18\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[19\] GND " "Pin \"oFLASH_A\[19\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[20\] GND " "Pin \"oFLASH_A\[20\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[21\] GND " "Pin \"oFLASH_A\[21\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WE_N GND " "Pin \"oFLASH_WE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_RST_N GND " "Pin \"oFLASH_RST_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WP_N GND " "Pin \"oFLASH_WP_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_BYTE_N GND " "Pin \"oFLASH_BYTE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_OE_N GND " "Pin \"oFLASH_OE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_CE_N GND " "Pin \"oFLASH_CE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oFLASH_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[0\] GND " "Pin \"oSRAM_A\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[1\] GND " "Pin \"oSRAM_A\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[2\] GND " "Pin \"oSRAM_A\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[3\] GND " "Pin \"oSRAM_A\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[4\] GND " "Pin \"oSRAM_A\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[5\] GND " "Pin \"oSRAM_A\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[6\] GND " "Pin \"oSRAM_A\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[7\] GND " "Pin \"oSRAM_A\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[8\] GND " "Pin \"oSRAM_A\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[9\] GND " "Pin \"oSRAM_A\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[10\] GND " "Pin \"oSRAM_A\[10\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[11\] GND " "Pin \"oSRAM_A\[11\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[12\] GND " "Pin \"oSRAM_A\[12\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[13\] GND " "Pin \"oSRAM_A\[13\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[14\] GND " "Pin \"oSRAM_A\[14\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[15\] GND " "Pin \"oSRAM_A\[15\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Pin \"oSRAM_A\[16\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Pin \"oSRAM_A\[17\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[18\] GND " "Pin \"oSRAM_A\[18\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSC_N GND " "Pin \"oSRAM_ADSC_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSP_N GND " "Pin \"oSRAM_ADSP_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADV_N GND " "Pin \"oSRAM_ADV_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[0\] GND " "Pin \"oSRAM_BE_N\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[1\] GND " "Pin \"oSRAM_BE_N\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[2\] GND " "Pin \"oSRAM_BE_N\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[3\] GND " "Pin \"oSRAM_BE_N\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE1_N GND " "Pin \"oSRAM_CE1_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_CE1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE2 GND " "Pin \"oSRAM_CE2\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_CE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE3_N GND " "Pin \"oSRAM_CE3_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_CE3_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CLK GND " "Pin \"oSRAM_CLK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_GW_N GND " "Pin \"oSRAM_GW_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_OE_N GND " "Pin \"oSRAM_OE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_WE_N GND " "Pin \"oSRAM_WE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[0\] GND " "Pin \"oOTG_A\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[1\] GND " "Pin \"oOTG_A\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_CS_N GND " "Pin \"oOTG_CS_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_OE_N GND " "Pin \"oOTG_OE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_WE_N GND " "Pin \"oOTG_WE_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_RESET_N GND " "Pin \"oOTG_RESET_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK0_N GND " "Pin \"oOTG_DACK0_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK1_N GND " "Pin \"oOTG_DACK1_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oOTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON GND " "Pin \"oLCD_ON\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_EN GND " "Pin \"oLCD_EN\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oLCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RS GND " "Pin \"oLCD_RS\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oLCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSD_CLK GND " "Pin \"oSD_CLK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oSD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oI2C_SCLK GND " "Pin \"oI2C_SCLK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oI2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_CLOCK GND " "Pin \"oVGA_CLOCK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_HS GND " "Pin \"oVGA_HS\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_VS GND " "Pin \"oVGA_VS\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_BLANK_N GND " "Pin \"oVGA_BLANK_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[0\] GND " "Pin \"oVGA_R\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[1\] GND " "Pin \"oVGA_R\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[2\] GND " "Pin \"oVGA_R\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[3\] GND " "Pin \"oVGA_R\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Pin \"oVGA_R\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Pin \"oVGA_R\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Pin \"oVGA_R\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Pin \"oVGA_R\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Pin \"oVGA_R\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Pin \"oVGA_R\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[0\] GND " "Pin \"oVGA_G\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] GND " "Pin \"oVGA_G\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[2\] GND " "Pin \"oVGA_G\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[3\] GND " "Pin \"oVGA_G\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Pin \"oVGA_G\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Pin \"oVGA_G\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Pin \"oVGA_G\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[7\] GND " "Pin \"oVGA_G\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Pin \"oVGA_G\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Pin \"oVGA_G\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[0\] GND " "Pin \"oVGA_B\[0\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Pin \"oVGA_B\[1\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] GND " "Pin \"oVGA_B\[2\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[3\] GND " "Pin \"oVGA_B\[3\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Pin \"oVGA_B\[4\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Pin \"oVGA_B\[6\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Pin \"oVGA_B\[7\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Pin \"oVGA_B\[8\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Pin \"oVGA_B\[9\]\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oVGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CMD GND " "Pin \"oENET_CMD\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CS_N GND " "Pin \"oENET_CS_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOW_N GND " "Pin \"oENET_IOW_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOR_N GND " "Pin \"oENET_IOR_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_RESET_N GND " "Pin \"oENET_RESET_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CLK GND " "Pin \"oENET_CLK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_DACDAT GND " "Pin \"oAUD_DACDAT\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oAUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_XCK GND " "Pin \"oAUD_XCK\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oAUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD1_RESET_N GND " "Pin \"oTD1_RESET_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oTD1_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD2_RESET_N GND " "Pin \"oTD2_RESET_N\" is stuck at GND" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669331503 "|DE2_70_TOP|oTD2_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729669331503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "425 " "425 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1729669337065 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729669337566 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729669337567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729669337683 "|DE2_70_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729669337683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/de0/de2/DE2_70_TOP/DE2_70_TOP.map.smsg " "Generated suppressed messages file D:/de0/de2/DE2_70_TOP/DE2_70_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729669338577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729669340780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669340780 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "No output dependent on input pin \"iCLK_50_2\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iCLK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "No output dependent on input pin \"iCLK_50_3\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iCLK_50_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "No output dependent on input pin \"iUART_RTS\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iUART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "No output dependent on input pin \"iIRDA_RXD\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iIRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iFLASH_RY_N " "No output dependent on input pin \"iFLASH_RY_N\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iFLASH_RY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT0 " "No output dependent on input pin \"iOTG_INT0\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iOTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT1 " "No output dependent on input pin \"iOTG_INT1\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iOTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iOTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iOTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iENET_INT " "No output dependent on input pin \"iENET_INT\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iAUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_CLK27 " "No output dependent on input pin \"iTD1_CLK27\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 384 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "No output dependent on input pin \"iTD1_HS\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "No output dependent on input pin \"iTD1_VS\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD1_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "No output dependent on input pin \"iTD2_CLK27\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "No output dependent on input pin \"iTD2_HS\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "No output dependent on input pin \"iTD2_VS\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|iTD2_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|GPIO_CLKIN_N0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 398 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|GPIO_CLKIN_P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N1 " "No output dependent on input pin \"GPIO_CLKIN_N1\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 402 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|GPIO_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 403 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729669342132 "|DE2_70_TOP|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729669342132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9166 " "Implemented 9166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_OPINS" "262 " "Implemented 262 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "205 " "Implemented 205 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8343 " "Implemented 8343 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1729669342136 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1729669342136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729669342136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 601 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 601 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729669342341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:42:22 2024 " "Processing ended: Wed Oct 23 15:42:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729669342341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729669342341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729669342341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729669342341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729669344723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729669344724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:42:23 2024 " "Processing started: Wed Oct 23 15:42:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729669344724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729669344724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_TOP -c DE2_70_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_TOP -c DE2_70_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729669344724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729669344813 ""}
{ "Info" "0" "" "Project  = DE2_70_TOP" {  } {  } 0 0 "Project  = DE2_70_TOP" 0 0 "Fitter" 0 0 1729669344813 ""}
{ "Info" "0" "" "Revision = DE2_70_TOP" {  } {  } 0 0 "Revision = DE2_70_TOP" 0 0 "Fitter" 0 0 1729669344814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1729669345507 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_TOP EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729669345667 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|pll Cyclone II PLL " "Implemented PLL \"NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8588 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1729669345804 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk1 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8589 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1729669345804 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk2 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8590 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1729669345804 ""}  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8588 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1729669345804 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729669346045 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729669347383 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23602 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1729669347406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23603 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1729669347406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729669347406 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729669347575 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669349224 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1729669349224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729669349434 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK_50 " "Node: iCLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729669349468 "|DE2_70_TOP|iCLK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1729669349721 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729669349721 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729669349721 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729669349721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350495 ""}  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 238 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8588 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk1 (placed in counter C2 of PLL_4) " "Automatically promoted node NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk1 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8588 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk2 (placed in counter C1 of PLL_4) " "Automatically promoted node NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|_clk2 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 8588 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } { { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 12361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NiosSoc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|active_rnw~3 " "Destination node NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|active_rnw~3" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 213 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 13269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|active_cs_n~1 " "Destination node NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|active_cs_n~1" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 210 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 13283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[0\] " "Destination node NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[0\]" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 354 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 4344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[2\] " "Destination node NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[2\]" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 354 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 4342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[1\] " "Destination node NiosSoc:u0\|NiosSoc_sdram_ctrl:sdram_ctrl\|i_refs\[1\]" {  } { { "niossoc_sdram_ctrl.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v" 354 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 4343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node NiosSoc:u0\|NiosSoc_nios2cpu:nios2cpu\|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci\|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "d:/alalala/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 18515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1729669350496 ""}  } { { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 11103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NiosSoc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350498 ""}  } { { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 11099 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NiosSoc:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350499 ""}  } { { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 11095 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|NiosSoc_dma_0:dma_0\|reset_n  " "Automatically promoted node NiosSoc:u0\|NiosSoc_dma_0:dma_0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350499 ""}  } { { "niossoc_dma_0.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_dma_0.v" 668 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|NiosSoc_dma_0:dma_0|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 3483 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1729669350499 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23333 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NiosSoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350500 ""}  } { { "altera_reset_synchronizer.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1851 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23467 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23589 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729669350500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1729669350500 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/alalala/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 23226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosSoc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node NiosSoc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729669350501 ""}  } { { "altera_reset_controller.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NiosSoc:u0|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 13247 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729669350501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729669352077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729669352099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729669352100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729669352124 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729669353213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729669353213 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729669353232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729669354507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729669354527 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "69 I/O " "Packed 69 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729669354527 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729669354527 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729669354527 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1729669354527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729669354527 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|pll clk\[1\] oDRAM0_CLK " "PLL \"NiosSoc:u0\|NiosSoc_syspll:syspll\|altpll:sd1\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/alalala/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "niossoc_syspll.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/submodules/niossoc_syspll.v" 224 0 0 } } { "niossoc.v" "" { Text "D:/de0/de2/DE2_70_TOP/qsys/niossoc/synthesis/niossoc.v" 1366 0 0 } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 457 0 0 } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 293 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1729669355107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729669355337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729669359960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729669364410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729669364527 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729669368017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729669368017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729669369744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1729669375809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729669375809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729669381649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1729669381655 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1729669381655 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729669381655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1729669382112 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729669382141 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "466 " "Found 466 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_ON 0 " "Pin \"oLCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_BLON 0 " "Pin \"oLCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RW 0 " "Pin \"oLCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_EN 0 " "Pin \"oLCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RS 0 " "Pin \"oLCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729669382431 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1729669382431 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729669384083 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729669384895 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729669386841 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729669388054 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729669388315 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729669389014 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "189 " "Following 189 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 276 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[0\] a permanently disabled " "Pin FLASH_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[1\] a permanently disabled " "Pin FLASH_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[2\] a permanently disabled " "Pin FLASH_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[3\] a permanently disabled " "Pin FLASH_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[4\] a permanently disabled " "Pin FLASH_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[5\] a permanently disabled " "Pin FLASH_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[6\] a permanently disabled " "Pin FLASH_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[7\] a permanently disabled " "Pin FLASH_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[8\] a permanently disabled " "Pin FLASH_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[9\] a permanently disabled " "Pin FLASH_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[10\] a permanently disabled " "Pin FLASH_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[11\] a permanently disabled " "Pin FLASH_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[12\] a permanently disabled " "Pin FLASH_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[13\] a permanently disabled " "Pin FLASH_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[14\] a permanently disabled " "Pin FLASH_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 298 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ15_AM1 a permanently disabled " "Pin FLASH_DQ15_AM1 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { FLASH_DQ15_AM1 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 299 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 913 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[16\] a permanently disabled " "Pin SRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[16] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[17\] a permanently disabled " "Pin SRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[17] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[18\] a permanently disabled " "Pin SRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[18] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[19\] a permanently disabled " "Pin SRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[19] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[20\] a permanently disabled " "Pin SRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[20] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[21\] a permanently disabled " "Pin SRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[21] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[22\] a permanently disabled " "Pin SRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[22] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[23\] a permanently disabled " "Pin SRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[23] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[24\] a permanently disabled " "Pin SRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[24] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[25\] a permanently disabled " "Pin SRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[25] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[26\] a permanently disabled " "Pin SRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[26] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[27\] a permanently disabled " "Pin SRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[27] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[28\] a permanently disabled " "Pin SRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[28] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[29\] a permanently disabled " "Pin SRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[29] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[30\] a permanently disabled " "Pin SRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[30] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[31\] a permanently disabled " "Pin SRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DQ[31] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 309 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DPA[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DPA[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DPA[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SRAM_DPA[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 310 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_D[15] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 324 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 330 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 331 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently disabled " "Pin LCD_D\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently disabled " "Pin LCD_D\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently disabled " "Pin LCD_D\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently disabled " "Pin LCD_D\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently disabled " "Pin LCD_D\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently disabled " "Pin LCD_D\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently disabled " "Pin LCD_D\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently disabled " "Pin LCD_D\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 339 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 346 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 347 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 348 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 351 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 354 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 355 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 356 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 357 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[0\] a permanently disabled " "Pin ENET_D\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1026 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[1\] a permanently disabled " "Pin ENET_D\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[2\] a permanently disabled " "Pin ENET_D\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[3\] a permanently disabled " "Pin ENET_D\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[4\] a permanently disabled " "Pin ENET_D\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[5\] a permanently disabled " "Pin ENET_D\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[6\] a permanently disabled " "Pin ENET_D\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1032 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[7\] a permanently disabled " "Pin ENET_D\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[8\] a permanently disabled " "Pin ENET_D\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[9\] a permanently disabled " "Pin ENET_D\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[10\] a permanently disabled " "Pin ENET_D\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1036 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[11\] a permanently disabled " "Pin ENET_D\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[12\] a permanently disabled " "Pin ENET_D\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[13\] a permanently disabled " "Pin ENET_D\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1039 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[14\] a permanently disabled " "Pin ENET_D\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[15\] a permanently disabled " "Pin ENET_D\[15\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { ENET_D[15] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 368 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 377 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 379 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 381 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1060 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1071 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 396 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N0 a permanently disabled " "Pin GPIO_CLKOUT_N0 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N0 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 399 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P0 a permanently disabled " "Pin GPIO_CLKOUT_P0 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P0 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 400 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 401 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N1 a permanently disabled " "Pin GPIO_CLKOUT_N1 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 404 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P1 a permanently disabled " "Pin GPIO_CLKOUT_P1 has a permanently disabled output enable" {  } { { "d:/alalala/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alalala/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "d:/alalala/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alalala/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "de2_70_top.v" "" { Text "D:/de0/de2/DE2_70_TOP/de2_70_top.v" 405 0 0 } } { "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alalala/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0/de2/DE2_70_TOP/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1729669389030 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1729669389030 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1729669389055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/de0/de2/DE2_70_TOP/DE2_70_TOP.fit.smsg " "Generated suppressed messages file D:/de0/de2/DE2_70_TOP/DE2_70_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729669390293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5318 " "Peak virtual memory: 5318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729669393155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:43:13 2024 " "Processing ended: Wed Oct 23 15:43:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729669393155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729669393155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729669393155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729669393155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729669395098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729669395099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:43:14 2024 " "Processing started: Wed Oct 23 15:43:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729669395099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729669395099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_TOP -c DE2_70_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_TOP -c DE2_70_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729669395099 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1729669399277 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729669399534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729669400810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:43:20 2024 " "Processing ended: Wed Oct 23 15:43:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729669400810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729669400810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729669400810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729669400810 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729669401572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729669402759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729669402760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:43:21 2024 " "Processing started: Wed Oct 23 15:43:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729669402760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729669402760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70_TOP -c DE2_70_TOP " "Command: quartus_sta DE2_70_TOP -c DE2_70_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729669402760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1729669402912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729669403536 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729669404950 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1729669404950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1729669405083 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK_50 " "Node: iCLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1729669405117 "|DE2_70_TOP|iCLK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405270 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405270 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405270 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405270 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1729669405271 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1729669405311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729669405353 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1729669405464 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1729669405471 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK_50 " "Node: iCLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1729669405814 "|DE2_70_TOP|iCLK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405843 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405843 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|syspll\|sd1\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405843 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729669405875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729669405877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729669405877 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1729669405900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1729669405964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1729669405965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729669406271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:43:26 2024 " "Processing ended: Wed Oct 23 15:43:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729669406271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729669406271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729669406271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729669406271 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 624 s " "Quartus II Full Compilation was successful. 0 errors, 624 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729669407061 ""}
