{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526983053888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526983053888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 10:57:33 2018 " "Processing started: Tue May 22 10:57:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526983053888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983053888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase_1 -c Fase_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase_1 -c Fase_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983053888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526983054412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526983054412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_pin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Pin-Shell " "Found design unit 1: Register_Pin-Shell" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Pin " "Found entity 1: Register_Pin" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983063913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-Behavioral " "Found design unit 1: SeqDetector-Behavioral" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063928 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983063928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-Behavioral " "Found design unit 1: Reg8-Behavioral" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Reg8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063928 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983063928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983063928 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "entering Register_Pin.vhd(35) " "VHDL error at Register_Pin.vhd(35): object \"entering\" is used but not declared" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1526983063928 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out entering Register_Pin.vhd(35) " "VHDL error at Register_Pin.vhd(35): cannot associate formal port \"entering\" of mode \"out\" with an expression" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 35 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1526983063928 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526983064007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 22 10:57:44 2018 " "Processing ended: Tue May 22 10:57:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526983064007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526983064007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526983064007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983064007 ""}
