CORE
../../verilog/SVA/eventually1.sv
--buechi --k-induction --bound 2
^\[main\.p0\] always \(main\.counter == 1 implies \(eventually \[1:2\] main\.counter == 3\)\): PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
