-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity overlay_control is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    src_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    src_TVALID : IN STD_LOGIC;
    src_TREADY : OUT STD_LOGIC;
    src_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    src_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    dst_TVALID : OUT STD_LOGIC;
    dst_TREADY : IN STD_LOGIC;
    dst_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    dst_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    over_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    over_ce0 : OUT STD_LOGIC;
    over_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of overlay_control is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "overlay_control_overlay_control,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=9.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.424250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=399,HLS_SYN_LUT=755,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv11_437 : STD_LOGIC_VECTOR (10 downto 0) := "10000110111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal p_fu_387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_reg_632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln20_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp56_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp56_reg_637 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_idle : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_idle : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0 : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out_ap_vld : STD_LOGIC;
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out_ap_vld : STD_LOGIC;
    signal axis_dest_V_reg_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal axis_id_V_reg_178 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_last_V_reg_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_user_V_reg_198 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal axis_data_V_7_loc_fu_164 : STD_LOGIC_VECTOR (23 downto 0);
    signal axis_keep_V_5_loc_fu_160 : STD_LOGIC_VECTOR (2 downto 0);
    signal axis_strb_V_5_loc_fu_156 : STD_LOGIC_VECTOR (2 downto 0);
    signal axis_last_V_5_loc_fu_152 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_id_V_5_loc_fu_148 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_dest_V_5_loc_fu_144 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal axis_data_V_fu_84 : STD_LOGIC_VECTOR (23 downto 0);
    signal o8_V_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal axis_keep_V_fu_92 : STD_LOGIC_VECTOR (2 downto 0);
    signal axis_strb_V_fu_96 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_fu_100 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_2_fu_347_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pstart_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal yrem_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal yrem_2_fu_409_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln21_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pstart_1_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal yrem_3_fu_403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal regslice_both_dst_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal regslice_both_src_V_data_V_U_apdone_blk : STD_LOGIC;
    signal src_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal src_TVALID_int_regslice : STD_LOGIC;
    signal src_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_src_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal src_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_src_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal src_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_src_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_user_V_U_apdone_blk : STD_LOGIC;
    signal src_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_src_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_last_V_U_apdone_blk : STD_LOGIC;
    signal src_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_src_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_id_V_U_apdone_blk : STD_LOGIC;
    signal src_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_src_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_src_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal src_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_src_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_src_V_dest_V_U_ack_in : STD_LOGIC;
    signal dst_TVALID_int_regslice : STD_LOGIC;
    signal dst_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_dst_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dst_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_dst_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dst_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component overlay_control_overlay_control_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_TVALID : IN STD_LOGIC;
        src_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        src_TREADY : OUT STD_LOGIC;
        src_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_data_V_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        axis_data_V_7_out_ap_vld : OUT STD_LOGIC;
        axis_keep_V_5_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        axis_keep_V_5_out_ap_vld : OUT STD_LOGIC;
        axis_strb_V_5_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        axis_strb_V_5_out_ap_vld : OUT STD_LOGIC;
        axis_last_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_last_V_5_out_ap_vld : OUT STD_LOGIC;
        axis_id_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_id_V_5_out_ap_vld : OUT STD_LOGIC;
        axis_dest_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_dest_V_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component overlay_control_overlay_control_Pipeline_VITIS_LOOP_30_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_TVALID : IN STD_LOGIC;
        dst_TREADY : IN STD_LOGIC;
        p_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        axis_dest_V : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_id_V : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_last_V : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_user_V : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_strb_V : IN STD_LOGIC_VECTOR (2 downto 0);
        axis_keep_V : IN STD_LOGIC_VECTOR (2 downto 0);
        o8_V : IN STD_LOGIC_VECTOR (7 downto 0);
        axis_data_V : IN STD_LOGIC_VECTOR (23 downto 0);
        over_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        over_ce0 : OUT STD_LOGIC;
        over_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        dst_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        dst_TVALID : OUT STD_LOGIC;
        dst_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        dst_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        cmp56 : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        src_TREADY : OUT STD_LOGIC;
        src_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axis_dest_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_dest_V_6_out_ap_vld : OUT STD_LOGIC;
        axis_id_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_id_V_6_out_ap_vld : OUT STD_LOGIC;
        axis_last_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_last_V_6_out_ap_vld : OUT STD_LOGIC;
        axis_user_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axis_user_V_6_out_ap_vld : OUT STD_LOGIC;
        axis_strb_V_6_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        axis_strb_V_6_out_ap_vld : OUT STD_LOGIC;
        axis_keep_V_6_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        axis_keep_V_6_out_ap_vld : OUT STD_LOGIC;
        o8_V_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        o8_V_2_out_ap_vld : OUT STD_LOGIC;
        axis_data_V_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        axis_data_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component overlay_control_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210 : component overlay_control_overlay_control_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start,
        ap_done => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done,
        ap_idle => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_idle,
        ap_ready => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready,
        src_TVALID => src_TVALID_int_regslice,
        src_TDATA => src_TDATA_int_regslice,
        src_TREADY => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY,
        src_TKEEP => src_TKEEP_int_regslice,
        src_TSTRB => src_TSTRB_int_regslice,
        src_TUSER => src_TUSER_int_regslice,
        src_TLAST => src_TLAST_int_regslice,
        src_TID => src_TID_int_regslice,
        src_TDEST => src_TDEST_int_regslice,
        axis_data_V_7_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out,
        axis_data_V_7_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld,
        axis_keep_V_5_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out,
        axis_keep_V_5_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld,
        axis_strb_V_5_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out,
        axis_strb_V_5_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld,
        axis_last_V_5_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out,
        axis_last_V_5_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld,
        axis_id_V_5_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out,
        axis_id_V_5_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld,
        axis_dest_V_5_out => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out,
        axis_dest_V_5_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld);

    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234 : component overlay_control_overlay_control_Pipeline_VITIS_LOOP_30_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start,
        ap_done => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done,
        ap_idle => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_idle,
        ap_ready => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready,
        src_TVALID => src_TVALID_int_regslice,
        dst_TREADY => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY,
        p_4 => p_reg_632,
        axis_dest_V => axis_dest_V_reg_168,
        axis_id_V => axis_id_V_reg_178,
        axis_last_V => axis_last_V_reg_188,
        axis_user_V => axis_user_V_reg_198,
        axis_strb_V => axis_strb_V_fu_96,
        axis_keep_V => axis_keep_V_fu_92,
        o8_V => o8_V_fu_88,
        axis_data_V => axis_data_V_fu_84,
        over_address0 => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0,
        over_ce0 => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0,
        over_q0 => over_q0,
        dst_TDATA => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA,
        dst_TVALID => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        dst_TKEEP => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP,
        dst_TSTRB => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB,
        dst_TUSER => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER,
        dst_TLAST => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST,
        dst_TID => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID,
        dst_TDEST => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST,
        cmp56 => cmp56_reg_637,
        src_TDATA => src_TDATA_int_regslice,
        src_TREADY => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY,
        src_TKEEP => src_TKEEP_int_regslice,
        src_TSTRB => src_TSTRB_int_regslice,
        src_TUSER => src_TUSER_int_regslice,
        src_TLAST => src_TLAST_int_regslice,
        src_TID => src_TID_int_regslice,
        src_TDEST => src_TDEST_int_regslice,
        axis_dest_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out,
        axis_dest_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out_ap_vld,
        axis_id_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out,
        axis_id_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out_ap_vld,
        axis_last_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out,
        axis_last_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out_ap_vld,
        axis_user_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out,
        axis_user_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out_ap_vld,
        axis_strb_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out,
        axis_strb_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out_ap_vld,
        axis_keep_V_6_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out,
        axis_keep_V_6_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out_ap_vld,
        o8_V_2_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out,
        o8_V_2_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out_ap_vld,
        axis_data_V_8_out => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out,
        axis_data_V_8_out_ap_vld => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out_ap_vld);

    regslice_both_src_V_data_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TDATA,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_data_V_U_ack_in,
        data_out => src_TDATA_int_regslice,
        vld_out => src_TVALID_int_regslice,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_data_V_U_apdone_blk);

    regslice_both_src_V_keep_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TKEEP,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_keep_V_U_ack_in,
        data_out => src_TKEEP_int_regslice,
        vld_out => regslice_both_src_V_keep_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_keep_V_U_apdone_blk);

    regslice_both_src_V_strb_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TSTRB,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_strb_V_U_ack_in,
        data_out => src_TSTRB_int_regslice,
        vld_out => regslice_both_src_V_strb_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_strb_V_U_apdone_blk);

    regslice_both_src_V_user_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TUSER,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_user_V_U_ack_in,
        data_out => src_TUSER_int_regslice,
        vld_out => regslice_both_src_V_user_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_user_V_U_apdone_blk);

    regslice_both_src_V_last_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TLAST,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_last_V_U_ack_in,
        data_out => src_TLAST_int_regslice,
        vld_out => regslice_both_src_V_last_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_last_V_U_apdone_blk);

    regslice_both_src_V_id_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TID,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_id_V_U_ack_in,
        data_out => src_TID_int_regslice,
        vld_out => regslice_both_src_V_id_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_id_V_U_apdone_blk);

    regslice_both_src_V_dest_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => src_TDEST,
        vld_in => src_TVALID,
        ack_in => regslice_both_src_V_dest_V_U_ack_in,
        data_out => src_TDEST_int_regslice,
        vld_out => regslice_both_src_V_dest_V_U_vld_out,
        ack_out => src_TREADY_int_regslice,
        apdone_blk => regslice_both_src_V_dest_V_U_apdone_blk);

    regslice_both_dst_V_data_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => dst_TREADY_int_regslice,
        data_out => dst_TDATA,
        vld_out => regslice_both_dst_V_data_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_data_V_U_apdone_blk);

    regslice_both_dst_V_keep_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_keep_V_U_ack_in_dummy,
        data_out => dst_TKEEP,
        vld_out => regslice_both_dst_V_keep_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_keep_V_U_apdone_blk);

    regslice_both_dst_V_strb_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_strb_V_U_ack_in_dummy,
        data_out => dst_TSTRB,
        vld_out => regslice_both_dst_V_strb_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_strb_V_U_apdone_blk);

    regslice_both_dst_V_user_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_user_V_U_ack_in_dummy,
        data_out => dst_TUSER,
        vld_out => regslice_both_dst_V_user_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_user_V_U_apdone_blk);

    regslice_both_dst_V_last_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_last_V_U_ack_in_dummy,
        data_out => dst_TLAST,
        vld_out => regslice_both_dst_V_last_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_last_V_U_apdone_blk);

    regslice_both_dst_V_id_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_id_V_U_ack_in_dummy,
        data_out => dst_TID,
        vld_out => regslice_both_dst_V_id_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_id_V_U_apdone_blk);

    regslice_both_dst_V_dest_V_U : component overlay_control_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST,
        vld_in => grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID,
        ack_in => regslice_both_dst_V_dest_V_U_ack_in_dummy,
        data_out => dst_TDEST,
        vld_out => regslice_both_dst_V_dest_V_U_vld_out,
        ack_out => dst_TREADY,
        apdone_blk => regslice_both_dst_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln20_fu_341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready = ap_const_logic_1)) then 
                    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axis_data_V_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_data_V_fu_84 <= axis_data_V_7_loc_fu_164;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_data_V_fu_84 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out;
            end if; 
        end if;
    end process;

    axis_dest_V_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_dest_V_reg_168 <= axis_dest_V_5_loc_fu_144;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_dest_V_reg_168 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out;
            end if; 
        end if;
    end process;

    axis_id_V_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_id_V_reg_178 <= axis_id_V_5_loc_fu_148;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_id_V_reg_178 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out;
            end if; 
        end if;
    end process;

    axis_keep_V_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_keep_V_fu_92 <= axis_keep_V_5_loc_fu_160;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_keep_V_fu_92 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out;
            end if; 
        end if;
    end process;

    axis_last_V_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_last_V_reg_188 <= axis_last_V_5_loc_fu_152;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_last_V_reg_188 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out;
            end if; 
        end if;
    end process;

    axis_strb_V_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_strb_V_fu_96 <= axis_strb_V_5_loc_fu_156;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_strb_V_fu_96 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out;
            end if; 
        end if;
    end process;

    axis_user_V_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axis_user_V_reg_198 <= ap_const_lv1_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                axis_user_V_reg_198 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out;
            end if; 
        end if;
    end process;

    pstart_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                pstart_fu_104 <= ap_const_lv32_0;
            elsif (((icmp_ln20_fu_341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                pstart_fu_104 <= p_fu_387_p3;
            end if; 
        end if;
    end process;

    y_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                y_fu_100 <= ap_const_lv11_0;
            elsif (((icmp_ln20_fu_341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                y_fu_100 <= y_2_fu_347_p2;
            end if; 
        end if;
    end process;

    yrem_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                yrem_fu_108 <= ap_const_lv32_3;
            elsif (((icmp_ln20_fu_341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                yrem_fu_108 <= yrem_2_fu_409_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_data_V_7_loc_fu_164 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_dest_V_5_loc_fu_144 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_id_V_5_loc_fu_148 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_keep_V_5_loc_fu_160 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_last_V_5_loc_fu_152 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                axis_strb_V_5_loc_fu_156 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp56_reg_637 <= cmp56_fu_396_p2;
                p_reg_632 <= p_fu_387_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                o8_V_fu_88 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state5, icmp_ln20_fu_341_p2, grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done, grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, regslice_both_dst_V_data_V_U_apdone_blk, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln20_fu_341_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state8 => 
                if (((regslice_both_dst_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done)
    begin
        if ((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done)
    begin
        if ((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(regslice_both_dst_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_dst_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp56_fu_396_p2 <= "0" when (y_fu_100 = ap_const_lv11_437) else "1";
    dst_TVALID <= regslice_both_dst_V_data_V_U_vld_out;
    dst_TVALID_int_regslice <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID;
    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg;
    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg;
    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY <= (dst_TREADY_int_regslice and ap_CS_fsm_state6);
    icmp_ln20_fu_341_p2 <= "1" when (y_fu_100 = ap_const_lv11_438) else "0";
    icmp_ln21_fu_375_p2 <= "1" when (yrem_fu_108 = ap_const_lv32_0) else "0";
    over_address0 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0;
    over_ce0 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0;
    p_fu_387_p3 <= 
        pstart_1_fu_381_p2 when (icmp_ln21_fu_375_p2(0) = '1') else 
        pstart_fu_104;
    pstart_1_fu_381_p2 <= std_logic_vector(unsigned(pstart_fu_104) + unsigned(ap_const_lv32_1E0));
    src_TREADY <= regslice_both_src_V_data_V_U_ack_in;

    src_TREADY_int_regslice_assign_proc : process(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY, grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            src_TREADY_int_regslice <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            src_TREADY_int_regslice <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY;
        else 
            src_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    y_2_fu_347_p2 <= std_logic_vector(unsigned(y_fu_100) + unsigned(ap_const_lv11_1));
    yrem_2_fu_409_p3 <= 
        ap_const_lv32_3 when (icmp_ln21_fu_375_p2(0) = '1') else 
        yrem_3_fu_403_p2;
    yrem_3_fu_403_p2 <= std_logic_vector(unsigned(yrem_fu_108) + unsigned(ap_const_lv32_FFFFFFFF));
end behav;
