Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 31 11:47:08 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.505       -8.032                     22                 2181        0.097        0.000                      0                 2181        4.500        0.000                       0                  1059  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock       -0.505       -8.032                     22                 2181        0.097        0.000                      0                 2181        4.500        0.000                       0                  1059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :           22  Failing Endpoints,  Worst Slack       -0.505ns,  Total Violation       -8.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.214ns  (logic 6.013ns (58.871%)  route 4.201ns (41.129%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.707    15.325    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.310    15.635 r  reactionTimerProcessor/statePrepareProcessor/out_delay[17]_i_1/O
                         net (fo=1, routed)           0.000    15.635    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[17]
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.524    14.947    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.032    15.130    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 6.013ns (58.979%)  route 4.182ns (41.021%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.688    15.307    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I1_O)        0.310    15.617 r  reactionTimerProcessor/statePrepareProcessor/out_delay[19]_i_1/O
                         net (fo=1, routed)           0.000    15.617    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[19]
    SLICE_X13Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.032    15.131    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 6.103ns (59.985%)  route 4.071ns (40.015%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.713 r  out_delay_reg[29]_i_4/O[1]
                         net (fo=1, routed)           0.577    15.290    reactionTimerProcessor/statePrepareProcessor/out_data_reg[29][1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.306    15.596 r  reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_2/O
                         net (fo=1, routed)           0.000    15.596    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[29]
    SLICE_X13Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)        0.031    15.130    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 6.013ns (59.232%)  route 4.139ns (40.768%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.644    15.263    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X14Y51         LUT5 (Prop_lut5_I1_O)        0.310    15.573 r  reactionTimerProcessor/statePrepareProcessor/out_delay[25]_i_1/O
                         net (fo=1, routed)           0.000    15.573    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[25]
    SLICE_X14Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.081    15.180    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -15.573    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 6.013ns (59.548%)  route 4.085ns (40.452%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.591    15.209    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I1_O)        0.310    15.519 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_1/O
                         net (fo=1, routed)           0.000    15.519    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[27]
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.031    15.130    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.097ns  (logic 6.013ns (59.554%)  route 4.084ns (40.446%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.590    15.208    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I1_O)        0.310    15.518 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_1/O
                         net (fo=1, routed)           0.000    15.518    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[15]
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.032    15.131    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 6.013ns (59.633%)  route 4.070ns (40.367%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.576    15.195    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X15Y50         LUT5 (Prop_lut5_I1_O)        0.310    15.505 r  reactionTimerProcessor/statePrepareProcessor/out_delay[8]_i_1/O
                         net (fo=1, routed)           0.000    15.505    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[8]
    SLICE_X15Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.032    15.131    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 6.013ns (59.672%)  route 4.064ns (40.328%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.570    15.188    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.310    15.498 r  reactionTimerProcessor/statePrepareProcessor/out_delay[28]_i_1/O
                         net (fo=1, routed)           0.000    15.498    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[28]
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.524    14.947    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.031    15.129    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 6.013ns (59.696%)  route 4.060ns (40.304%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.566    15.184    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.310    15.494 r  reactionTimerProcessor/statePrepareProcessor/out_delay[20]_i_1/O
                         net (fo=1, routed)           0.000    15.494    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[20]
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.524    14.947    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.029    15.127    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        10.061ns  (logic 6.013ns (59.764%)  route 4.048ns (40.236%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.819     5.422    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.841 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[8]/Q
                         net (fo=5, routed)           0.700     6.541    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[8]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.296     6.837 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74/O
                         net (fo=1, routed)           0.000     6.837    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_74_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.235 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.235    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_62_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.349    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_52_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.463    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_42_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.577    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.691    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_22_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[11]_i_13/O[3]
                         net (fo=20, routed)          0.997     9.000    reactionTimerProcessor_n_8
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302     9.302 r  out_delay[11]_i_14/O
                         net (fo=7, routed)           0.619     9.921    out_delay[11]_i_14_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.327    10.248 r  out_delay[15]_i_26/O
                         net (fo=1, routed)           0.000    10.248    out_delay[15]_i_26_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.780 r  out_delay_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.781    out_delay_reg[15]_i_14_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  out_delay_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.572    11.666    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[30]_3[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.306    11.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    11.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[19]_i_9_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.506    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[19]_i_3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[23]_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.946 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.605    13.551    reactionTimerProcessor_n_20
    SLICE_X12Y51         LUT1 (Prop_lut1_I0_O)        0.306    13.857 r  out_delay[27]_i_6/O
                         net (fo=1, routed)           0.000    13.857    out_delay[27]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.390 r  out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.390    out_delay_reg[27]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.619 r  out_delay_reg[29]_i_4/CO[2]
                         net (fo=22, routed)          0.554    15.173    reactionTimerProcessor/statePrepareProcessor/CO[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I1_O)        0.310    15.483 r  reactionTimerProcessor/statePrepareProcessor/out_delay[21]_i_1/O
                         net (fo=1, routed)           0.000    15.483    reactionTimerProcessor/statePrepareProcessor/p_0_in_0[21]
    SLICE_X13Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.525    14.948    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.031    15.130    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 -0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.394%)  route 0.181ns (58.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.641     1.561    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.128     1.689 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/Q
                         net (fo=1, routed)           0.181     1.870    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][1]
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[1]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.012     1.773    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.042%)  route 0.250ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.641     1.561    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[0]/Q
                         net (fo=1, routed)           0.250     1.952    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][0]
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[0]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     1.831    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/out_result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.568     1.487    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  reactionTimerProcessor/stateTestProcessor/out_result_reg[16]/Q
                         net (fo=6, routed)           0.099     1.728    reactionTimerProcessor/stateResultProcessor/testResultSeperator/Q[15]
    SLICE_X8Y68          LUT3 (Prop_lut3_I2_O)        0.048     1.776 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[16]_i_1/O
                         net (fo=1, routed)           0.000     1.776    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[16]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.837     2.002    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[16]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.131     1.631    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.593     1.512    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/Q
                         net (fo=1, routed)           0.116     1.770    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[13]
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[13]_i_1/O
                         net (fo=1, routed)           0.000     1.815    reactionTimerProcessor/stateIdleProcessor_n_18
    SLICE_X2Y77          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.864     2.029    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y77          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDSE (Hold_fdse_C_D)         0.121     1.670    reactionTimerProcessor/out_ssdOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.827%)  route 0.110ns (37.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.597     1.516    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/Q
                         net (fo=6, routed)           0.110     1.767    reactionTimerProcessor/stateResultProcessor/testResultSeperator/Q[13]
    SLICE_X6Y67          LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[14]_i_1/O
                         net (fo=1, routed)           0.000     1.812    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[14]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.866     2.031    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[14]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.121     1.651    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.557%)  route 0.292ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.641     1.561    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[2]/Q
                         net (fo=1, routed)           0.292     1.994    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][2]
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[2]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     1.831    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.562     1.481    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[29]/Q
                         net (fo=5, routed)           0.121     1.744    reactionTimerProcessor/stateResultProcessor/testResultSeperator/p_1_in[30]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.048     1.792 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[30]_i_1/O
                         net (fo=1, routed)           0.000     1.792    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[30]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.131     1.625    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.642     1.562    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.852    reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[10]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.009    reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[8]_i_1__1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.062    reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]_i_1__1_n_7
    SLICE_X8Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    reactionTimerProcessor/stateTestProcessor/signalDelayer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.598     1.517    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.068     1.749    startButtonDebouncer/pipeline[0]
    SLICE_X2Y82          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.869     2.034    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.060     1.577    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/ledAnimeClock/out_dividedClock_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/lastState_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.603     1.522    reactionTimerProcessor/stateIdleProcessor/ledAnimeClock/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/ledAnimeClock/out_dividedClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reactionTimerProcessor/stateIdleProcessor/ledAnimeClock/out_dividedClock_reg/Q
                         net (fo=3, routed)           0.121     1.784    reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/animeClock
    SLICE_X1Y58          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/lastState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.876     2.041    reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/lastState_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.070     1.608    reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/lastState_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y75     clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y77     clock1kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y64     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y71     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[30]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66     reactionTimerProcessor/stateResultProcessor/clock1Hz/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[15]/C



