vpr_revision;vpr.out;Revision:\s(.*);unknown
vpr_status;output.txt;vpr_status=(.*)
critical_path_delay;vpr.out;Final critical path:\s*(.*)\s*ns
pack_time;vpr.out;Packing took (.*) seconds
place_time;vpr.out;Placement took (.*) seconds
min_chan_width_route_time;vpr.out;Routing took (.*) seconds
crit_path_route_time;vpr.out;Routing took (.*) seconds
routed_wirelength;vpr.out;Total wirelength: (.*), average
num_pre_packed_nets;vpr.out;total nets: (\d+)
num_pre_packed_blocks;vpr.out;total blocks: (\d+)
num_post_packed_nets;vpr.out;Netlist num_nets:\s*(\d+)
num_clb;vpr.out;Netlist clb blocks:\s*(\d+)
num_io;vpr.out;Netlist inputs pins:\s*(\d+)
num_outputs;vpr.out;Netlist output pins:\s*(\d+)
num_memories;vpr.out;Netlist memory blocks:\s*(\d+)
num_mult;vpr.out;Netlist mult_36 blocks:\s*(\d+)
error;output.txt;error=(.*)
