// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_syrk_kernel_syrk,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.981500,HLS_SYN_LAT=19051,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1553,HLS_SYN_LUT=1113,HLS_VERSION=2023_1_1}" *)

module kernel_syrk (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alpha,
        beta,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alpha;
input  [31:0] beta;
output  [9:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;
input  [31:0] C_q0;
output  [9:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [9:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] C_address0;
reg C_ce0;
reg C_we0;
reg[31:0] C_d0;
reg C_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] i_1_reg_258;
wire    ap_CS_fsm_state2;
reg   [4:0] indvars_iv137_load_reg_267;
wire   [0:0] icmp_ln20_fu_117_p2;
wire   [9:0] sub_ln22_fu_153_p2;
reg   [9:0] sub_ln22_reg_275;
wire   [9:0] empty_fu_198_p2;
reg   [9:0] empty_reg_281;
wire    ap_CS_fsm_state4;
wire   [9:0] add_ln23_1_fu_227_p2;
reg   [9:0] add_ln23_1_reg_286;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_done;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_idle;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_ready;
wire   [9:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address0;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce0;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_we0;
wire   [31:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_d0;
wire   [9:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address1;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce1;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_done;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_idle;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_ready;
wire   [9:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address0;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce0;
wire   [9:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address1;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce1;
wire   [9:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_address0;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_ce0;
wire    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_we0;
wire   [31:0] grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_d0;
reg    grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [4:0] indvars_iv137_fu_62;
wire   [4:0] add_ln20_1_fu_160_p2;
reg   [4:0] i_fu_66;
wire   [4:0] add_ln20_fu_123_p2;
wire   [5:0] tmp_1_fu_141_p3;
wire   [9:0] tmp_fu_133_p3;
wire   [9:0] zext_ln22_fu_149_p1;
wire   [8:0] tmp_2_fu_176_p3;
wire   [6:0] tmp_3_fu_187_p3;
wire   [9:0] tmp_2_cast_fu_183_p1;
wire   [9:0] tmp_3_cast_fu_194_p1;
wire   [8:0] tmp_4_fu_205_p3;
wire   [6:0] tmp_5_fu_216_p3;
wire   [9:0] zext_ln23_fu_212_p1;
wire   [9:0] zext_ln23_1_fu_223_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg = 1'b0;
#0 grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg = 1'b0;
end

kernel_syrk_kernel_syrk_Pipeline_VITIS_LOOP_21_2 grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start),
    .ap_done(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_done),
    .ap_idle(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_idle),
    .ap_ready(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_ready),
    .indvars_iv137(indvars_iv137_load_reg_267),
    .sub_ln22(sub_ln22_reg_275),
    .C_address0(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address0),
    .C_ce0(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce0),
    .C_we0(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_we0),
    .C_d0(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_d0),
    .C_address1(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address1),
    .C_ce1(grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce1),
    .C_q1(C_q1),
    .beta_cast(beta)
);

kernel_syrk_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4 grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start),
    .ap_done(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_done),
    .ap_idle(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_idle),
    .ap_ready(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_ready),
    .add_ln23_1(add_ln23_1_reg_286),
    .indvars_iv137(indvars_iv137_load_reg_267),
    .empty(empty_reg_281),
    .A_address0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address0),
    .A_ce0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address1),
    .A_ce1(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce1),
    .A_q1(A_q1),
    .conv_i70(alpha),
    .sub_ln22(sub_ln22_reg_275),
    .C_address0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_address0),
    .C_ce0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_ce0),
    .C_we0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_we0),
    .C_d0(grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_d0),
    .C_q0(C_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln20_fu_117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_ready == 1'b1)) begin
            grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_ready == 1'b1)) begin
            grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_66 <= 5'd0;
    end else if (((icmp_ln20_fu_117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_66 <= add_ln20_fu_123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv137_fu_62 <= 5'd1;
    end else if (((icmp_ln20_fu_117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv137_fu_62 <= add_ln20_1_fu_160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln23_1_reg_286[9 : 2] <= add_ln23_1_fu_227_p2[9 : 2];
        empty_reg_281[9 : 2] <= empty_fu_198_p2[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_258 <= i_fu_66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv137_load_reg_267 <= indvars_iv137_fu_62;
        sub_ln22_reg_275[9 : 1] <= sub_ln22_fu_153_p2[9 : 1];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_address0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_address0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address0;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_ce0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_ce0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce0;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        C_ce1 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_ce1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_d0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_d0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_d0;
    end else begin
        C_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_we0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_C_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_we0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_we0;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_fu_117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_fu_117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln20_fu_117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address0;

assign A_address1 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_address1;

assign A_ce0 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce0;

assign A_ce1 = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_A_ce1;

assign C_address1 = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_C_address1;

assign add_ln20_1_fu_160_p2 = (indvars_iv137_fu_62 + 5'd1);

assign add_ln20_fu_123_p2 = (i_fu_66 + 5'd1);

assign add_ln23_1_fu_227_p2 = (zext_ln23_fu_212_p1 + zext_ln23_1_fu_223_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign empty_fu_198_p2 = (tmp_2_cast_fu_183_p1 + tmp_3_cast_fu_194_p1);

assign grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start = grp_kernel_syrk_Pipeline_VITIS_LOOP_21_2_fu_82_ap_start_reg;

assign grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start = grp_kernel_syrk_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_24_4_fu_91_ap_start_reg;

assign icmp_ln20_fu_117_p2 = ((i_fu_66 == 5'd30) ? 1'b1 : 1'b0);

assign sub_ln22_fu_153_p2 = (tmp_fu_133_p3 - zext_ln22_fu_149_p1);

assign tmp_1_fu_141_p3 = {{i_fu_66}, {1'd0}};

assign tmp_2_cast_fu_183_p1 = tmp_2_fu_176_p3;

assign tmp_2_fu_176_p3 = {{i_1_reg_258}, {4'd0}};

assign tmp_3_cast_fu_194_p1 = tmp_3_fu_187_p3;

assign tmp_3_fu_187_p3 = {{i_1_reg_258}, {2'd0}};

assign tmp_4_fu_205_p3 = {{indvars_iv137_load_reg_267}, {4'd0}};

assign tmp_5_fu_216_p3 = {{indvars_iv137_load_reg_267}, {2'd0}};

assign tmp_fu_133_p3 = {{i_fu_66}, {5'd0}};

assign zext_ln22_fu_149_p1 = tmp_1_fu_141_p3;

assign zext_ln23_1_fu_223_p1 = tmp_5_fu_216_p3;

assign zext_ln23_fu_212_p1 = tmp_4_fu_205_p3;

always @ (posedge ap_clk) begin
    sub_ln22_reg_275[0] <= 1'b0;
    empty_reg_281[1:0] <= 2'b00;
    add_ln23_1_reg_286[1:0] <= 2'b00;
end

endmodule //kernel_syrk
