{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587022099987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587022099987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 08:28:19 2020 " "Processing started: Thu Apr 16 08:28:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587022099987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587022099987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_plane_tx -c data_plane_tx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_plane_tx -c data_plane_tx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587022099987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587022100134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587022100134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587022106718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587022106718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/Multiplexer.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587022106719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587022106719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587022106720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587022106720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587022106721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587022106721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_plane_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_plane_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_tx " "Found entity 1: data_plane_tx" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587022106722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587022106722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_plane_tx " "Elaborating entity \"data_plane_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587022106760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_plane_tx.sv(204) " "Verilog HDL assignment warning at data_plane_tx.sv(204): truncated value with size 32 to match size of target (3)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587022106761 "|data_plane_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp_tx_mux_data\[3\] 0 data_plane_tx.sv(64) " "Net \"sp_tx_mux_data\[3\]\" at data_plane_tx.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1587022106761 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[0\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[0\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106761 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[1\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[1\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106761 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[2\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[2\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[3\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[3\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[4\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[4\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[5\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[5\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[6\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[6\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[7\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[7\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[8\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[8\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[9\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[9\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[10\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[10\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[11\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[11\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[12\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[12\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[13\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[13\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[14\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[14\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_dest_node\[15\] data_plane_tx.sv(135) " "Inferred latch for \"current_dest_node\[15\]\" at data_plane_tx.sv(135)" {  } { { "data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587022106762 "|data_plane_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:sp_tx_mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:sp_tx_mux\"" {  } { { "data_plane_tx.sv" "sp_tx_mux" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587022106763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:sp_tx_reg " "Elaborating entity \"Register\" for hierarchy \"Register:sp_tx_reg\"" {  } { { "data_plane_tx.sv" "sp_tx_reg" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587022106764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:sp_increment " "Elaborating entity \"ALU\" for hierarchy \"ALU:sp_increment\"" {  } { { "data_plane_tx.sv" "sp_increment" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587022106764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:RAM_tx_address_mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:RAM_tx_address_mux\"" {  } { { "data_plane_tx.sv" "RAM_tx_address_mux" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587022106766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:RAM_tx " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:RAM_tx\"" {  } { { "data_plane_tx.sv" "RAM_tx" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587022106766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1160 " "Peak virtual memory: 1160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587022106815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 08:28:26 2020 " "Processing ended: Thu Apr 16 08:28:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587022106815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587022106815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587022106815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587022106815 ""}
