
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul16u_pwr_2_202_ep_00.v) [C](mul16u_pwr_2_202_ep_00.c) |
| mul16u_pwr_2_184_ep_37 | 64.2 | 257 | 37.5 | 0.0001113381 |  [Verilog](mul16u_pwr_2_184_ep_37.v) [C](mul16u_pwr_2_184_ep_37.c) |
| mul16u_pwr_2_173_ep_47 | 12373.8 | 66049 | 47.900390625 | 0.0117016222 |  [Verilog](mul16u_pwr_2_173_ep_47.v) [C](mul16u_pwr_2_173_ep_47.c) |
| mul16u_pwr_2_151_ep_61 | 232103.125 | 3713650 | 61.5157186985 | 0.0569402116 |  [Verilog](mul16u_pwr_2_151_ep_61.v) [C](mul16u_pwr_2_151_ep_61.c) |
| mul16u_pwr_2_039_ep_81 | 49152.25 | 196609 | 81.2488555908 | 0.026567578 |  [Verilog](mul16u_pwr_2_039_ep_81.v) [C](mul16u_pwr_2_039_ep_81.c) |
| mul16u_pwr_1_859_ep_90 | 114688.25 | 458753 | 90.623664856 | 0.0581180077 |  [Verilog](mul16u_pwr_1_859_ep_90.v) [C](mul16u_pwr_1_859_ep_90.c) |
| mul16u_pwr_0_000_ep_99 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog](mul16u_pwr_0_000_ep_99.v) [C](mul16u_pwr_0_000_ep_99.c) |

Parameters
--------------
![Parameters figure](fig.png)
         