==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:180:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:180:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:206:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:214:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:214:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.24 seconds. Elapsed time: 3 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:228) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.593 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:232:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.94 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.557 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.591 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.89 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.599 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:155:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:181:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:181:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:219:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:215:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:215:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.02 seconds; current allocated memory: 81.101 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:229) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.572 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:233:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:234:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:96:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.170 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.214 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 113.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln102', assessment/toplevel.cpp:102) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:102 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln103', assessment/toplevel.cpp:103) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_11_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_8', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_10', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_12', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 115.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.729ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:265) [122]  (7.3 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 106.212 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.17 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.800 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.217 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.14 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.799 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.199 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.62 seconds; current allocated memory: 92.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:223:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 32 has been inferred on port 'MAXI' (assessment/toplevel.cpp:233:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.94 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 100.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.269 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 122.311 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:241:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned char)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:227:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:227:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.811 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.872 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.245 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.278 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.97 seconds; current allocated memory: 80.888 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.947 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 106.354 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.55 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.28 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.954 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.317 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:215) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 106.358 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:221:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:235:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:235:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.86 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.963 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.335 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:221) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.362 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:253:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.952 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 85.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.414 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.443 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.406 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 76.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.05 seconds; current allocated memory: 80.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.919 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 85.011 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.385 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.419 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.25 seconds. Elapsed time: 3 seconds; current allocated memory: 80.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.907 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.386 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.431 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.63 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:241:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:241:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.36 seconds; current allocated memory: 81.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.247 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 85.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.745 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_1' (assessment/toplevel.cpp:163) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.778 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:163:81)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.64 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.447 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.504 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:67:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 113.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_16_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_19_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 117.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.62 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.448 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 105.501 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:191:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:191:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:243:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:243:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.74 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.381 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 83.789 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.837 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.63 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.365 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.775 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.842 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 113.756 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 115.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.325 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.851 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 105.916 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 113.799 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.61 seconds; current allocated memory: 79.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.506 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.588 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 113.490 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 115.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln268) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 118.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.82 seconds; current allocated memory: 79.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 79.993 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.115 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 83.505 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 105.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 113.481 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 115.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 118.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.68 seconds; current allocated memory: 79.901 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.021 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.415 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 105.489 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 113.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 118.271 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:238:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:238:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.38 seconds; current allocated memory: 79.858 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 83.792 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 83.122 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:223) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:253) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 104.486 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 110.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 111.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 112.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_11ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 121.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'toplevel_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
