{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 11:17:08 2017 " "Info: Processing started: Tue May 23 11:17:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sram -c sram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram -c sram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state.idle register BASERAMADDR\[3\]~en 274.42 MHz 3.644 ns Internal " "Info: Clock \"clk\" has Internal fmax of 274.42 MHz between source register \"state.idle\" and destination register \"BASERAMADDR\[3\]~en\" (period= 3.644 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.340 ns + Longest register register " "Info: + Longest register to register delay is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.idle 1 REG LCFF_X87_Y47_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y47_N9; Fanout = 7; REG Node = 'state.idle'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.idle } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.370 ns) 0.820 ns Selector3~0 2 COMB LCCOMB_X87_Y47_N12 54 " "Info: 2: + IC(0.450 ns) + CELL(0.370 ns) = 0.820 ns; Loc. = LCCOMB_X87_Y47_N12; Fanout = 54; COMB Node = 'Selector3~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { state.idle Selector3~0 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.206 ns) 3.232 ns BASERAMADDR\[3\]~enfeeder 3 COMB LCCOMB_X71_Y47_N16 1 " "Info: 3: + IC(2.206 ns) + CELL(0.206 ns) = 3.232 ns; Loc. = LCCOMB_X71_Y47_N16; Fanout = 1; COMB Node = 'BASERAMADDR\[3\]~enfeeder'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { Selector3~0 BASERAMADDR[3]~enfeeder } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.340 ns BASERAMADDR\[3\]~en 4 REG LCFF_X71_Y47_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.340 ns; Loc. = LCFF_X71_Y47_N17; Fanout = 1; REG Node = 'BASERAMADDR\[3\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { BASERAMADDR[3]~enfeeder BASERAMADDR[3]~en } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 20.48 % ) " "Info: Total cell delay = 0.684 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.656 ns ( 79.52 % ) " "Info: Total interconnect delay = 2.656 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { state.idle Selector3~0 BASERAMADDR[3]~enfeeder BASERAMADDR[3]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { state.idle {} Selector3~0 {} BASERAMADDR[3]~enfeeder {} BASERAMADDR[3]~en {} } { 0.000ns 0.450ns 2.206ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.040 ns - Smallest " "Info: - Smallest clock skew is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.327 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.666 ns) 3.327 ns BASERAMADDR\[3\]~en 3 REG LCFF_X71_Y47_N17 1 " "Info: 3: + IC(1.426 ns) + CELL(0.666 ns) = 3.327 ns; Loc. = LCFF_X71_Y47_N17; Fanout = 1; REG Node = 'BASERAMADDR\[3\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { clk~clkctrl BASERAMADDR[3]~en } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.08 % ) " "Info: Total cell delay = 1.766 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.561 ns ( 46.92 % ) " "Info: Total interconnect delay = 1.561 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { clk clk~clkctrl BASERAMADDR[3]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMADDR[3]~en {} } { 0.000ns 0.000ns 0.135ns 1.426ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.367 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.666 ns) 3.367 ns state.idle 3 REG LCFF_X87_Y47_N9 7 " "Info: 3: + IC(1.466 ns) + CELL(0.666 ns) = 3.367 ns; Loc. = LCFF_X87_Y47_N9; Fanout = 7; REG Node = 'state.idle'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { clk~clkctrl state.idle } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.45 % ) " "Info: Total cell delay = 1.766 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 47.55 % ) " "Info: Total interconnect delay = 1.601 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.466ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { clk clk~clkctrl BASERAMADDR[3]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMADDR[3]~en {} } { 0.000ns 0.000ns 0.135ns 1.426ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.466ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { state.idle Selector3~0 BASERAMADDR[3]~enfeeder BASERAMADDR[3]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { state.idle {} Selector3~0 {} BASERAMADDR[3]~enfeeder {} BASERAMADDR[3]~en {} } { 0.000ns 0.450ns 2.206ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { clk clk~clkctrl BASERAMADDR[3]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMADDR[3]~en {} } { 0.000ns 0.000ns 0.135ns 1.426ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.466ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BASERAMADDR\[0\]~reg0 button4 clk 6.034 ns register " "Info: tsu for register \"BASERAMADDR\[0\]~reg0\" (data pin = \"button4\", clock pin = \"clk\") is 6.034 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.440 ns + Longest pin register " "Info: + Longest pin to register delay is 9.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns button4 1 PIN PIN_AA20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AA20; Fanout = 1; PIN Node = 'button4'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { button4 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.757 ns) + CELL(0.651 ns) 9.332 ns Selector11~1 2 COMB LCCOMB_X86_Y47_N4 1 " "Info: 2: + IC(7.757 ns) + CELL(0.651 ns) = 9.332 ns; Loc. = LCCOMB_X86_Y47_N4; Fanout = 1; COMB Node = 'Selector11~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.408 ns" { button4 Selector11~1 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.440 ns BASERAMADDR\[0\]~reg0 3 REG LCFF_X86_Y47_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.440 ns; Loc. = LCFF_X86_Y47_N5; Fanout = 1; REG Node = 'BASERAMADDR\[0\]~reg0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector11~1 BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 17.83 % ) " "Info: Total cell delay = 1.683 ns ( 17.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.757 ns ( 82.17 % ) " "Info: Total interconnect delay = 7.757 ns ( 82.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { button4 Selector11~1 BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { button4 {} button4~combout {} Selector11~1 {} BASERAMADDR[0]~reg0 {} } { 0.000ns 0.000ns 7.757ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.366 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.666 ns) 3.366 ns BASERAMADDR\[0\]~reg0 3 REG LCFF_X86_Y47_N5 1 " "Info: 3: + IC(1.465 ns) + CELL(0.666 ns) = 3.366 ns; Loc. = LCFF_X86_Y47_N5; Fanout = 1; REG Node = 'BASERAMADDR\[0\]~reg0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { clk~clkctrl BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.47 % ) " "Info: Total cell delay = 1.766 ns ( 52.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 47.53 % ) " "Info: Total interconnect delay = 1.600 ns ( 47.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { clk clk~clkctrl BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMADDR[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.465ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { button4 Selector11~1 BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { button4 {} button4~combout {} Selector11~1 {} BASERAMADDR[0]~reg0 {} } { 0.000ns 0.000ns 7.757ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { clk clk~clkctrl BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMADDR[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.465ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LEDBUS\[6\] data_out\[6\] 12.887 ns register " "Info: tco from clock \"clk\" to destination pin \"LEDBUS\[6\]\" through register \"data_out\[6\]\" is 12.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.369 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.666 ns) 3.369 ns data_out\[6\] 3 REG LCFF_X90_Y47_N5 1 " "Info: 3: + IC(1.468 ns) + CELL(0.666 ns) = 3.369 ns; Loc. = LCFF_X90_Y47_N5; Fanout = 1; REG Node = 'data_out\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { clk~clkctrl data_out[6] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.42 % ) " "Info: Total cell delay = 1.766 ns ( 52.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 47.58 % ) " "Info: Total interconnect delay = 1.603 ns ( 47.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { clk clk~clkctrl data_out[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.369 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[6] {} } { 0.000ns 0.000ns 0.135ns 1.468ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.214 ns + Longest register pin " "Info: + Longest register to pin delay is 9.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[6\] 1 REG LCFF_X90_Y47_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X90_Y47_N5; Fanout = 1; REG Node = 'data_out\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns LEDBUS~38 2 COMB LCCOMB_X90_Y47_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X90_Y47_N4; Fanout = 1; COMB Node = 'LEDBUS~38'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { data_out[6] LEDBUS~38 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.595 ns) + CELL(3.226 ns) 9.214 ns LEDBUS\[6\] 3 PIN PIN_AF22 0 " "Info: 3: + IC(5.595 ns) + CELL(3.226 ns) = 9.214 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDBUS\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { LEDBUS~38 LEDBUS[6] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.619 ns ( 39.28 % ) " "Info: Total cell delay = 3.619 ns ( 39.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.595 ns ( 60.72 % ) " "Info: Total interconnect delay = 5.595 ns ( 60.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.214 ns" { data_out[6] LEDBUS~38 LEDBUS[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.214 ns" { data_out[6] {} LEDBUS~38 {} LEDBUS[6] {} } { 0.000ns 0.000ns 5.595ns } { 0.000ns 0.393ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { clk clk~clkctrl data_out[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.369 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[6] {} } { 0.000ns 0.000ns 0.135ns 1.468ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.214 ns" { data_out[6] LEDBUS~38 LEDBUS[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.214 ns" { data_out[6] {} LEDBUS~38 {} LEDBUS[6] {} } { 0.000ns 0.000ns 5.595ns } { 0.000ns 0.393ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset LEDBUS\[6\] 14.942 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"LEDBUS\[6\]\" is 14.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns reset 1 PIN PIN_P1 34 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P1; Fanout = 34; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.815 ns) + CELL(0.206 ns) 6.121 ns LEDBUS~38 2 COMB LCCOMB_X90_Y47_N4 1 " "Info: 2: + IC(4.815 ns) + CELL(0.206 ns) = 6.121 ns; Loc. = LCCOMB_X90_Y47_N4; Fanout = 1; COMB Node = 'LEDBUS~38'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { reset LEDBUS~38 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.595 ns) + CELL(3.226 ns) 14.942 ns LEDBUS\[6\] 3 PIN PIN_AF22 0 " "Info: 3: + IC(5.595 ns) + CELL(3.226 ns) = 14.942 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDBUS\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { LEDBUS~38 LEDBUS[6] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.532 ns ( 30.33 % ) " "Info: Total cell delay = 4.532 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.410 ns ( 69.67 % ) " "Info: Total interconnect delay = 10.410 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.942 ns" { reset LEDBUS~38 LEDBUS[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.942 ns" { reset {} reset~combout {} LEDBUS~38 {} LEDBUS[6] {} } { 0.000ns 0.000ns 4.815ns 5.595ns } { 0.000ns 1.100ns 0.206ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.mem_write button clk -0.286 ns register " "Info: th for register \"state.mem_write\" (data pin = \"button\", clock pin = \"clk\") is -0.286 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.366 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.666 ns) 3.366 ns state.mem_write 3 REG LCFF_X86_Y47_N27 2 " "Info: 3: + IC(1.465 ns) + CELL(0.666 ns) = 3.366 ns; Loc. = LCFF_X86_Y47_N27; Fanout = 2; REG Node = 'state.mem_write'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { clk~clkctrl state.mem_write } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.47 % ) " "Info: Total cell delay = 1.766 ns ( 52.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 47.53 % ) " "Info: Total interconnect delay = 1.600 ns ( 47.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { clk clk~clkctrl state.mem_write } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { clk {} clk~combout {} clk~clkctrl {} state.mem_write {} } { 0.000ns 0.000ns 0.135ns 1.465ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns button 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'button'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.206 ns) 3.850 ns Selector2~0 2 COMB LCCOMB_X86_Y47_N26 1 " "Info: 2: + IC(2.544 ns) + CELL(0.206 ns) = 3.850 ns; Loc. = LCCOMB_X86_Y47_N26; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { button Selector2~0 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.958 ns state.mem_write 3 REG LCFF_X86_Y47_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.958 ns; Loc. = LCFF_X86_Y47_N27; Fanout = 2; REG Node = 'state.mem_write'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector2~0 state.mem_write } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 35.73 % ) " "Info: Total cell delay = 1.414 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 64.27 % ) " "Info: Total interconnect delay = 2.544 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { button Selector2~0 state.mem_write } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.958 ns" { button {} button~combout {} Selector2~0 {} state.mem_write {} } { 0.000ns 0.000ns 2.544ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { clk clk~clkctrl state.mem_write } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { clk {} clk~combout {} clk~clkctrl {} state.mem_write {} } { 0.000ns 0.000ns 0.135ns 1.465ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { button Selector2~0 state.mem_write } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.958 ns" { button {} button~combout {} Selector2~0 {} state.mem_write {} } { 0.000ns 0.000ns 2.544ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 11:17:09 2017 " "Info: Processing ended: Tue May 23 11:17:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
