# //  ModelSim SE-64 10.6b May 25 2017Linux 4.15.0-50-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:40:49 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/top/gStubFormatter(1)/StubFormatterInstance/PosLutInstance/DataOut
run 100ns
do {top_simulate.do}
# End time: 14:50:03 on May 24,2019, Elapsed time: 0:09:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:50:03 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:56:13 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:56:13 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 14:56:15 on May 24,2019, Elapsed time: 0:06:12
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:56:15 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# ** Warning: (vsim-7) Failed to open VHDL file "A_PosLutLow.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 fs  Iteration: 0  Instance: /top/gStubFormatter(0)/StubFormatterInstance/PosLutInstance File: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "A_PosLutLow.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 fs  Iteration: 0  Instance: /top/gStubFormatter(0)/StubFormatterInstance/PosLutInstance File: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd Line: 55
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top_simulate.do PAUSED at line 9
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:56:53 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:56:54 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
do {top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:56:15 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/top/gStubFormatter(1)/StubFormatterInstance/PosLutInstance/AddressIn
do {top_simulate.do}
# End time: 14:58:27 on May 24,2019, Elapsed time: 0:02:12
# Errors: 1, Warnings: 1
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:58:27 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:18:03 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(103): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC_VECTOR.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(104): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC_VECTOR.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(105): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC_VECTOR.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(116): VHDL Compiler exiting
# End time: 15:18:03 on May 24,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 3
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 25
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/utilities...."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:18:38 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:18:38 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 15:18:40 on May 24,2019, Elapsed time: 0:20:13
# Errors: 7, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:18:40 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Causality operation skipped due to absence of debug database file
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:29:50 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:29:50 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 15:29:52 on May 24,2019, Elapsed time: 0:11:12
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:29:52 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/top/gStubFormatter(1)/StubFormatterInstance/pos_lut_out
do {top_simulate.do}
# End time: 15:32:51 on May 24,2019, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:32:51 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:36:12 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:36:12 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 15:36:14 on May 24,2019, Elapsed time: 0:03:23
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:36:14 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:37:56 on May 24,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:37:56 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:39:01 on May 24,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:39:01 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# ** Error: wrong # args.  Usage: insert index itemname ?args?
# Error in macro ./top_wave.do line 12
# wrong # args.  Usage: insert index itemname ?args?
#     while executing
# "add wave -position insertpoint"
do {top_simulate.do}
# End time: 15:40:04 on May 24,2019, Elapsed time: 0:01:03
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:40:04 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:40:26 on May 24,2019, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:40:26 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# ** Error: (vish-4014) No objects found matching 'sim:/top/DTCIn_stubs(0)/bend'.
# Error in macro ./top_wave.do line 13
# (vish-4014) No objects found matching 'sim:/top/DTCIn_stubs(0)/bend'.
#     while executing
# "add wave -position insertpoint sim:/top/clk"
add wave -position insertpoint  \
sim:/top/links_in(63)
add wave -position insertpoint  \
sim:/top/header_out.boxcar_number
add wave -position insertpoint  \
sim:/top/header_out.boxcar_number
do {top_simulate.do}
# End time: 15:41:41 on May 24,2019, Elapsed time: 0:01:15
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:41:41 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:43:37 on May 24,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:43:37 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:44:13 on May 24,2019, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:44:13 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:44:30 on May 24,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:44:30 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:45:29 on May 24,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:45:29 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:46:00 on May 24,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:46:00 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:46:55 on May 24,2019, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:46:55 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:47:30 on May 24,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:47:30 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:48:55 on May 24,2019, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:48:55 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:50:42 on May 24,2019, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:50:42 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:52:50 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:52:50 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 15:52:52 on May 24,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:52:52 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 50ns
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:55:39 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:55:39 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 15:55:42 on May 24,2019, Elapsed time: 0:02:50
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:55:42 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:04:26 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:04:26 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:04:28 on May 24,2019, Elapsed time: 0:08:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:04:28 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 50ns
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:21:49 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:21:49 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:21:52 on May 24,2019, Elapsed time: 0:17:24
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:21:52 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 50ns
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:24:29 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:24:29 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:24:32 on May 24,2019, Elapsed time: 0:02:40
# Errors: 2, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:24:32 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:25:01 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:25:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:25:03 on May 24,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:25:03 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:26:39 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:26:39 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:26:41 on May 24,2019, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:26:41 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:35:09 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:35:10 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:35:14 on May 24,2019, Elapsed time: 0:08:33
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:35:14 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:37:17 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(98): Target of signal assignment is not a signal.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(117): VHDL Compiler exiting
# End time: 16:37:17 on May 24,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 25
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/utilities...."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:37:45 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:37:45 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:37:46 on May 24,2019, Elapsed time: 0:02:32
# Errors: 5, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:37:46 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 100ns
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:46:01 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:46:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:46:03 on May 24,2019, Elapsed time: 0:08:17
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:46:03 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 16:47:14 on May 24,2019, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:47:14 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 16:47:43 on May 24,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:47:43 on May 24,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:50:33 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(106): near ";": syntax error
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(107): near ";": syntax error
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(108): near ";": syntax error
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(122): VHDL Compiler exiting
# End time: 16:50:33 on May 24,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 3
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 25
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/utilities...."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:50:47 on May 24,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package FunkyMiniBus
# -- Compiling package body FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Loading package FunkyMiniBus
# -- Compiling entity FMBusRamDecoder
# -- Compiling architecture behavioral of FMBusRamDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusRegDecoder
# -- Compiling architecture behavioral of FMBusRegDecoder
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
# -- Compiling entity FMBusMaster
# -- Compiling architecture behavioral of FMBusMaster
# -- Loading package std_logic_textio
# -- Compiling entity GenPromClocked
# -- Compiling architecture behavioral of GenPromClocked
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/GenPromClocked.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity FMBusRamDecoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Loading entity GenPromClocked
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:50:47 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
do {top_simulate.do}
# End time: 16:50:49 on May 24,2019, Elapsed time: 0:03:06
# Errors: 7, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:50:49 on May 24,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading ieee.math_real(body)
# Loading work.utilities_pkg(body)
# Loading work.funkyminibus(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.stubformatter(behavioral)#1
# Loading work.genpromclocked(behavioral)#1
# Loading work.fmbusramdecoder(behavioral)#1
# Loading work.stubformatter(behavioral)#2
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
