
*** Running vivado
    with args -log eth_udp_loop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source eth_udp_loop.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source eth_udp_loop.tcl -notrace
Command: link_design -top eth_udp_loop -part xcku5p-ffvb676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Project 1-454] Reading design checkpoint 'd:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo_generator_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2517.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_generator_0_inst/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_generator_0_inst/U0'
Parsing XDC File [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3356.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3356.500 ; gain = 1880.738
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3356.500 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c7d4c797

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 3376.777 ; gain = 20.277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1346 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1002783b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: de1f1d81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c97df83c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1c97df83c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a88620ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a88620ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 3732.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              8  |
|  Sweep                        |               0  |               1  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3732.562 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a88620ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 3732.562 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: ffaf9293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 3809.297 ; gain = 0.000
Ending Power Optimization Task | Checksum: ffaf9293

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3809.297 ; gain = 76.734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ffaf9293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3809.297 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3809.297 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e3145b44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3809.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.297 ; gain = 452.797
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
Command: report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3809.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3809.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b73b271

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3809.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3809.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1420a1e37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 167e4ae8a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167e4ae8a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 1 Placer Initialization | Checksum: 167e4ae8a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 17d483258

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 2.1.1 Partition Driven Placement | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 2.1 Floorplanning | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20fb1f2f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1933a5da3

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 2 Global Placement | Checksum: 1933a5da3

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1933a5da3

Time (s): cpu = 00:01:48 ; elapsed = 00:01:04 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be619649

Time (s): cpu = 00:01:48 ; elapsed = 00:01:04 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2123a0c12

Time (s): cpu = 00:02:05 ; elapsed = 00:01:13 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 19db65d57

Time (s): cpu = 00:02:14 ; elapsed = 00:01:18 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 2626fa16f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:18 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 3.3.3 Slice Area Swap | Checksum: 2626fa16f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:18 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 3.3 Small Shape DP | Checksum: 1131f0dca

Time (s): cpu = 00:02:32 ; elapsed = 00:01:28 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b4a96172

Time (s): cpu = 00:02:32 ; elapsed = 00:01:28 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1b4a96172

Time (s): cpu = 00:02:32 ; elapsed = 00:01:28 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 3 Detail Placement | Checksum: 1b4a96172

Time (s): cpu = 00:02:32 ; elapsed = 00:01:28 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b4a96172

Time (s): cpu = 00:02:41 ; elapsed = 00:01:32 . Memory (MB): peak = 4771.008 ; gain = 961.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4771.008 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20ac7f8df

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20ac7f8df

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 4.3 Placer Reporting | Checksum: 20ac7f8df

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4771.008 ; gain = 0.000

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1618d7eba

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711
Ending Placer Task | Checksum: 147f38caa

Time (s): cpu = 00:02:52 ; elapsed = 00:01:40 . Memory (MB): peak = 4771.008 ; gain = 961.711
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:54 ; elapsed = 00:01:41 . Memory (MB): peak = 4771.008 ; gain = 961.711
INFO: [runtcl-4] Executing : report_io -file eth_udp_loop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4771.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_loop_utilization_placed.rpt -pb eth_udp_loop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file eth_udp_loop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4771.008 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 4771.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.747 . Memory (MB): peak = 4803.371 ; gain = 32.363
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 4830.191 ; gain = 26.820
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e8345d50 ConstDB: 0 ShapeSum: 9a097ed RouteDB: 561e976d
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 4837.898 ; gain = 0.000
Post Restoration Checksum: NetGraph: f85ddeff | NumContArr: 4b7b5d3c | Constraints: fea53a3c | Timing: 0
Phase 1 Build RT Design | Checksum: 2427e7677

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2427e7677

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2427e7677

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 284aca5a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22600cc26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4837.898 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3372
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2407
  Number of Partially Routed Nets     = 965
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22600cc26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22600cc26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4837.898 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 85ed2512

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 908
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 170c5757c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 170c5757c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 170c5757c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24d16d0e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24d16d0e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 24d16d0e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.129379 %
  Global Horizontal Routing Utilization  = 0.181244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24d16d0e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 24d16d0e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 24d16d0e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 8cce5289

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4837.898 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4837.898 ; gain = 7.707
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
Command: report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
Command: report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
Command: report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4846.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file eth_udp_loop_route_status.rpt -pb eth_udp_loop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file eth_udp_loop_timing_summary_routed.rpt -pb eth_udp_loop_timing_summary_routed.pb -rpx eth_udp_loop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file eth_udp_loop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file eth_udp_loop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file eth_udp_loop_bus_skew_routed.rpt -pb eth_udp_loop_bus_skew_routed.pb -rpx eth_udp_loop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 4846.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/impl_1/eth_udp_loop_routed.dcp' has been generated.
Command: write_bitstream -force eth_udp_loop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 11 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, and fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./eth_udp_loop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4905.527 ; gain = 59.137
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 19:34:15 2024...
