{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586500260880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500260888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:31:00 2020 " "Processing started: Fri Apr 10 02:31:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500260888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500260888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Channel_Coder -c coder_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500260888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586500261709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/byte_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/byte_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_fifo " "Found entity 1: byte_fifo" {  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "int/RAM2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "int/RAM1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/RAM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi2_small.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi2_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi2_small " "Found entity 1: pi2_small" {  } { { "int/pi2_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi2_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi2_large.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi2_large.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi2_large " "Found entity 1: pi2_large" {  } { { "int/pi2_large.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi2_large.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi1_small.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi1_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi1_small " "Found entity 1: pi1_small" {  } { { "int/pi1_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi1_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/pi1_large.v 1 1 " "Found 1 design units, including 1 entities, in source file int/pi1_large.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi1_large " "Found entity 1: pi1_large" {  } { { "int/pi1_large.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/pi1_large.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interleaver_fsm.v(59) " "Verilog HDL information at interleaver_fsm.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "int/interleaver_fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver_fsm.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586500269252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/interleaver_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file int/interleaver_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver_fsm " "Found entity 1: interleaver_fsm" {  } { { "int/interleaver_fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file int/interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "int/interleaver.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/interleaver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "int/counter2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Found entity 1: counter1" {  } { { "int/counter1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter_wrapper2.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter_wrapper2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_wrapper2 " "Found entity 1: counter_wrapper2" {  } { { "int/counter_wrapper2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter_wrapper2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter_wrapper1.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter_wrapper1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_wrapper1 " "Found entity 1: counter_wrapper1" {  } { { "int/counter_wrapper1.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter_wrapper1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file int/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "int/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/int/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/tailbitsgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/tailbitsgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tailBitsGenerator " "Found entity 1: tailBitsGenerator" {  } { { "enc/tailBitsGenerator.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/tailBitsGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/my_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/my_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "enc/my_counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/my_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "enc/fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fifofsm.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fifofsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoFSM " "Found entity 1: fifoFSM" {  } { { "enc/fifoFSM.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fifoFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "enc/fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_top " "Found entity 1: encoder_top" {  } { { "enc/encoder_top.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "enc/encoder.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_enc " "Found entity 1: counter_enc" {  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/mux_4to1_3wide.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/mux_4to1_3wide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_3wide " "Found entity 1: mux_4to1_3wide" {  } { { "enc/mux_4to1_3wide.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/mux_4to1_3wide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/mux_2to1_3wide.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/mux_2to1_3wide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_3wide " "Found entity 1: mux_2to1_3wide" {  } { { "enc/mux_2to1_3wide.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/mux_2to1_3wide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "enc/counter4.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/compare_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/compare_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_2bit " "Found entity 1: compare_2bit" {  } { { "enc/compare_2bit.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/compare_2bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "cdseg/IP/shiftreg.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "cdseg/IP/register_8bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_8bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_2bits " "Found entity 1: register_2bits" {  } { { "cdseg/IP/register_2bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_2bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "cdseg/IP/register_1bit.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/register_1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/mux_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/mux_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ip " "Found entity 1: mux_ip" {  } { { "cdseg/IP/mux_ip.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/mux_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/itl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/itl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 itl_fifo " "Found entity 1: itl_fifo" {  } { { "cdseg/IP/itl_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/itl_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo20.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo20.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo20 " "Found entity 1: fifo20" {  } { { "cdseg/IP/fifo20.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo16.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo16 " "Found entity 1: fifo16" {  } { { "cdseg/IP/fifo16.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "cdseg/IP/fifo_tb.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/fifo_tb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/enc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/enc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_fifo " "Found entity 1: enc_fifo" {  } { { "cdseg/IP/enc_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/enc_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/counter_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/counter_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16bits " "Found entity 1: counter_16bits" {  } { { "cdseg/IP/counter_16bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/counter_16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/ip/counter_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/ip/counter_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_5bits " "Found entity 1: counter_5bits" {  } { { "cdseg/IP/counter_5bits.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/IP/counter_5bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb_seg " "Found entity 1: cb_seg" {  } { { "cdseg/src/top_module.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "filling FILLING data_path_control.v(26) " "Verilog HDL Declaration information at data_path_control.v(26): object \"filling\" differs only in case from object \"FILLING\" in the same scope" {  } { { "cdseg/src/data_path_control.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/data_path_control.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586500269444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/data_path_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/data_path_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fsm " "Found entity 1: data_fsm" {  } { { "cdseg/src/data_path_control.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/data_path_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/crc24.v 1 1 " "Found 1 design units, including 1 entities, in source file cdseg/src/crc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc24 " "Found entity 1: crc24" {  } { { "cdseg/src/crc24.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/crc24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdseg/src/crc_size.sv 2 2 " "Found 2 design units, including 2 entities, in source file cdseg/src/crc_size.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cal_size " "Found entity 1: cal_size" {  } { { "cdseg/src/CRC_size.sv" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/CRC_size.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269464 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_size " "Found entity 2: CRC_size" {  } { { "cdseg/src/CRC_size.sv" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/cdseg/src/CRC_size.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_stack_top.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_stack_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_stack_top " "Found entity 1: coder_stack_top" {  } { { "coder_stack_top.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/coder_stack_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/htb_coder_stack.v 3 3 " "Found 3 design units, including 3 entities, in source file tb/htb_coder_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tb_coder_stack " "Found entity 1: mem_tb_coder_stack" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269484 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_ctl " "Found entity 2: write_ctl" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269484 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_ctl " "Found entity 3: read_ctl" {  } { { "tb/htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/htb_coder_stack.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/test_input.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/test_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_input " "Found entity 1: test_input" {  } { { "tb/IP/test_input.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/test_input.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/delay2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/delay2.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay2 " "Found entity 1: delay2" {  } { { "tb/IP/delay2.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/delay2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/ref_small.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/ref_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_small " "Found entity 1: ref_small" {  } { { "tb/IP/ref_small.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/ref_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_htb_coder_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_htb_coder_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem_htb " "Found entity 1: tb_mem_htb" {  } { { "tb/tb_htb_coder_stack.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/tb_htb_coder_stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ip/delay3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ip/delay3.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay3 " "Found entity 1: delay3" {  } { { "tb/IP/delay3.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/tb/IP/delay3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_parallel " "Found entity 1: encoder_parallel" {  } { { "enc/encoder_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/tailbitsgenerator_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/tailbitsgenerator_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tailBitsGenerator_parallel " "Found entity 1: tailBitsGenerator_parallel" {  } { { "enc/tailBitsGenerator_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/tailBitsGenerator_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc/encoder_top_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file enc/encoder_top_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_top_parallel " "Found entity 1: encoder_top_parallel" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500269545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500269545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty delay.v(9) " "Verilog HDL Implicit Net warning at delay.v(9): created implicit net for \"empty\"" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full delay.v(9) " "Verilog HDL Implicit Net warning at delay.v(9): created implicit net for \"full\"" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_top_parallel " "Elaborating entity \"encoder_top_parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586500269848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:counter " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:counter\"" {  } { { "enc/encoder_top_parallel.v" "counter" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_enc my_counter:counter\|counter_enc:count " "Elaborating entity \"counter_enc\" for hierarchy \"my_counter:counter\|counter_enc:count\"" {  } { { "enc/my_counter.v" "count" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/my_counter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "enc/counter.v" "LPM_COUNTER_component" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500269949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500269949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500269949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500269949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500269949 ""}  } { { "enc/counter.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/counter.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586500269949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5mi " "Found entity 1: cntr_5mi" {  } { { "db/cntr_5mi.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_5mi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5mi my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\|cntr_5mi:auto_generated " "Elaborating entity \"cntr_5mi\" for hierarchy \"my_counter:counter\|counter_enc:count\|lpm_counter:LPM_COUNTER_component\|cntr_5mi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_parallel encoder_parallel:en1 " "Elaborating entity \"encoder_parallel\" for hierarchy \"encoder_parallel:en1\"" {  } { { "enc/encoder_top_parallel.v" "en1" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270020 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "xk encoder_parallel.v(4) " "Output port \"xk\" at encoder_parallel.v(4) has no driver" {  } { { "enc/encoder_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_parallel.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586500270028 "|encoder_top_parallel|encoder_parallel:en1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:del " "Elaborating entity \"delay\" for hierarchy \"delay:del\"" {  } { { "enc/encoder_top_parallel.v" "del" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270030 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usedw delay.v(3) " "Output port \"usedw\" at delay.v(3) has no driver" {  } { { "enc/delay.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586500270030 "|encoder_top_parallel|delay:del"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_fifo delay:del\|byte_fifo:delay_fifo " "Elaborating entity \"byte_fifo\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\"" {  } { { "enc/delay.v" "delay_fifo" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\"" {  } { { "enc/byte_fifo.v" "scfifo_component" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\"" {  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 768 " "Parameter \"almost_full_value\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586500270224 ""}  } { { "enc/byte_fifo.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/byte_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586500270224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uqc1 " "Found entity 1: scfifo_uqc1" {  } { { "db/scfifo_uqc1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/scfifo_uqc1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uqc1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated " "Elaborating entity \"scfifo_uqc1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bca1 " "Found entity 1: a_dpfifo_bca1" {  } { { "db/a_dpfifo_bca1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bca1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo " "Elaborating entity \"a_dpfifo_bca1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\"" {  } { { "db/scfifo_uqc1.tdf" "dpfifo" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/scfifo_uqc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_bca1.tdf" "fifo_state" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_ai7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw " "Elaborating entity \"cntr_ai7\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0t1 " "Found entity 1: altsyncram_i0t1" {  } { { "db/altsyncram_i0t1.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/altsyncram_i0t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0t1 delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|altsyncram_i0t1:FIFOram " "Elaborating entity \"altsyncram_i0t1\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|altsyncram_i0t1:FIFOram\"" {  } { { "db/a_dpfifo_bca1.tdf" "FIFOram" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586500270479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500270479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"delay:del\|byte_fifo:delay_fifo\|scfifo:scfifo_component\|scfifo_uqc1:auto_generated\|a_dpfifo_bca1:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_bca1.tdf" "rd_ptr_count" { Text "C:/Users/matth/Documents/ECE559/coder-stack/db/a_dpfifo_bca1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoFSM delay:del\|fifoFSM:my_fifo_fsm " "Elaborating entity \"fifoFSM\" for hierarchy \"delay:del\|fifoFSM:my_fifo_fsm\"" {  } { { "enc/delay.v" "my_fifo_fsm" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/delay.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:my_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:my_fsm\"" {  } { { "enc/encoder_top_parallel.v" "my_fsm" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(22) " "Verilog HDL assignment warning at fsm.v(22): truncated value with size 32 to match size of target (3)" {  } { { "enc/fsm.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/fsm.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586500270542 "|encoder_top_parallel|fsm:my_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tailBitsGenerator_parallel tailBitsGenerator_parallel:mytail " "Elaborating entity \"tailBitsGenerator_parallel\" for hierarchy \"tailBitsGenerator_parallel:mytail\"" {  } { { "enc/encoder_top_parallel.v" "mytail" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500270552 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586500271020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[4\] GND " "Pin \"xk_out\[4\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500271081 "|encoder_top_parallel|xk_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[5\] GND " "Pin \"xk_out\[5\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500271081 "|encoder_top_parallel|xk_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[6\] GND " "Pin \"xk_out\[6\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500271081 "|encoder_top_parallel|xk_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xk_out\[7\] GND " "Pin \"xk_out\[7\]\" is stuck at GND" {  } { { "enc/encoder_top_parallel.v" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/enc/encoder_top_parallel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586500271081 "|encoder_top_parallel|xk_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586500271081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586500271142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586500271283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.map.smsg " "Generated suppressed messages file C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500271395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586500271687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586500271687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586500271768 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586500271768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586500271768 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586500271768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586500271768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500271806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:31:11 2020 " "Processing ended: Fri Apr 10 02:31:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500271806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500271806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500271806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586500271806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586500273036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500273044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:31:12 2020 " "Processing started: Fri Apr 10 02:31:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500273044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586500273044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586500273044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586500273157 ""}
{ "Info" "0" "" "Project  = Channel_Coder" {  } {  } 0 0 "Project  = Channel_Coder" 0 0 "Fitter" 0 0 1586500273157 ""}
{ "Info" "0" "" "Revision = coder_stack" {  } {  } 0 0 "Revision = coder_stack" 0 0 "Fitter" 0 0 1586500273157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586500273299 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coder_stack 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"coder_stack\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586500273307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586500273339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586500273339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586500273562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586500273590 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586500273850 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1586500273855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1586500273979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586500277199 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 117 global CLKCTRL_G10 " "clock~inputCLKENA0 with 117 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1586500277313 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586500277313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500277313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586500277321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586500277321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586500277321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586500277323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586500277323 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586500277323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586500277323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586500277323 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586500277323 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500277353 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraint.sdc " "Reading SDC File: 'timing_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586500279629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_constraint.sdc 1 clk port " "Ignored filter at timing_constraint.sdc(1): clk could not be matched with a port" {  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586500279629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing_constraint.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at timing_constraint.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clock -period 10.000 \[get_ports \{clk\}\] " "create_clock -name clock -period 10.000 \[get_ports \{clk\}\]" {  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586500279629 ""}  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586500279629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586500279629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1586500279629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1586500279638 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1586500279638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586500279640 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586500279711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500283808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586500286426 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586500287424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500287424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586500288478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/matth/Documents/ECE559/coder-stack/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586500290146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586500290146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586500290537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586500290537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500290537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586500291774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586500291784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586500292078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586500292078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586500292372 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586500294184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.fit.smsg " "Generated suppressed messages file C:/Users/matth/Documents/ECE559/coder-stack/output_files/coder_stack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586500294384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6510 " "Peak virtual memory: 6510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500294990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:31:34 2020 " "Processing ended: Fri Apr 10 02:31:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500294990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500294990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500294990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586500294990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586500296025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500296028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:31:35 2020 " "Processing started: Fri Apr 10 02:31:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500296028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586500296028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586500296028 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586500298958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500299198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:31:39 2020 " "Processing ended: Fri Apr 10 02:31:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500299198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500299198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500299198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586500299198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586500299829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586500300336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500300342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:31:40 2020 " "Processing started: Fri Apr 10 02:31:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500300342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586500300342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Channel_Coder -c coder_stack " "Command: quartus_sta Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586500300342 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586500300461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586500301476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301507 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraint.sdc " "Reading SDC File: 'timing_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586500301831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_constraint.sdc 1 clk port " "Ignored filter at timing_constraint.sdc(1): clk could not be matched with a port" {  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586500301831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing_constraint.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at timing_constraint.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clock -period 10.000 \[get_ports \{clk\}\] " "create_clock -name clock -period 10.000 \[get_ports \{clk\}\]" {  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586500301831 ""}  } { { "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" "" { Text "C:/Users/matth/Documents/ECE559/coder-stack/timing_constraint.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586500301831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1586500301831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301842 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1586500301842 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586500301842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586500301842 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586500301842 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586500301852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586500301880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586500301880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.158 " "Worst-case setup slack is -3.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.158            -211.303 clock  " "   -3.158            -211.303 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clock  " "    0.212               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500301892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500301902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -242.896 clock  " "   -2.636            -242.896 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500301902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500301902 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586500301912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586500301943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586500302812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586500302865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586500302875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586500302875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.248 " "Worst-case setup slack is -3.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248            -214.648 clock  " "   -3.248            -214.648 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500302885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clock  " "    0.304               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500302893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500302896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500302906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -244.943 clock  " "   -2.636            -244.943 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500302906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500302906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586500302924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586500303076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586500303858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586500303919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586500303919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586500303919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.717 " "Worst-case setup slack is -1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717             -47.280 clock  " "   -1.717             -47.280 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500303929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock  " "    0.140               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500303937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500303939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500303947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -134.762 clock  " "   -2.174            -134.762 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500303950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500303950 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586500303960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586500304111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586500304111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586500304111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.684 " "Worst-case setup slack is -1.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -39.881 clock  " "   -1.684             -39.881 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500304119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock  " "    0.146               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500304121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500304131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586500304131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -135.767 clock  " "   -2.174            -135.767 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586500304142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586500304142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586500305417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586500305418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5119 " "Peak virtual memory: 5119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500305489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:31:45 2020 " "Processing ended: Fri Apr 10 02:31:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500305489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500305489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500305489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586500305489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1586500306507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586500306509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 02:31:46 2020 " "Processing started: Fri Apr 10 02:31:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586500306509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586500306509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Channel_Coder -c coder_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586500306509 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1586500307527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coder_stack.vo C:/Users/matth/Documents/ECE559/coder-stack/simulation/modelsim/ simulation " "Generated file coder_stack.vo in folder \"C:/Users/matth/Documents/ECE559/coder-stack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1586500307701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586500307760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 02:31:47 2020 " "Processing ended: Fri Apr 10 02:31:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586500307760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586500307760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586500307760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586500307760 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586500308388 ""}
