*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  C:\Users\ADMIN\Desktop\V2_pro\virtual_project\rkv_v2pro_i2c_RKV_I2C_TB_05\.dvt\default.build
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\ADMIN\Desktop\V2_pro\virtual_project\rkv_v2pro_i2c_RKV_I2C_TB_05\.dvt\default.build at line 3
*** Done analyzing build configuration [4 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_pkg.sv ...
Loading (2) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Loading (3) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_version_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_version_defines.svh [56 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_global_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_global_defines.svh [0 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_message_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_message_defines.svh [0 ms, 539 lines, SystemVerilog_2012] ...
Loading (6) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_phase_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_phase_defines.svh [0 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_object_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_object_defines.svh [0 ms, 3815 lines, SystemVerilog_2012] ...
Loading (8) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_printer_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_printer_defines.svh [0 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_tlm_defines.svh ...
Loading (10) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_tlm_defines.svh [0 ms, 617 lines, SystemVerilog_2012] ...
Loading (11) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_sequence_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_sequence_defines.svh [0 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_callback_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_callback_defines.svh [0 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_reg_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_reg_defines.svh [0 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_deprecated_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\macros\uvm_deprecated_defines.svh [0 ms, 252 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Loading (15) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_dpi.svh ...
Loading (16) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_hdl.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_hdl.svh [2 ms, 164 lines, SystemVerilog_2012] ...
Loading (17) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_svcmd_dpi.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_svcmd_dpi.svh [1 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_regex.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_regex.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dpi\uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_base.svh ...
Loading (20) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_coreservice.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_coreservice.svh [3 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_version.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_version.svh [1 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_object_globals.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_object_globals.svh [15 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_misc.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_misc.svh [11 ms, 754 lines, SystemVerilog_2012] ...
Loading (24) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_object.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_object.svh [4 ms, 1331 lines, SystemVerilog_2012] ...
Loading (25) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_pool.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_pool.svh [4 ms, 348 lines, SystemVerilog_2012] ...
Loading (26) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_queue.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_queue.svh [1 ms, 204 lines, SystemVerilog_2012] ...
Loading (27) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_factory.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_factory.svh [13 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_registry.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_registry.svh [2 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_spell_chkr.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_spell_chkr.svh [2 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource.svh [15 ms, 1695 lines, SystemVerilog_2012] ...
Loading (31) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_specializations.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_specializations.svh [4 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_db.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_db.svh [4 ms, 400 lines, SystemVerilog_2012] ...
Loading (33) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_config_db.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_config_db.svh [5 ms, 411 lines, SystemVerilog_2012] ...
Loading (34) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_printer.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_printer.svh [12 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh [2 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_packer.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_packer.svh [6 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_links.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_links.svh [2 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_database.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_database.svh [2 ms, 433 lines, SystemVerilog_2012] ...
Loading (39) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_stream.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_stream.svh [5 ms, 592 lines, SystemVerilog_2012] ...
Loading (40) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh [6 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_event_callback.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_event_callback.svh [0 ms, 91 lines, SystemVerilog_2012] ...
Loading (42) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh [3 ms, 395 lines, SystemVerilog_2012] ...
Loading (43) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh [1 ms, 210 lines, SystemVerilog_2012] ...
Loading (44) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh ...
Loading (45) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh [12 ms, 1199 lines, SystemVerilog_2012] ...
Loading (46) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_message.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_message.svh [4 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_catcher.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_catcher.svh [3 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_server.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_server.svh [3 ms, 923 lines, SystemVerilog_2012] ...
Loading (49) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_handler.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_handler.svh [5 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_object.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_report_object.svh [3 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh [2 ms, 781 lines, SystemVerilog_2012] ...
Loading (52) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_phase.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_phase.svh [19 ms, 2254 lines, SystemVerilog_2012] ...
Loading (53) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_domain.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_domain.svh [4 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_bottomup_phase.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_bottomup_phase.svh [2 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_topdown_phase.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_topdown_phase.svh [2 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_task_phase.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_task_phase.svh [1 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_common_phases.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_common_phases.svh [3 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_runtime_phases.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_runtime_phases.svh [2 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh ...
Loading (60) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_root.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_root.svh [8 ms, 1073 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh [13 ms, 3639 lines, SystemVerilog_2012] ...
Loading (61) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_objection.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_objection.svh [7 ms, 1454 lines, SystemVerilog_2012] ...
Loading (62) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_heartbeat.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_heartbeat.svh [2 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_globals.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_globals.svh [3 ms, 565 lines, SystemVerilog_2012] ...
Loading (64) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_cmdline_processor.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_cmdline_processor.svh [2 ms, 462 lines, SystemVerilog_2012] ...
Loading (65) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_traversal.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_traversal.svh [2 ms, 289 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_base.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_dap.svh ...
Loading (67) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_get_dap_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_get_dap_base.svh [0 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_simple_lock_dap.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_simple_lock_dap.svh [1 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_get_to_lock_dap.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_get_to_lock_dap.svh [3 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_before_get_dap.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_before_get_dap.svh [2 ms, 185 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\dap\uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm.svh ...
Loading (72) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_ifs.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_ifs.svh [1 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_ifs.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_ifs.svh [0 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_port_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\base\uvm_port_base.svh [3 ms, 793 lines, SystemVerilog_2012] ...
Loading (75) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Loading (76) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_imps.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_imps.svh [4 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_ports.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_ports.svh [3 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_exports.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_exports.svh [3 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_analysis_port.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_analysis_port.svh [0 ms, 156 lines, SystemVerilog_2012] ...
Loading (80) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifo_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifo_base.svh [2 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifos.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifos.svh [1 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_req_rsp.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_req_rsp.svh [2 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_connections.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_connections.svh [3 ms, 84 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_comps.svh ...
Loading (85) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_pair.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_pair.svh [5 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_policies.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_policies.svh [1 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_in_order_comparator.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_in_order_comparator.svh [2 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_algorithmic_comparator.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_algorithmic_comparator.svh [1 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_random_stimulus.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_random_stimulus.svh [0 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_subscriber.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_subscriber.svh [1 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_monitor.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_driver.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_driver.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_push_driver.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_push_driver.svh [0 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_scoreboard.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_scoreboard.svh [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_agent.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_agent.svh [1 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_env.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_env.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_test.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_test.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\comps\uvm_comps.svh [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_seq.svh ...
Loading (99) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_item.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_item.svh [2 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_base.svh [10 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_analysis_fifo.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_analysis_fifo.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh [2 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer.svh [1 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_push_sequencer.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_push_sequencer.svh [0 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_base.svh [4 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence.svh [0 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh [6 ms, 813 lines, SystemVerilog_2012] ...
Loading (108) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh [2 ms, 301 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\seq\uvm_seq.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2.svh ...
Loading (110) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_defines.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_defines.svh [49 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_time.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_time.svh [2 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh [7 ms, 1053 lines, SystemVerilog_2012] ...
Loading (113) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ifs.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ifs.svh [0 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_imps.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_imps.svh [1 ms, 203 lines, SystemVerilog_2012] ...
Loading (115) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ports.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ports.svh [0 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_exports.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_exports.svh [1 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets_base.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets_base.svh [1 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets.svh [2 ms, 435 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_model.svh ...
Loading (120) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_item.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_item.svh [2 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_adapter.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_adapter.svh [1 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh [2 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_sequence.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_sequence.svh [2 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_cbs.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_cbs.svh [1 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_backdoor.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_backdoor.svh [1 ms, 348 lines, SystemVerilog_2012] ...
Loading (126) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh [6 ms, 2013 lines, SystemVerilog_2012] ...
Loading (127) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg_field.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg_field.svh [6 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh [19 ms, 3102 lines, SystemVerilog_2012] ...
Loading (129) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh [3 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh [1 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_file.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_file.svh [3 ms, 501 lines, SystemVerilog_2012] ...
Loading (132) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem_mam.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem_mam.svh [6 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg.svh [6 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh [20 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh [11 ms, 2225 lines, SystemVerilog_2012] ...
Loading (136) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh [13 ms, 2272 lines, SystemVerilog_2012] ...
Loading (137) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_hw_reset_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_hw_reset_seq.svh [1 ms, 172 lines, SystemVerilog_2012] ...
Loading (138) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_bit_bash_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_bit_bash_seq.svh [2 ms, 303 lines, SystemVerilog_2012] ...
Loading (139) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh [2 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh [2 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_access_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_access_seq.svh [3 ms, 366 lines, SystemVerilog_2012] ...
Loading (142) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh [3 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_built_in_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_built_in_seq.svh [1 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh [3 ms, 175 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_model.svh [0 ms, 444 lines, SystemVerilog_2012] ...
Done C:\dvt_eclipse\predefined_projects\libs\uvm-1.2\src\uvm_pkg.sv [0 ms, 43 lines, SystemVerilog_2012] ...
*** Done parsing [LT 496.0 ms, PT 534.0 ms, SGT 8%, UGT 11%] ***
*** Total number of lines [75 799] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [2 ms] ...
Performing post full build step 3 (RCP) [7 ms] ...
*** Done SystemVerilog build [554 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [2 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [15 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [189 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [126 ms] ...
Performing mixed post full build step 7 (Verilog - US) [62 ms] ...
*** Done mixed mode extension build [400 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [962 ms] ***
