Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 28 20:48:56 2024
| Host         : ALV-WIN11-DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4IIS_timing_summary_routed.rpt -pb lab4IIS_timing_summary_routed.pb -rpx lab4IIS_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4IIS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1           
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.876       -3.876                      1                  212        0.170        0.000                      0                  212        4.500        0.000                       0                    93  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.876       -3.876                      1                  212        0.170        0.000                      0                  212        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            1  Failing Endpoint ,  Worst Slack       -3.876ns,  Total Violation       -3.876ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 countCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ldCode_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.831ns  (logic 7.420ns (53.648%)  route 6.411ns (46.352%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  countCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  countCnt_reg[3]/Q
                         net (fo=17, routed)          0.660     6.436    countCnt_reg[3]
    SLICE_X4Y116         LUT3 (Prop_lut3_I1_O)        0.124     6.560 r  ldCode_i_247/O
                         net (fo=1, routed)           0.749     7.309    ldCode_i_247_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.859 r  ldCode_reg_i_234/CO[3]
                         net (fo=1, routed)           0.000     7.859    ldCode_reg_i_234_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ldCode_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.976    ldCode_reg_i_218_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.195 r  ldCode_reg_i_200/O[0]
                         net (fo=3, routed)           0.734     8.929    ldCode_reg_i_200_n_7
    SLICE_X5Y120         LUT3 (Prop_lut3_I1_O)        0.295     9.224 r  ldCode_i_177/O
                         net (fo=1, routed)           0.195     9.419    ldCode_i_177_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.945 r  ldCode_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     9.945    ldCode_reg_i_149_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  ldCode_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.059    ldCode_reg_i_112_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.173 r  ldCode_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.173    ldCode_reg_i_85_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.486 f  ldCode_reg_i_63/O[3]
                         net (fo=17, routed)          0.662    11.148    ldCode_reg_i_63_n_4
    SLICE_X5Y124         LUT3 (Prop_lut3_I0_O)        0.306    11.454 r  ldCode_i_78/O
                         net (fo=1, routed)           0.492    11.946    ldCode_i_78_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.331 r  ldCode_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.331    ldCode_reg_i_62_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.665 r  ldCode_reg_i_65/O[1]
                         net (fo=2, routed)           0.690    13.355    ldCode_reg_i_65_n_6
    SLICE_X2Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.938 r  ldCode_reg_i_45/CO[3]
                         net (fo=1, routed)           0.009    13.947    ldCode_reg_i_45_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.270 r  ldCode_reg_i_70/O[1]
                         net (fo=1, routed)           0.486    14.756    ldCode_reg_i_70_n_6
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.306    15.062 r  ldCode_i_51/O
                         net (fo=1, routed)           0.000    15.062    ldCode_i_51_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.612 r  ldCode_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.612    ldCode_reg_i_30_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.834 r  ldCode_reg_i_12/O[0]
                         net (fo=2, routed)           0.494    16.328    ldCode_reg_i_12_n_7
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    17.177 r  ldCode_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.177    ldCode_reg_i_11_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.334 r  ldCode_reg_i_6/CO[1]
                         net (fo=7, routed)           0.550    17.883    ldCode_reg_i_6_n_2
    SLICE_X2Y128         LUT6 (Prop_lut6_I3_O)        0.329    18.212 r  ldCode_i_17/O
                         net (fo=1, routed)           0.282    18.494    ldCode_i_17_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124    18.618 r  ldCode_i_4/O
                         net (fo=1, routed)           0.409    19.027    ldCode_i_4_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I1_O)        0.124    19.151 r  ldCode_i_1_comp/O
                         net (fo=1, routed)           0.000    19.151    ldCode_i_1_n_0
    SLICE_X5Y128         FDRE                                         r  ldCode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.670    15.011    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  ldCode_reg/C
                         clock pessimism              0.267    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)        0.032    15.275    ldCode_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 5.342ns (63.436%)  route 3.079ns (36.564%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.871    13.759    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 5.342ns (64.091%)  route 2.993ns (35.909%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.785    13.673    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 5.342ns (64.091%)  route 2.993ns (35.909%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.785    13.673    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 5.342ns (65.064%)  route 2.868ns (34.936%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.660    13.548    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 5.342ns (65.087%)  route 2.865ns (34.913%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.657    13.545    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 5.342ns (65.245%)  route 2.846ns (34.755%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.637    13.525    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 5.342ns (65.245%)  route 2.846ns (34.755%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.637    13.525    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 5.342ns (65.245%)  route 2.846ns (34.755%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.637    13.525    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 soundGen/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.342ns (65.259%)  route 2.844ns (34.741%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.817     5.338    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.347 r  soundGen/acc0/P[23]
                         net (fo=2, routed)           1.359    10.706    soundGen/acc0_n_82
    SLICE_X9Y121         LUT2 (Prop_lut2_I0_O)        0.124    10.830 r  soundGen/acc_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.830    soundGen/acc_carry__1_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.380    soundGen/acc_carry__1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.709 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.849    12.558    soundGen/p_0_in[15]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.330    12.888 r  soundGen/acc0_i_2/O
                         net (fo=15, routed)          0.636    13.524    soundGen/acc0_i_2_n_0
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.693    15.034    soundGen/clk_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  soundGen/acc0/CLK
                         clock pessimism              0.304    15.338    
                         clock uncertainty           -0.035    15.302    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.566    14.736    soundGen/acc0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  1.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][13]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X9Y122         FDSE                                         r  soundGen/y_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  soundGen/y_reg[1][13]/Q
                         net (fo=1, routed)           0.110     1.771    soundGen/y_reg[1][13]
    SLICE_X9Y123         FDRE                                         r  soundGen/y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.906     2.034    soundGen/clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  soundGen/y_reg[2][13]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.070     1.601    soundGen/y_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.638     1.522    soundGen/clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  soundGen/y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  soundGen/y_reg[1][1]/Q
                         net (fo=1, routed)           0.161     1.824    soundGen/y_reg[1][1]
    SLICE_X11Y119        FDRE                                         r  soundGen/y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.911     2.039    soundGen/clk_IBUF_BUFG
    SLICE_X11Y119        FDRE                                         r  soundGen/y_reg[2][1]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.066     1.623    soundGen/y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.637     1.521    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  codecInterface/outSampleShifter.sample_reg[9]/Q
                         net (fo=1, routed)           0.141     1.826    codecInterface/sample[9]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  codecInterface/outSampleShifter.sample[10]_i_1/O
                         net (fo=1, routed)           0.000     1.871    codecInterface/p_2_in[10]
    SLICE_X8Y119         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.911     2.039    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[10]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.120     1.656    codecInterface/outSampleShifter.sample_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][14]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.700%)  route 0.197ns (58.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X9Y122         FDSE                                         r  soundGen/y_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  soundGen/y_reg[1][14]/Q
                         net (fo=1, routed)           0.197     1.858    soundGen/y_reg[1][14]
    SLICE_X10Y122        FDRE                                         r  soundGen/y_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.908     2.036    soundGen/clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  soundGen/y_reg[2][14]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.087     1.641    soundGen/y_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.823%)  route 0.196ns (58.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  soundGen/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  soundGen/y_reg[1][15]/Q
                         net (fo=1, routed)           0.196     1.857    soundGen/y_reg[1][15]
    SLICE_X10Y122        FDRE                                         r  soundGen/y_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.908     2.036    soundGen/clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  soundGen/y_reg[2][15]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.086     1.640    soundGen/y_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/outSampleShifter.sample_reg[19]/Q
                         net (fo=1, routed)           0.141     1.825    codecInterface/sample[19]
    SLICE_X8Y122         LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  codecInterface/outSampleShifter.sample[20]_i_1/O
                         net (fo=1, routed)           0.000     1.870    codecInterface/p_2_in[20]
    SLICE_X8Y122         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.908     2.036    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.120     1.653    codecInterface/outSampleShifter.sample_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.666     1.550    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.128     1.678 r  codecInterface/clkGen_reg[4]/Q
                         net (fo=5, routed)           0.091     1.768    codecInterface/bitNum[1]
    SLICE_X0Y129         LUT6 (Prop_lut6_I4_O)        0.099     1.867 r  codecInterface/clkGen[5]_i_1/O
                         net (fo=1, routed)           0.000     1.867    codecInterface/plusOp[5]
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.939     2.067    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092     1.642    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.326%)  route 0.192ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X9Y121         FDSE                                         r  soundGen/y_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  soundGen/y_reg[1][10]/Q
                         net (fo=1, routed)           0.192     1.853    soundGen/y_reg[1][10]
    SLICE_X11Y121        FDRE                                         r  soundGen/y_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.909     2.037    soundGen/clk_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  soundGen/y_reg[2][10]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.059     1.614    soundGen/y_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.666     1.550    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=4, routed)           0.167     1.858    codecInterface/clkNum[0]
    SLICE_X1Y129         LUT2 (Prop_lut2_I0_O)        0.042     1.900 r  codecInterface/clkNum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    codecInterface/clkNum[1]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  codecInterface/clkNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.939     2.067    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  codecInterface/clkNum_reg[1]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.107     1.657    codecInterface/clkNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][11]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.594%)  route 0.198ns (58.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X9Y121         FDSE                                         r  soundGen/y_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  soundGen/y_reg[1][11]/Q
                         net (fo=1, routed)           0.198     1.859    soundGen/y_reg[1][11]
    SLICE_X11Y121        FDRE                                         r  soundGen/y_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.909     2.037    soundGen/clk_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  soundGen/y_reg[2][11]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.055     1.610    soundGen/y_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y116   countCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y118   countCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117   countCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118   countCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118   countCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119   countCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   countCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   countCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119   countCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116   countCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116   countCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118   countCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118   countCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117   countCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117   countCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   countCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   countCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   countCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   countCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116   countCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116   countCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118   countCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118   countCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117   countCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117   countCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   countCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   countCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   countCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   countCnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 4.116ns (67.133%)  route 2.015ns (32.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.796     5.317    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           2.015     7.751    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.697    11.448 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.448    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 3.976ns (65.818%)  route 2.065ns (34.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.797     5.318    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          2.065     7.839    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.359 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.359    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 4.099ns (68.336%)  route 1.899ns (31.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.797     5.318    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.899     7.637    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680    11.317 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.317    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.096ns (68.737%)  route 1.863ns (31.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.796     5.317    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.863     7.599    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.677    11.276 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.276    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 3.959ns (67.422%)  route 1.913ns (32.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.797     5.318    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          1.913     7.687    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.190 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.190    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 4.021ns (67.732%)  route 1.916ns (32.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           1.916     7.678    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.181 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.181    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 4.103ns (69.999%)  route 1.758ns (30.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.797     5.318    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.758     7.496    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.684    11.179 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.179    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.394ns (77.640%)  route 0.401ns (22.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.401     2.080    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.346 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.346    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.345ns (74.891%)  route 0.451ns (25.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.451     2.143    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.347 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.368ns (74.364%)  route 0.472ns (25.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.472     2.155    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.360 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.360    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.387ns (75.757%)  route 0.444ns (24.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.666     1.550    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.128     1.678 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.444     2.121    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.380 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.380    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.390ns (75.329%)  route 0.455ns (24.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.455     2.134    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.396 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.362ns (73.191%)  route 0.499ns (26.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.499     2.190    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.411 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.411    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.407ns (73.430%)  route 0.509ns (26.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.666     1.550    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.128     1.678 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.509     2.187    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.465 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------





