ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_conv_partial_q7.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c"
  20              		.section	.text.arm_conv_partial_q7,"ax",%progbits
  21              		.align	1
  22              		.global	arm_conv_partial_q7
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_conv_partial_q7:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Title:        arm_conv_partial_q7.c
   4:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Description:  Partial convolution of Q7 sequences
   5:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
   6:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
   9:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** /*
  12:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  14:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  16:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  20:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  22:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  */
  28:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  29:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  31:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** /**
  32:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  */
  34:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  35:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** /**
  36:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @addtogroup PartialConv
  37:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  */
  39:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  40:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** /**
  41:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @brief Partial convolution of Q7 sequences.
  42:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       srcALen length of the first input sequence.
  44:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMEN
  50:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  51:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * \par
  52:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  * Refer the function <code>arm_conv_partial_opt_q7()</code> for a faster implementation of this fu
  53:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  *
  54:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  */
  55:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  56:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** arm_status arm_conv_partial_q7(
  57:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pSrcA,
  58:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t srcALen,
  59:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pSrcB,
  60:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t srcBLen,
  61:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pDst,
  62:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t firstIndex,
  63:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t numPoints)
  64:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** {
  30              		.loc 1 64 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 64 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8DB0     		sub	sp, sp, #52
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 88
  50 0006 8846     		mov	r8, r1
  51 0008 1546     		mov	r5, r2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 3


  52 000a 0392     		str	r2, [sp, #12]
  53 000c 9A46     		mov	r10, r3
  54 000e 189B     		ldr	r3, [sp, #96]
  55              	.LVL1:
  65:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  66:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  67:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** #if defined (ARM_MATH_DSP)
  68:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  69:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  70:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  71:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn1;                                    /* inputA pointer */
  56              		.loc 1 71 3 is_stmt 1 view .LVU2
  72:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn2;                                    /* inputB pointer */
  57              		.loc 1 72 3 view .LVU3
  73:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pOut = pDst;                             /* output pointer */
  58              		.loc 1 73 3 view .LVU4
  74:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *px;                                      /* Intermediate inputA pointer */
  59              		.loc 1 74 3 view .LVU5
  75:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *py;                                      /* Intermediate inputB pointer */
  60              		.loc 1 75 3 view .LVU6
  76:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pSrc1, *pSrc2;                           /* Intermediate pointers */
  61              		.loc 1 76 3 view .LVU7
  77:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulator */
  62              		.loc 1 77 3 view .LVU8
  78:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t input1, input2;
  63              		.loc 1 78 3 view .LVU9
  79:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q15_t in1, in2;
  64              		.loc 1 79 3 view .LVU10
  80:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t x0, x1, x2, x3, c0, c1;
  65              		.loc 1 80 3 view .LVU11
  81:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t j, k, count, check, blkCnt;
  66              		.loc 1 81 3 view .LVU12
  82:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   int32_t blockSize1, blockSize2, blockSize3;    /* loop counter */
  67              		.loc 1 82 3 view .LVU13
  83:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   arm_status status;
  68              		.loc 1 83 3 view .LVU14
  84:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  85:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  86:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   /* Check for range of output samples to be calculated */
  87:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  69              		.loc 1 87 3 view .LVU15
  70              		.loc 1 87 19 is_stmt 0 view .LVU16
  71 0010 179C     		ldr	r4, [sp, #92]
  72 0012 E218     		adds	r2, r4, r3
  73              	.LVL2:
  74              		.loc 1 87 44 view .LVU17
  75 0014 5144     		add	r1, r10, r1
  76              	.LVL3:
  77              		.loc 1 87 44 view .LVU18
  78 0016 0139     		subs	r1, r1, #1
  79              		.loc 1 87 6 view .LVU19
  80 0018 8A42     		cmp	r2, r1
  81 001a 00F22A82 		bhi	.L42
  88:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   {
  89:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  90:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  91:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 4


  92:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   else
  93:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   {
  94:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
  95:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  96:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* srcB is always made to slide across srcA. */
  97:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
  98:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     if (srcALen >= srcBLen)
  82              		.loc 1 98 5 is_stmt 1 view .LVU20
  83              		.loc 1 98 8 is_stmt 0 view .LVU21
  84 001e C245     		cmp	r10, r8
  85 0020 04D8     		bhi	.L3
  99:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 100:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputA pointer */
 101:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       pIn1 = pSrcA;
  86              		.loc 1 101 12 view .LVU22
  87 0022 0390     		str	r0, [sp, #12]
 102:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 103:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputB pointer */
 104:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       pIn2 = pSrcB;
  88              		.loc 1 104 12 view .LVU23
  89 0024 2846     		mov	r0, r5
  90              	.LVL4:
  98:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
  91              		.loc 1 98 8 view .LVU24
  92 0026 5146     		mov	r1, r10
  93 0028 C246     		mov	r10, r8
  94              	.LVL5:
  98:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
  95              		.loc 1 98 8 view .LVU25
  96 002a 8846     		mov	r8, r1
  97              	.LVL6:
  98              	.L3:
 105:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 106:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     else
 107:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 108:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputA pointer */
 109:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       pIn1 = pSrcB;
 110:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 111:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputB pointer */
 112:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       pIn2 = pSrcA;
 113:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 114:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 115:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       j = srcBLen;
 116:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       srcBLen = srcALen;
 117:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       srcALen = j;
 118:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 119:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 120:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Conditions to check which loopCounter holds
 121:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * the first and last indices of the output samples to be calculated. */
 122:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     check = firstIndex + numPoints;
  99              		.loc 1 122 5 is_stmt 1 view .LVU26
 123:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 100              		.loc 1 123 5 view .LVU27
 101              		.loc 1 123 36 is_stmt 0 view .LVU28
 102 002c 5446     		mov	r4, r10
 103              		.loc 1 123 90 view .LVU29
 104 002e 5245     		cmp	r2, r10
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 5


 105 0030 14DD     		ble	.L43
 106              		.loc 1 123 90 discriminator 1 view .LVU30
 107 0032 A2EB0A01 		sub	r1, r2, r10
 108              	.L4:
 109              	.LVL7:
 124:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 110              		.loc 1 124 5 is_stmt 1 view .LVU31
 111              		.loc 1 124 117 is_stmt 0 view .LVU32
 112 0036 179D     		ldr	r5, [sp, #92]
 113              	.LVL8:
 114              		.loc 1 124 117 view .LVU33
 115 0038 AC42     		cmp	r4, r5
 116 003a 01DC     		bgt	.L5
 117              		.loc 1 124 76 discriminator 1 view .LVU34
 118 003c 491B     		subs	r1, r1, r5
 119              	.LVL9:
 120              		.loc 1 124 117 discriminator 1 view .LVU35
 121 003e 2144     		add	r1, r1, r4
 122              	.L5:
 123              	.LVL10:
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (((int32_t) srcBLen - 1) - (int32_t) firstIndex);
 124              		.loc 1 125 5 is_stmt 1 view .LVU36
 125              		.loc 1 125 43 is_stmt 0 view .LVU37
 126 0040 179C     		ldr	r4, [sp, #92]
 127 0042 A8EB040C 		sub	ip, r8, r4
 128 0046 0CF1FF3C 		add	ip, ip, #-1
 129              	.LVL11:
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 130              		.loc 1 126 5 is_stmt 1 view .LVU38
 127:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****                                      (int32_t) numPoints) : 0;
 131              		.loc 1 127 59 is_stmt 0 view .LVU39
 132 004a BCF1000F 		cmp	ip, #0
 133 004e 07DD     		ble	.L44
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 134              		.loc 1 126 56 view .LVU40
 135 0050 08F1FF34 		add	r4, r8, #-1
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 136              		.loc 1 126 76 view .LVU41
 137 0054 A242     		cmp	r2, r4
 138 0056 05D8     		bhi	.L6
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 139              		.loc 1 126 76 discriminator 2 view .LVU42
 140 0058 9C46     		mov	ip, r3
 141              	.LVL12:
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 142              		.loc 1 126 76 discriminator 2 view .LVU43
 143 005a 03E0     		b	.L6
 144              	.LVL13:
 145              	.L43:
 123:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 146              		.loc 1 123 90 discriminator 2 view .LVU44
 147 005c 0021     		movs	r1, #0
 148 005e EAE7     		b	.L4
 149              	.LVL14:
 150              	.L44:
 151              		.loc 1 127 59 discriminator 1 view .LVU45
 152 0060 4FF0000C 		mov	ip, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 6


 153              	.LVL15:
 154              	.L6:
 128:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) +
 155              		.loc 1 128 5 is_stmt 1 view .LVU46
 156              		.loc 1 128 49 is_stmt 0 view .LVU47
 157 0064 01EB0C03 		add	r3, r1, ip
 158              		.loc 1 128 63 view .LVU48
 159 0068 179C     		ldr	r4, [sp, #92]
 160 006a 2344     		add	r3, r3, r4
 161              		.loc 1 128 16 view .LVU49
 162 006c D21A     		subs	r2, r2, r3
 163              	.LVL16:
 129:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****                                     (int32_t) firstIndex);
 130:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 164              		.loc 1 130 5 is_stmt 1 view .LVU50
 165              		.loc 1 130 16 is_stmt 0 view .LVU51
 166 006e 22EAE275 		bic	r5, r2, r2, asr #31
 167              	.LVL17:
 131:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 132:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 133:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* The function is internally
 134:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * divided into three stages according to the number of multiplications that has to be
 135:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 136:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * algorithm, the multiplications increase by one for every iteration.
 137:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 138:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * In the third stage of the algorithm, the multiplications decrease by one
 139:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * for every iteration. */
 140:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 141:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set the output pointer to point to the firstIndex
 142:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * of the output sample to be calculated. */
 143:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     pOut = pDst + firstIndex;
 168              		.loc 1 143 5 is_stmt 1 view .LVU52
 169              		.loc 1 143 10 is_stmt 0 view .LVU53
 170 0072 169B     		ldr	r3, [sp, #88]
 171 0074 2344     		add	r3, r3, r4
 172 0076 0193     		str	r3, [sp, #4]
 173              	.LVL18:
 144:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 145:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 146:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage1
 147:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * -------------------------*/
 148:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 149:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum = x[0] * y[0]
 150:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 151:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 152:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 153:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      */
 154:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 155:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 156:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        The count variable holds the number of MAC operations performed.
 157:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        Since the partial convolution starts from from firstIndex
 158:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        Number of Macs to be performed is firstIndex + 1 */
 159:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     count = 1U + firstIndex;
 174              		.loc 1 159 5 is_stmt 1 view .LVU54
 175              		.loc 1 159 11 is_stmt 0 view .LVU55
 176 0078 671C     		adds	r7, r4, #1
 177              	.LVL19:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 7


 160:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 161:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 162:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     px = pIn1;
 178              		.loc 1 162 5 is_stmt 1 view .LVU56
 163:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 164:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
 165:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + firstIndex;
 179              		.loc 1 165 5 view .LVU57
 180              		.loc 1 165 11 is_stmt 0 view .LVU58
 181 007a 00EB040E 		add	lr, r0, r4
 182              	.LVL20:
 166:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 183              		.loc 1 166 5 is_stmt 1 view .LVU59
 167:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 168:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* ------------------------
 169:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage1 process
 170:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ----------------------*/
 171:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 172:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* The first stage starts here */
 173:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     while (blockSize1 > 0)
 184              		.loc 1 173 5 view .LVU60
 185 007e 8B46     		mov	fp, r1
 186              		.loc 1 173 11 is_stmt 0 view .LVU61
 187 0080 43E0     		b	.L7
 188              	.LVL21:
 189              	.L9:
 174:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 175:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Accumulator is made zero for every iteration */
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 177:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 178:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 179:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       k = count >> 2U;
 180:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 181:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 182:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0U)
 184:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 185:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[0] , x[1] */
 186:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 190              		.loc 1 186 9 is_stmt 1 view .LVU62
 191              		.loc 1 186 23 is_stmt 0 view .LVU63
 192 0082 93F90040 		ldrsb	r4, [r3]
 193              	.LVL22:
 187:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 194              		.loc 1 187 9 is_stmt 1 view .LVU64
 195              		.loc 1 187 23 is_stmt 0 view .LVU65
 196 0086 93F901E0 		ldrsb	lr, [r3, #1]
 197              	.LVL23:
 188:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 198              		.loc 1 188 9 is_stmt 1 view .LVU66
 199              		.loc 1 188 31 is_stmt 0 view .LVU67
 200 008a A4B2     		uxth	r4, r4
 201              		.loc 1 188 16 view .LVU68
 202 008c 44EA0E44 		orr	r4, r4, lr, lsl #16
 203              	.LVL24:
 189:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 190:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* y[srcBLen - 1] , y[srcBLen - 2] */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 8


 191:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 204              		.loc 1 191 9 is_stmt 1 view .LVU69
 205              		.loc 1 191 23 is_stmt 0 view .LVU70
 206 0090 91F900E0 		ldrsb	lr, [r1]
 207              	.LVL25:
 192:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 208              		.loc 1 192 9 is_stmt 1 view .LVU71
 209              		.loc 1 192 23 is_stmt 0 view .LVU72
 210 0094 11F9019C 		ldrsb	r9, [r1, #-1]
 211              	.LVL26:
 193:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 212              		.loc 1 193 9 is_stmt 1 view .LVU73
 213              		.loc 1 193 31 is_stmt 0 view .LVU74
 214 0098 1FFA8EFE 		uxth	lr, lr
 215              		.loc 1 193 16 view .LVU75
 216 009c 4EEA094E 		orr	lr, lr, r9, lsl #16
 217              	.LVL27:
 194:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 195:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[0] * y[srcBLen - 1] */
 196:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[1] * y[srcBLen - 2] */
 197:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 218              		.loc 1 197 9 is_stmt 1 view .LVU76
 219              	.LBB38:
 220              	.LBI38:
 221              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 9


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 10


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 11


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 12


 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 13


 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 14


 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 15


 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 16


 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 17


 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 18


 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 19


 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 20


 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 21


 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 22


 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 23


 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 24


 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 25


 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 26


1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 27


1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 28


1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 29


1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 30


1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 31


1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 32


1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 33


1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 34


1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 35


1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 36


1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 37


1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 38


1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 39


1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 40


1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 41


1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 42


1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 43


1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 44


2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 222              		.loc 2 2036 31 view .LVU77
 223              	.LBB39:
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 224              		.loc 2 2038 3 view .LVU78
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 225              		.loc 2 2040 3 view .LVU79
 226              		.syntax unified
 227              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 228 00a0 24FB0E24 		smlad r4, r4, lr, r2
 229              	@ 0 "" 2
 230              	.LVL28:
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 231              		.loc 2 2041 3 view .LVU80
 232              		.loc 2 2041 3 is_stmt 0 view .LVU81
 233              		.thumb
 234              		.syntax unified
 235              	.LBE39:
 236              	.LBE38:
 198:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 199:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[2] , x[3] */
 200:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 237              		.loc 1 200 9 is_stmt 1 view .LVU82
 238              		.loc 1 200 23 is_stmt 0 view .LVU83
 239 00a4 93F90220 		ldrsb	r2, [r3, #2]
 240              	.LVL29:
 201:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 241              		.loc 1 201 9 is_stmt 1 view .LVU84
 242              		.loc 1 201 27 is_stmt 0 view .LVU85
 243 00a8 03F1040E 		add	lr, r3, #4
 244              	.LVL30:
 245              		.loc 1 201 23 view .LVU86
 246 00ac 93F90330 		ldrsb	r3, [r3, #3]
 247              	.LVL31:
 202:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 248              		.loc 1 202 9 is_stmt 1 view .LVU87
 249              		.loc 1 202 31 is_stmt 0 view .LVU88
 250 00b0 92B2     		uxth	r2, r2
 251              		.loc 1 202 16 view .LVU89
 252 00b2 42EA0342 		orr	r2, r2, r3, lsl #16
 253              	.LVL32:
 203:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 204:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* y[srcBLen - 3] , y[srcBLen - 4] */
 205:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 254              		.loc 1 205 9 is_stmt 1 view .LVU90
 255              		.loc 1 205 23 is_stmt 0 view .LVU91
 256 00b6 11F9029C 		ldrsb	r9, [r1, #-2]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 45


 257              	.LVL33:
 206:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 258              		.loc 1 206 9 is_stmt 1 view .LVU92
 259              		.loc 1 206 27 is_stmt 0 view .LVU93
 260 00ba 0B1F     		subs	r3, r1, #4
 261              	.LVL34:
 262              		.loc 1 206 23 view .LVU94
 263 00bc 11F9031C 		ldrsb	r1, [r1, #-3]
 264              	.LVL35:
 207:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 265              		.loc 1 207 9 is_stmt 1 view .LVU95
 266              		.loc 1 207 31 is_stmt 0 view .LVU96
 267 00c0 1FFA89F9 		uxth	r9, r9
 268              		.loc 1 207 16 view .LVU97
 269 00c4 49EA0149 		orr	r9, r9, r1, lsl #16
 270              	.LVL36:
 208:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 209:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[2] * y[srcBLen - 3] */
 210:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[3] * y[srcBLen - 4] */
 211:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 271              		.loc 1 211 9 is_stmt 1 view .LVU98
 272              	.LBB40:
 273              	.LBI40:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274              		.loc 2 2036 31 view .LVU99
 275              	.LBB41:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276              		.loc 2 2038 3 view .LVU100
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 277              		.loc 2 2040 3 view .LVU101
 278              		.syntax unified
 279              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 280 00c8 22FB0942 		smlad r2, r2, r9, r4
 281              	@ 0 "" 2
 282              	.LVL37:
 283              		.loc 2 2041 3 view .LVU102
 284              		.loc 2 2041 3 is_stmt 0 view .LVU103
 285              		.thumb
 286              		.syntax unified
 287              	.LBE41:
 288              	.LBE40:
 212:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 213:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 214:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 289              		.loc 1 214 9 is_stmt 1 view .LVU104
 290              		.loc 1 214 10 is_stmt 0 view .LVU105
 291 00cc 013E     		subs	r6, r6, #1
 292              	.LVL38:
 206:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 293              		.loc 1 206 27 view .LVU106
 294 00ce 1946     		mov	r1, r3
 295              	.LVL39:
 201:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 296              		.loc 1 201 27 view .LVU107
 297 00d0 7346     		mov	r3, lr
 298              	.LVL40:
 299              	.L8:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 46


 183:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 300              		.loc 1 183 16 is_stmt 1 view .LVU108
 301 00d2 002E     		cmp	r6, #0
 302 00d4 D5D1     		bne	.L9
 215:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 216:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 217:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 218:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 219:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       k = count % 0x4U;
 303              		.loc 1 219 9 is_stmt 0 view .LVU109
 304 00d6 DDF808E0 		ldr	lr, [sp, #8]
 305              		.loc 1 219 7 is_stmt 1 view .LVU110
 306              		.loc 1 219 9 is_stmt 0 view .LVU111
 307 00da 07F00304 		and	r4, r7, #3
 308              	.LVL41:
 220:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 221:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0U)
 309              		.loc 1 221 7 is_stmt 1 view .LVU112
 310              		.loc 1 221 13 is_stmt 0 view .LVU113
 311 00de 06E0     		b	.L10
 312              	.L11:
 222:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 223:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Perform the multiply-accumulates */
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum += ((q31_t) * px++ * *py--);
 313              		.loc 1 224 9 is_stmt 1 view .LVU114
 314              	.LVL42:
 315              		.loc 1 224 25 is_stmt 0 view .LVU115
 316 00e0 13F9016B 		ldrsb	r6, [r3], #1
 317              	.LVL43:
 318              		.loc 1 224 34 view .LVU116
 319 00e4 11F90199 		ldrsb	r9, [r1], #-1
 320              	.LVL44:
 321              		.loc 1 224 13 view .LVU117
 322 00e8 09FB0622 		mla	r2, r9, r6, r2
 323              	.LVL45:
 225:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 226:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 227:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 324              		.loc 1 227 9 is_stmt 1 view .LVU118
 325              		.loc 1 227 10 is_stmt 0 view .LVU119
 326 00ec 013C     		subs	r4, r4, #1
 327              	.LVL46:
 328              	.L10:
 221:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 329              		.loc 1 221 16 is_stmt 1 view .LVU120
 330 00ee 002C     		cmp	r4, #0
 331 00f0 F6D1     		bne	.L11
 228:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 229:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 230:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 231:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 332              		.loc 1 231 7 view .LVU121
 333              	.LBB42:
 334              		.loc 1 231 25 view .LVU122
 335 00f2 D211     		asrs	r2, r2, #7
 336              	.LVL47:
 337              		.loc 1 231 25 view .LVU123
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 47


 338              		.syntax unified
 339              	@ 231 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 340 00f4 02F30702 		ssat r2, #8, r2
 341              	@ 0 "" 2
 342              	.LVL48:
 343              		.loc 1 231 25 view .LVU124
 344              		.thumb
 345              		.syntax unified
 346              	.LBE42:
 347              		.loc 1 231 12 is_stmt 0 view .LVU125
 348 00f8 019B     		ldr	r3, [sp, #4]
 349              	.LVL49:
 350              		.loc 1 231 15 view .LVU126
 351 00fa 03F8012B 		strb	r2, [r3], #1
 352              	.LVL50:
 232:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 233:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 234:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       py = ++pSrc2;
 353              		.loc 1 234 7 is_stmt 1 view .LVU127
 354              		.loc 1 234 10 is_stmt 0 view .LVU128
 355 00fe 0EF1010E 		add	lr, lr, #1
 356              	.LVL51:
 235:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1;
 357              		.loc 1 235 7 is_stmt 1 view .LVU129
 236:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 237:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Increment the MAC count */
 238:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       count++;
 358              		.loc 1 238 7 view .LVU130
 359              		.loc 1 238 12 is_stmt 0 view .LVU131
 360 0102 0137     		adds	r7, r7, #1
 361              	.LVL52:
 239:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 240:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the loop counter */
 241:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       blockSize1--;
 362              		.loc 1 241 7 is_stmt 1 view .LVU132
 363              		.loc 1 241 17 is_stmt 0 view .LVU133
 364 0104 0CF1FF3C 		add	ip, ip, #-1
 365              	.LVL53:
 231:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 366              		.loc 1 231 12 view .LVU134
 367 0108 0193     		str	r3, [sp, #4]
 368              	.LVL54:
 369              	.L7:
 173:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 370              		.loc 1 173 23 is_stmt 1 view .LVU135
 371 010a BCF1000F 		cmp	ip, #0
 372 010e 06DD     		ble	.L48
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 373              		.loc 1 176 7 view .LVU136
 374              	.LVL55:
 179:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 375              		.loc 1 179 7 view .LVU137
 179:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 376              		.loc 1 179 9 is_stmt 0 view .LVU138
 377 0110 BE08     		lsrs	r6, r7, #2
 378              	.LVL56:
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 48


 379              		.loc 1 183 7 is_stmt 1 view .LVU139
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 380              		.loc 1 183 13 is_stmt 0 view .LVU140
 381 0112 7146     		mov	r1, lr
 382 0114 039B     		ldr	r3, [sp, #12]
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 383              		.loc 1 176 11 view .LVU141
 384 0116 0022     		movs	r2, #0
 385 0118 CDF808E0 		str	lr, [sp, #8]
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 386              		.loc 1 183 13 view .LVU142
 387 011c D9E7     		b	.L8
 388              	.LVL57:
 389              	.L48:
 242:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 243:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 244:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 245:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage2
 246:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------------*/
 247:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 248:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 249:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 250:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 251:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 252:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      */
 253:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 254:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 255:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 390              		.loc 1 255 8 view .LVU143
 391 011e 5946     		mov	r1, fp
 392              		.loc 1 255 5 is_stmt 1 view .LVU144
 393              		.loc 1 255 8 is_stmt 0 view .LVU145
 394 0120 179B     		ldr	r3, [sp, #92]
 395 0122 B3EB0803 		subs	r3, r3, r8
 396 0126 0593     		str	r3, [sp, #20]
 397 0128 1DD4     		bmi	.L45
 398              	.LVL58:
 256:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 257:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1 + firstIndex - srcBLen + 1;
 399              		.loc 1 257 7 is_stmt 1 view .LVU146
 400              		.loc 1 257 30 is_stmt 0 view .LVU147
 401 012a 179B     		ldr	r3, [sp, #92]
 402 012c A3EB0803 		sub	r3, r3, r8
 403              		.loc 1 257 40 view .LVU148
 404 0130 0133     		adds	r3, r3, #1
 405              		.loc 1 257 10 view .LVU149
 406 0132 039A     		ldr	r2, [sp, #12]
 407 0134 1344     		add	r3, r3, r2
 408              	.LVL59:
 409              	.L13:
 258:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 259:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     else
 260:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 261:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1;
 262:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 263:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 264:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 49


 265:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 410              		.loc 1 265 5 is_stmt 1 view .LVU150
 411              		.loc 1 265 18 is_stmt 0 view .LVU151
 412 0136 08F1FF39 		add	r9, r8, #-1
 413              		.loc 1 265 11 view .LVU152
 414 013a 00EB0902 		add	r2, r0, r9
 415 013e 0292     		str	r2, [sp, #8]
 416              	.LVL60:
 266:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 417              		.loc 1 266 5 is_stmt 1 view .LVU153
 267:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 268:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* count is index by which the pointer pIn1 to be incremented */
 269:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     count = 0U;
 418              		.loc 1 269 5 view .LVU154
 270:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 271:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* -------------------
 272:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage2 process
 273:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------*/
 274:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 275:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 276:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * So, to loop unroll over blockSize2,
 277:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * srcBLen should be greater than or equal to 4 */
 278:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     if (srcBLen >= 4U)
 419              		.loc 1 278 5 view .LVU155
 420              		.loc 1 278 8 is_stmt 0 view .LVU156
 421 0140 B8F1030F 		cmp	r8, #3
 422 0144 40F22381 		bls	.L14
 279:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 280:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Loop unroll over blockSize2, by 4 */
 281:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = ((uint32_t) blockSize2 >> 2U);
 423              		.loc 1 281 7 is_stmt 1 view .LVU157
 424              		.loc 1 281 14 is_stmt 0 view .LVU158
 425 0148 AA08     		lsrs	r2, r5, #2
 426              	.LVL61:
 282:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 283:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0U)
 427              		.loc 1 283 7 is_stmt 1 view .LVU159
 269:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 428              		.loc 1 269 11 is_stmt 0 view .LVU160
 429 014a 4FF0000B 		mov	fp, #0
 430 014e CDF810B0 		str	fp, [sp, #16]
 431 0152 DDF804B0 		ldr	fp, [sp, #4]
 432 0156 CDF82090 		str	r9, [sp, #32]
 433 015a 0991     		str	r1, [sp, #36]
 434 015c 0A95     		str	r5, [sp, #40]
 435 015e C146     		mov	r9, r8
 436 0160 CDF82CA0 		str	r10, [sp, #44]
 437              		.loc 1 283 13 view .LVU161
 438 0164 3CE0     		b	.L15
 439              	.LVL62:
 440              	.L45:
 261:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 441              		.loc 1 261 10 view .LVU162
 442 0166 039B     		ldr	r3, [sp, #12]
 443 0168 E5E7     		b	.L13
 444              	.LVL63:
 445              	.L18:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 50


 284:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 285:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Set all accumulators to zero */
 286:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc0 = 0;
 287:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc1 = 0;
 288:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc2 = 0;
 289:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc3 = 0;
 290:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 291:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* read x[0], x[1], x[2] samples */
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x0 = *(px++);
 293:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x1 = *(px++);
 294:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x2 = *(px++);
 295:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 296:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 297:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen >> 2U;
 298:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 299:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 300:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 301:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         do
 302:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 303:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 1] sample */
 304:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 305:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 2] sample */
 306:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           c1 = *(py--);
 307:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 308:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[3] sample */
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x3 = *(px++);
 310:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 311:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[0] and x[1] are packed */
 312:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x0;
 313:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
 314:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 316:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 317:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* y[srcBLen - 1]   and y[srcBLen - 2] are packed */
 318:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) c0;
 319:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 320:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 322:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 323:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 += x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2]  */
 324:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 = __SMLAD(input1, input2, acc0);
 325:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 326:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[1] and x[2] are packed */
 327:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x1;
 328:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 329:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 331:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 332:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 += x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2]  */
 333:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 = __SMLAD(input1, input2, acc1);
 334:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 335:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[2] and x[3] are packed */
 336:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x2;
 337:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 338:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 339:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 340:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 51


 341:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 += x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2]  */
 342:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 = __SMLAD(input1, input2, acc2);
 343:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 344:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[4] sample */
 345:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x0 = *(px++);
 346:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 347:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[3] and x[4] are packed */
 348:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x3;
 349:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 350:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 351:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 352:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 353:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 += x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2]  */
 354:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 = __SMLAD(input1, input2, acc3);
 355:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 356:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 3] sample */
 357:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 358:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 4] sample */
 359:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           c1 = *(py--);
 360:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 361:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[5] sample */
 362:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x1 = *(px++);
 363:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 364:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[2] and x[3] are packed */
 365:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x2;
 366:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 367:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 368:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 369:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 370:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* y[srcBLen - 3] and y[srcBLen - 4] are packed */
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) c0;
 372:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 373:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 375:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 += x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4]  */
 377:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 = __SMLAD(input1, input2, acc0);
 378:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 379:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[3] and x[4] are packed */
 380:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x3;
 381:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 382:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 384:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 385:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 += x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4]  */
 386:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 = __SMLAD(input1, input2, acc1);
 387:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 388:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[4] and x[5] are packed */
 389:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x0;
 390:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
 391:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 392:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 393:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 394:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 += x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4]  */
 395:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 = __SMLAD(input1, input2, acc2);
 396:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 397:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[6] sample */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 52


 398:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x2 = *(px++);
 399:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 400:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[5] and x[6] are packed */
 401:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x1;
 402:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 403:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 404:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 405:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 406:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 += x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4]  */
 407:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 = __SMLAD(input1, input2, acc3);
 408:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 409:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         } while (--k);
 410:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 411:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 412:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****          ** No loop unrolling is used. */
 413:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen % 0x4U;
 414:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 415:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0U)
 416:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 417:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 5] sample */
 418:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 446              		.loc 1 418 11 is_stmt 1 view .LVU163
 447              		.loc 1 418 14 is_stmt 0 view .LVU164
 448 016a 15F901A9 		ldrsb	r10, [r5], #-1
 449              	.LVL64:
 419:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 420:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[7] sample */
 421:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x3 = *(px++);
 450              		.loc 1 421 11 is_stmt 1 view .LVU165
 451              		.loc 1 421 14 is_stmt 0 view .LVU166
 452 016e 14F901BB 		ldrsb	fp, [r4], #1
 453              	.LVL65:
 422:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 423:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 424:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 +=  x[4] * y[srcBLen - 5] */
 425:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 += ((q31_t) x0 * c0);
 454              		.loc 1 425 11 is_stmt 1 view .LVU167
 455              		.loc 1 425 16 is_stmt 0 view .LVU168
 456 0172 0AFB0066 		mla	r6, r10, r0, r6
 457              	.LVL66:
 426:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 +=  x[5] * y[srcBLen - 5] */
 427:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 += ((q31_t) x1 * c0);
 458              		.loc 1 427 11 is_stmt 1 view .LVU169
 459              		.loc 1 427 16 is_stmt 0 view .LVU170
 460 0176 01FB0A33 		mla	r3, r1, r10, r3
 461              	.LVL67:
 428:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 +=  x[6] * y[srcBLen - 5] */
 429:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 += ((q31_t) x2 * c0);
 462              		.loc 1 429 11 is_stmt 1 view .LVU171
 463              		.loc 1 429 16 is_stmt 0 view .LVU172
 464 017a 08FB0AEE 		mla	lr, r8, r10, lr
 465              	.LVL68:
 430:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 +=  x[7] * y[srcBLen - 5] */
 431:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 += ((q31_t) x3 * c0);
 466              		.loc 1 431 11 is_stmt 1 view .LVU173
 467              		.loc 1 431 16 is_stmt 0 view .LVU174
 468 017e 0BFB0ACC 		mla	ip, fp, r10, ip
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 53


 469              	.LVL69:
 432:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 433:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reuse the present samples for the next MAC */
 434:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x0 = x1;
 470              		.loc 1 434 11 is_stmt 1 view .LVU175
 435:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x1 = x2;
 471              		.loc 1 435 11 view .LVU176
 436:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x2 = x3;
 472              		.loc 1 436 11 view .LVU177
 437:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 438:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 439:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 473              		.loc 1 439 11 view .LVU178
 474              		.loc 1 439 12 is_stmt 0 view .LVU179
 475 0182 013F     		subs	r7, r7, #1
 476              	.LVL70:
 434:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x1 = x2;
 477              		.loc 1 434 14 view .LVU180
 478 0184 0846     		mov	r0, r1
 435:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           x2 = x3;
 479              		.loc 1 435 14 view .LVU181
 480 0186 4146     		mov	r1, r8
 481              	.LVL71:
 436:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 482              		.loc 1 436 14 view .LVU182
 483 0188 D846     		mov	r8, fp
 484              	.LVL72:
 485              	.L17:
 415:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 486              		.loc 1 415 18 is_stmt 1 view .LVU183
 487 018a 002F     		cmp	r7, #0
 488 018c EDD1     		bne	.L18
 489              	.LBB43:
 440:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 441:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 442:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 443:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc0 >> 7, 8));
 490              		.loc 1 443 27 is_stmt 0 view .LVU184
 491 018e DDF804B0 		ldr	fp, [sp, #4]
 492              	.LBE43:
 493              		.loc 1 443 9 is_stmt 1 view .LVU185
 494              	.LBB44:
 495              		.loc 1 443 27 view .LVU186
 496 0192 F611     		asrs	r6, r6, #7
 497              	.LVL73:
 498              		.loc 1 443 27 view .LVU187
 499              		.syntax unified
 500              	@ 443 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 501 0194 06F30706 		ssat r6, #8, r6
 502              	@ 0 "" 2
 503              	.LVL74:
 504              		.loc 1 443 27 view .LVU188
 505              		.loc 1 443 27 is_stmt 0 view .LVU189
 506              		.thumb
 507              		.syntax unified
 508              	.LBE44:
 509              		.loc 1 443 17 view .LVU190
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 54


 510 0198 8BF80060 		strb	r6, [fp]
 444:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc1 >> 7, 8));
 511              		.loc 1 444 9 is_stmt 1 view .LVU191
 512              	.LBB45:
 513              		.loc 1 444 27 view .LVU192
 514 019c DB11     		asrs	r3, r3, #7
 515              	.LVL75:
 516              		.loc 1 444 27 view .LVU193
 517              		.syntax unified
 518              	@ 444 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 519 019e 03F30703 		ssat r3, #8, r3
 520              	@ 0 "" 2
 521              	.LVL76:
 522              		.loc 1 444 27 view .LVU194
 523              		.loc 1 444 27 is_stmt 0 view .LVU195
 524              		.thumb
 525              		.syntax unified
 526              	.LBE45:
 527              		.loc 1 444 17 view .LVU196
 528 01a2 8BF80130 		strb	r3, [fp, #1]
 445:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc2 >> 7, 8));
 529              		.loc 1 445 9 is_stmt 1 view .LVU197
 530              	.LBB46:
 531              		.loc 1 445 27 view .LVU198
 532 01a6 4FEAEE1E 		asr	lr, lr, #7
 533              	.LVL77:
 534              		.loc 1 445 27 view .LVU199
 535              		.syntax unified
 536              	@ 445 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 537 01aa 0EF3070E 		ssat lr, #8, lr
 538              	@ 0 "" 2
 539              	.LVL78:
 540              		.loc 1 445 27 view .LVU200
 541              		.loc 1 445 27 is_stmt 0 view .LVU201
 542              		.thumb
 543              		.syntax unified
 544              	.LBE46:
 545              		.loc 1 445 17 view .LVU202
 546 01ae 8BF802E0 		strb	lr, [fp, #2]
 446:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc3 >> 7, 8));
 547              		.loc 1 446 9 is_stmt 1 view .LVU203
 548              	.LBB47:
 549              		.loc 1 446 27 view .LVU204
 550 01b2 4FEAEC1C 		asr	ip, ip, #7
 551              	.LVL79:
 552              		.loc 1 446 27 view .LVU205
 553              		.syntax unified
 554              	@ 446 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 555 01b6 0CF3070C 		ssat ip, #8, ip
 556              	@ 0 "" 2
 557              	.LVL80:
 558              		.loc 1 446 27 view .LVU206
 559              		.thumb
 560              		.syntax unified
 561              	.LBE47:
 562              		.loc 1 446 14 is_stmt 0 view .LVU207
 563 01ba 0BF10401 		add	r1, fp, #4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 55


 564              	.LVL81:
 565              		.loc 1 446 17 view .LVU208
 566 01be 8BF803C0 		strb	ip, [fp, #3]
 447:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 448:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the pointer pIn1 index, count by 4 */
 449:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         count += 4U;
 567              		.loc 1 449 9 is_stmt 1 view .LVU209
 568              		.loc 1 449 15 is_stmt 0 view .LVU210
 569 01c2 0498     		ldr	r0, [sp, #16]
 570              	.LVL82:
 571              		.loc 1 449 15 view .LVU211
 572 01c4 0430     		adds	r0, r0, #4
 573 01c6 0490     		str	r0, [sp, #16]
 574              	.LVL83:
 450:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 451:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 452:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 575              		.loc 1 452 9 is_stmt 1 view .LVU212
 576              		.loc 1 452 12 is_stmt 0 view .LVU213
 577 01c8 059B     		ldr	r3, [sp, #20]
 578              	.LVL84:
 579              		.loc 1 452 12 view .LVU214
 580 01ca 002B     		cmp	r3, #0
 581 01cc 67DB     		blt	.L19
 453:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 454:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 582              		.loc 1 454 11 is_stmt 1 view .LVU215
 583              		.loc 1 454 34 is_stmt 0 view .LVU216
 584 01ce 179B     		ldr	r3, [sp, #92]
 585 01d0 A3EB0903 		sub	r3, r3, r9
 586              		.loc 1 454 48 view .LVU217
 587 01d4 0344     		add	r3, r3, r0
 588 01d6 0133     		adds	r3, r3, #1
 589              		.loc 1 454 14 view .LVU218
 590 01d8 0398     		ldr	r0, [sp, #12]
 591              	.LVL85:
 592              		.loc 1 454 14 view .LVU219
 593 01da 0344     		add	r3, r3, r0
 594              	.LVL86:
 595              	.L20:
 455:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 456:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         else
 457:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + count;
 459:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 460:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 596              		.loc 1 460 9 is_stmt 1 view .LVU220
 461:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 462:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 463:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 464:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 597              		.loc 1 464 9 view .LVU221
 598              		.loc 1 464 15 is_stmt 0 view .LVU222
 599 01dc 013A     		subs	r2, r2, #1
 600              	.LVL87:
 446:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 601              		.loc 1 446 14 view .LVU223
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 56


 602 01de 8B46     		mov	fp, r1
 603              	.LVL88:
 604              	.L15:
 283:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 605              		.loc 1 283 21 is_stmt 1 view .LVU224
 606 01e0 002A     		cmp	r2, #0
 607 01e2 60D0     		beq	.L49
 286:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc1 = 0;
 608              		.loc 1 286 9 view .LVU225
 609              	.LVL89:
 287:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc2 = 0;
 610              		.loc 1 287 9 view .LVU226
 288:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc3 = 0;
 611              		.loc 1 288 9 view .LVU227
 289:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 612              		.loc 1 289 9 view .LVU228
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x1 = *(px++);
 613              		.loc 1 292 9 view .LVU229
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x1 = *(px++);
 614              		.loc 1 292 12 is_stmt 0 view .LVU230
 615 01e4 93F90000 		ldrsb	r0, [r3]
 616              	.LVL90:
 293:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x2 = *(px++);
 617              		.loc 1 293 9 is_stmt 1 view .LVU231
 293:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         x2 = *(px++);
 618              		.loc 1 293 12 is_stmt 0 view .LVU232
 619 01e8 93F90110 		ldrsb	r1, [r3, #1]
 620              	.LVL91:
 294:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 621              		.loc 1 294 9 is_stmt 1 view .LVU233
 294:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 622              		.loc 1 294 18 is_stmt 0 view .LVU234
 623 01ec DC1C     		adds	r4, r3, #3
 624              	.LVL92:
 294:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 625              		.loc 1 294 12 view .LVU235
 626 01ee 93F90280 		ldrsb	r8, [r3, #2]
 627              	.LVL93:
 297:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 628              		.loc 1 297 9 is_stmt 1 view .LVU236
 297:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 629              		.loc 1 297 11 is_stmt 0 view .LVU237
 630 01f2 4FEA9907 		lsr	r7, r9, #2
 631              	.LVL94:
 297:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 632              		.loc 1 297 11 view .LVU238
 633 01f6 029D     		ldr	r5, [sp, #8]
 289:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 634              		.loc 1 289 14 view .LVU239
 635 01f8 4FF0000C 		mov	ip, #0
 288:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc3 = 0;
 636              		.loc 1 288 14 view .LVU240
 637 01fc E646     		mov	lr, ip
 287:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc2 = 0;
 638              		.loc 1 287 14 view .LVU241
 639 01fe 6346     		mov	r3, ip
 286:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc1 = 0;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 57


 640              		.loc 1 286 14 view .LVU242
 641 0200 6646     		mov	r6, ip
 642 0202 CDF804B0 		str	fp, [sp, #4]
 643 0206 BB46     		mov	fp, r7
 644              	.LVL95:
 286:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         acc1 = 0;
 645              		.loc 1 286 14 view .LVU243
 646 0208 0692     		str	r2, [sp, #24]
 647 020a CDF81C90 		str	r9, [sp, #28]
 648              	.LVL96:
 649              	.L16:
 301:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 650              		.loc 1 301 9 is_stmt 1 view .LVU244
 304:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 2] sample */
 651              		.loc 1 304 11 view .LVU245
 304:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 2] sample */
 652              		.loc 1 304 14 is_stmt 0 view .LVU246
 653 020e 95F90020 		ldrsb	r2, [r5]
 654              	.LVL97:
 306:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 655              		.loc 1 306 11 is_stmt 1 view .LVU247
 306:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 656              		.loc 1 306 14 is_stmt 0 view .LVU248
 657 0212 15F9019C 		ldrsb	r9, [r5, #-1]
 658              	.LVL98:
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 659              		.loc 1 309 11 is_stmt 1 view .LVU249
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 660              		.loc 1 309 14 is_stmt 0 view .LVU250
 661 0216 94F90070 		ldrsb	r7, [r4]
 662              	.LVL99:
 312:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
 663              		.loc 1 312 11 is_stmt 1 view .LVU251
 313:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 664              		.loc 1 313 11 view .LVU252
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 665              		.loc 1 315 11 view .LVU253
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 666              		.loc 1 315 33 is_stmt 0 view .LVU254
 667 021a 80B2     		uxth	r0, r0
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 668              		.loc 1 315 18 view .LVU255
 669 021c 40EA0140 		orr	r0, r0, r1, lsl #16
 670              	.LVL100:
 318:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 671              		.loc 1 318 11 is_stmt 1 view .LVU256
 319:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 672              		.loc 1 319 11 view .LVU257
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 673              		.loc 1 321 11 view .LVU258
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 674              		.loc 1 321 33 is_stmt 0 view .LVU259
 675 0220 92B2     		uxth	r2, r2
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 676              		.loc 1 321 18 view .LVU260
 677 0222 42EA0942 		orr	r2, r2, r9, lsl #16
 678              	.LVL101:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 58


 324:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 679              		.loc 1 324 11 is_stmt 1 view .LVU261
 680              	.LBB48:
 681              	.LBI48:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 682              		.loc 2 2036 31 view .LVU262
 683              	.LBB49:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684              		.loc 2 2038 3 view .LVU263
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 685              		.loc 2 2040 3 view .LVU264
 686              		.syntax unified
 687              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 688 0226 20FB0266 		smlad r6, r0, r2, r6
 689              	@ 0 "" 2
 690              	.LVL102:
 691              		.loc 2 2041 3 view .LVU265
 692              		.loc 2 2041 3 is_stmt 0 view .LVU266
 693              		.thumb
 694              		.syntax unified
 695              	.LBE49:
 696              	.LBE48:
 327:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 697              		.loc 1 327 11 is_stmt 1 view .LVU267
 328:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 698              		.loc 1 328 11 view .LVU268
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 699              		.loc 1 330 11 view .LVU269
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 700              		.loc 1 330 33 is_stmt 0 view .LVU270
 701 022a 89B2     		uxth	r1, r1
 702              	.LVL103:
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 703              		.loc 1 330 18 view .LVU271
 704 022c 41EA0841 		orr	r1, r1, r8, lsl #16
 705              	.LVL104:
 333:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 706              		.loc 1 333 11 is_stmt 1 view .LVU272
 707              	.LBB50:
 708              	.LBI50:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709              		.loc 2 2036 31 view .LVU273
 710              	.LBB51:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 711              		.loc 2 2038 3 view .LVU274
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 712              		.loc 2 2040 3 view .LVU275
 713              		.syntax unified
 714              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 715 0230 21FB0233 		smlad r3, r1, r2, r3
 716              	@ 0 "" 2
 717              	.LVL105:
 718              		.loc 2 2041 3 view .LVU276
 719              		.loc 2 2041 3 is_stmt 0 view .LVU277
 720              		.thumb
 721              		.syntax unified
 722              	.LBE51:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 59


 723              	.LBE50:
 336:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 724              		.loc 1 336 11 is_stmt 1 view .LVU278
 337:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 725              		.loc 1 337 11 view .LVU279
 339:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 726              		.loc 1 339 11 view .LVU280
 339:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 727              		.loc 1 339 33 is_stmt 0 view .LVU281
 728 0234 1FFA88F8 		uxth	r8, r8
 339:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 729              		.loc 1 339 18 view .LVU282
 730 0238 48EA0748 		orr	r8, r8, r7, lsl #16
 731              	.LVL106:
 342:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 732              		.loc 1 342 11 is_stmt 1 view .LVU283
 733              	.LBB52:
 734              	.LBI52:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 735              		.loc 2 2036 31 view .LVU284
 736              	.LBB53:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737              		.loc 2 2038 3 view .LVU285
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 738              		.loc 2 2040 3 view .LVU286
 739              		.syntax unified
 740              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 741 023c 28FB02EA 		smlad r10, r8, r2, lr
 742              	@ 0 "" 2
 743              	.LVL107:
 744              		.loc 2 2041 3 view .LVU287
 745              		.loc 2 2041 3 is_stmt 0 view .LVU288
 746              		.thumb
 747              		.syntax unified
 748              	.LBE53:
 749              	.LBE52:
 345:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 750              		.loc 1 345 11 is_stmt 1 view .LVU289
 345:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 751              		.loc 1 345 14 is_stmt 0 view .LVU290
 752 0240 94F90100 		ldrsb	r0, [r4, #1]
 753              	.LVL108:
 348:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 754              		.loc 1 348 11 is_stmt 1 view .LVU291
 349:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 755              		.loc 1 349 11 view .LVU292
 351:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 756              		.loc 1 351 11 view .LVU293
 351:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 757              		.loc 1 351 33 is_stmt 0 view .LVU294
 758 0244 BFB2     		uxth	r7, r7
 759              	.LVL109:
 351:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 760              		.loc 1 351 18 view .LVU295
 761 0246 47EA0047 		orr	r7, r7, r0, lsl #16
 762              	.LVL110:
 354:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 60


 763              		.loc 1 354 11 is_stmt 1 view .LVU296
 764              	.LBB54:
 765              	.LBI54:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 766              		.loc 2 2036 31 view .LVU297
 767              	.LBB55:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 768              		.loc 2 2038 3 view .LVU298
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 769              		.loc 2 2040 3 view .LVU299
 770              		.syntax unified
 771              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 772 024a 27FB02C2 		smlad r2, r7, r2, ip
 773              	@ 0 "" 2
 774              	.LVL111:
 775              		.loc 2 2041 3 view .LVU300
 776              		.loc 2 2041 3 is_stmt 0 view .LVU301
 777              		.thumb
 778              		.syntax unified
 779              	.LBE55:
 780              	.LBE54:
 357:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 4] sample */
 781              		.loc 1 357 11 is_stmt 1 view .LVU302
 357:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 4] sample */
 782              		.loc 1 357 14 is_stmt 0 view .LVU303
 783 024e 15F9029C 		ldrsb	r9, [r5, #-2]
 784              	.LVL112:
 359:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 785              		.loc 1 359 11 is_stmt 1 view .LVU304
 359:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 786              		.loc 1 359 14 is_stmt 0 view .LVU305
 787 0252 15F903CC 		ldrsb	ip, [r5, #-3]
 788 0256 043D     		subs	r5, r5, #4
 789              	.LVL113:
 362:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 790              		.loc 1 362 11 is_stmt 1 view .LVU306
 362:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 791              		.loc 1 362 14 is_stmt 0 view .LVU307
 792 0258 94F90210 		ldrsb	r1, [r4, #2]
 793              	.LVL114:
 365:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 794              		.loc 1 365 11 is_stmt 1 view .LVU308
 366:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 795              		.loc 1 366 11 view .LVU309
 368:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 796              		.loc 1 368 11 view .LVU310
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 797              		.loc 1 371 11 view .LVU311
 372:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 798              		.loc 1 372 11 view .LVU312
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 799              		.loc 1 374 11 view .LVU313
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 800              		.loc 1 374 33 is_stmt 0 view .LVU314
 801 025c 1FFA89F9 		uxth	r9, r9
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 802              		.loc 1 374 18 view .LVU315
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 61


 803 0260 49EA0C49 		orr	r9, r9, ip, lsl #16
 804              	.LVL115:
 377:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 805              		.loc 1 377 11 is_stmt 1 view .LVU316
 806              	.LBB56:
 807              	.LBI56:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 808              		.loc 2 2036 31 view .LVU317
 809              	.LBB57:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810              		.loc 2 2038 3 view .LVU318
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 811              		.loc 2 2040 3 view .LVU319
 812              		.syntax unified
 813              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 814 0264 28FB0966 		smlad r6, r8, r9, r6
 815              	@ 0 "" 2
 816              	.LVL116:
 817              		.loc 2 2041 3 view .LVU320
 818              		.loc 2 2041 3 is_stmt 0 view .LVU321
 819              		.thumb
 820              		.syntax unified
 821              	.LBE57:
 822              	.LBE56:
 380:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 823              		.loc 1 380 11 is_stmt 1 view .LVU322
 381:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 824              		.loc 1 381 11 view .LVU323
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 825              		.loc 1 383 11 view .LVU324
 386:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 826              		.loc 1 386 11 view .LVU325
 827              	.LBB58:
 828              	.LBI58:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 829              		.loc 2 2036 31 view .LVU326
 830              	.LBB59:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 831              		.loc 2 2038 3 view .LVU327
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 832              		.loc 2 2040 3 view .LVU328
 833              		.syntax unified
 834              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 835 0268 27FB0937 		smlad r7, r7, r9, r3
 836              	@ 0 "" 2
 837              	.LVL117:
 838              		.loc 2 2041 3 view .LVU329
 839              		.loc 2 2041 3 is_stmt 0 view .LVU330
 840              		.thumb
 841              		.syntax unified
 842              	.LBE59:
 843              	.LBE58:
 386:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 844              		.loc 1 386 16 discriminator 1 view .LVU331
 845 026c 3B46     		mov	r3, r7
 846              	.LVL118:
 389:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 62


 847              		.loc 1 389 11 is_stmt 1 view .LVU332
 390:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 848              		.loc 1 390 11 view .LVU333
 392:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 849              		.loc 1 392 11 view .LVU334
 392:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 850              		.loc 1 392 33 is_stmt 0 view .LVU335
 851 026e 1FFA80FE 		uxth	lr, r0
 392:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 852              		.loc 1 392 18 view .LVU336
 853 0272 4EEA014E 		orr	lr, lr, r1, lsl #16
 854              	.LVL119:
 395:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 855              		.loc 1 395 11 is_stmt 1 view .LVU337
 856              	.LBB60:
 857              	.LBI60:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 858              		.loc 2 2036 31 view .LVU338
 859              	.LBB61:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860              		.loc 2 2038 3 view .LVU339
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 861              		.loc 2 2040 3 view .LVU340
 862              		.syntax unified
 863              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 864 0276 2EFB09AE 		smlad lr, lr, r9, r10
 865              	@ 0 "" 2
 866              	.LVL120:
 867              		.loc 2 2041 3 view .LVU341
 868              		.loc 2 2041 3 is_stmt 0 view .LVU342
 869              		.thumb
 870              		.syntax unified
 871              	.LBE61:
 872              	.LBE60:
 398:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 873              		.loc 1 398 11 is_stmt 1 view .LVU343
 398:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 874              		.loc 1 398 14 is_stmt 0 view .LVU344
 875 027a 94F90380 		ldrsb	r8, [r4, #3]
 876 027e 0434     		adds	r4, r4, #4
 877              	.LVL121:
 401:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 878              		.loc 1 401 11 is_stmt 1 view .LVU345
 402:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 879              		.loc 1 402 11 view .LVU346
 404:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 880              		.loc 1 404 11 view .LVU347
 404:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 881              		.loc 1 404 33 is_stmt 0 view .LVU348
 882 0280 1FFA81FC 		uxth	ip, r1
 883              	.LVL122:
 404:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 884              		.loc 1 404 18 view .LVU349
 885 0284 4CEA084C 		orr	ip, ip, r8, lsl #16
 886              	.LVL123:
 407:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 887              		.loc 1 407 11 is_stmt 1 view .LVU350
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 63


 888              	.LBB62:
 889              	.LBI62:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890              		.loc 2 2036 31 view .LVU351
 891              	.LBB63:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 892              		.loc 2 2038 3 view .LVU352
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 893              		.loc 2 2040 3 view .LVU353
 894              		.syntax unified
 895              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 896 0288 2CFB092C 		smlad ip, ip, r9, r2
 897              	@ 0 "" 2
 898              	.LVL124:
 899              		.loc 2 2041 3 view .LVU354
 900              		.loc 2 2041 3 is_stmt 0 view .LVU355
 901              		.thumb
 902              		.syntax unified
 903              	.LBE63:
 904              	.LBE62:
 409:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 905              		.loc 1 409 18 is_stmt 1 discriminator 1 view .LVU356
 409:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 906              		.loc 1 409 18 is_stmt 0 discriminator 1 view .LVU357
 907 028c BBF1010B 		subs	fp, fp, #1
 908              	.LVL125:
 409:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 909              		.loc 1 409 18 discriminator 1 view .LVU358
 910 0290 BDD1     		bne	.L16
 413:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 911              		.loc 1 413 11 view .LVU359
 912 0292 069A     		ldr	r2, [sp, #24]
 913 0294 DDF81C90 		ldr	r9, [sp, #28]
 914              	.LVL126:
 413:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 915              		.loc 1 413 9 is_stmt 1 view .LVU360
 413:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 916              		.loc 1 413 11 is_stmt 0 view .LVU361
 917 0298 09F00307 		and	r7, r9, #3
 918              	.LVL127:
 415:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 919              		.loc 1 415 9 is_stmt 1 view .LVU362
 415:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 920              		.loc 1 415 15 is_stmt 0 view .LVU363
 921 029c 75E7     		b	.L17
 922              	.LVL128:
 923              	.L19:
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 924              		.loc 1 458 11 is_stmt 1 view .LVU364
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 925              		.loc 1 458 14 is_stmt 0 view .LVU365
 926 029e 039B     		ldr	r3, [sp, #12]
 927 02a0 0498     		ldr	r0, [sp, #16]
 928              	.LVL129:
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 929              		.loc 1 458 14 view .LVU366
 930 02a2 0344     		add	r3, r3, r0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 64


 931              	.LVL130:
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 932              		.loc 1 458 14 view .LVU367
 933 02a4 9AE7     		b	.L20
 934              	.LVL131:
 935              	.L49:
 465:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 466:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 467:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 468:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 469:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = (uint32_t) blockSize2 % 0x4U;
 936              		.loc 1 469 14 view .LVU368
 937 02a6 CDF804B0 		str	fp, [sp, #4]
 938 02aa DDF810B0 		ldr	fp, [sp, #16]
 939              	.LVL132:
 940              		.loc 1 469 14 view .LVU369
 941 02ae 0999     		ldr	r1, [sp, #36]
 942 02b0 0A9D     		ldr	r5, [sp, #40]
 943 02b2 C846     		mov	r8, r9
 944 02b4 DDF82090 		ldr	r9, [sp, #32]
 945 02b8 DDF82CA0 		ldr	r10, [sp, #44]
 946              		.loc 1 469 7 is_stmt 1 view .LVU370
 947              		.loc 1 469 14 is_stmt 0 view .LVU371
 948 02bc 05F00307 		and	r7, r5, #3
 949              	.LVL133:
 470:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 471:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0U)
 950              		.loc 1 471 7 is_stmt 1 view .LVU372
 951 02c0 DDF814C0 		ldr	ip, [sp, #20]
 952 02c4 CDF81490 		str	r9, [sp, #20]
 953 02c8 DDF80CE0 		ldr	lr, [sp, #12]
 954 02cc DDF85C90 		ldr	r9, [sp, #92]
 955              		.loc 1 471 13 is_stmt 0 view .LVU373
 956 02d0 47E0     		b	.L22
 957              	.LVL134:
 958              	.L24:
 472:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 473:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Accumulator is made zero for every iteration */
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = 0;
 475:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 477:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen >> 2U;
 478:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 479:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 480:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0U)
 482:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 483:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 484:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcA buffer and packing */
 485:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * px++;
 959              		.loc 1 485 11 is_stmt 1 view .LVU374
 960              		.loc 1 485 25 is_stmt 0 view .LVU375
 961 02d2 93F90040 		ldrsb	r4, [r3]
 962              	.LVL135:
 486:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * px++;
 963              		.loc 1 486 11 is_stmt 1 view .LVU376
 964              		.loc 1 486 25 is_stmt 0 view .LVU377
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 65


 965 02d6 93F90160 		ldrsb	r6, [r3, #1]
 966              	.LVL136:
 487:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 967              		.loc 1 487 11 is_stmt 1 view .LVU378
 968              		.loc 1 487 33 is_stmt 0 view .LVU379
 969 02da A4B2     		uxth	r4, r4
 970              		.loc 1 487 18 view .LVU380
 971 02dc 44EA0644 		orr	r4, r4, r6, lsl #16
 972              	.LVL137:
 488:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 489:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcB buffer and packing */
 490:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * py--;
 973              		.loc 1 490 11 is_stmt 1 view .LVU381
 974              		.loc 1 490 25 is_stmt 0 view .LVU382
 975 02e0 90F90060 		ldrsb	r6, [r0]
 976              	.LVL138:
 491:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * py--;
 977              		.loc 1 491 11 is_stmt 1 view .LVU383
 978              		.loc 1 491 25 is_stmt 0 view .LVU384
 979 02e4 10F901CC 		ldrsb	ip, [r0, #-1]
 980              	.LVL139:
 492:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 981              		.loc 1 492 11 is_stmt 1 view .LVU385
 982              		.loc 1 492 33 is_stmt 0 view .LVU386
 983 02e8 B6B2     		uxth	r6, r6
 984              		.loc 1 492 18 view .LVU387
 985 02ea 46EA0C46 		orr	r6, r6, ip, lsl #16
 986              	.LVL140:
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 494:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 495:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           sum = __SMLAD(input1, input2, sum);
 987              		.loc 1 495 11 is_stmt 1 view .LVU388
 988              	.LBB64:
 989              	.LBI64:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 990              		.loc 2 2036 31 view .LVU389
 991              	.LBB65:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992              		.loc 2 2038 3 view .LVU390
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 993              		.loc 2 2040 3 view .LVU391
 994              		.syntax unified
 995              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 996 02ee 24FB0624 		smlad r4, r4, r6, r2
 997              	@ 0 "" 2
 998              	.LVL141:
 999              		.loc 2 2041 3 view .LVU392
 1000              		.loc 2 2041 3 is_stmt 0 view .LVU393
 1001              		.thumb
 1002              		.syntax unified
 1003              	.LBE65:
 1004              	.LBE64:
 496:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 497:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcA buffer and packing */
 498:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * px++;
 1005              		.loc 1 498 11 is_stmt 1 view .LVU394
 1006              		.loc 1 498 25 is_stmt 0 view .LVU395
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 66


 1007 02f2 93F90220 		ldrsb	r2, [r3, #2]
 1008              	.LVL142:
 499:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * px++;
 1009              		.loc 1 499 11 is_stmt 1 view .LVU396
 1010              		.loc 1 499 29 is_stmt 0 view .LVU397
 1011 02f6 1E1D     		adds	r6, r3, #4
 1012              	.LVL143:
 1013              		.loc 1 499 25 view .LVU398
 1014 02f8 93F90330 		ldrsb	r3, [r3, #3]
 1015              	.LVL144:
 500:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1016              		.loc 1 500 11 is_stmt 1 view .LVU399
 1017              		.loc 1 500 33 is_stmt 0 view .LVU400
 1018 02fc 92B2     		uxth	r2, r2
 1019              		.loc 1 500 18 view .LVU401
 1020 02fe 42EA0342 		orr	r2, r2, r3, lsl #16
 1021              	.LVL145:
 501:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 502:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcB buffer and packing */
 503:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * py--;
 1022              		.loc 1 503 11 is_stmt 1 view .LVU402
 1023              		.loc 1 503 25 is_stmt 0 view .LVU403
 1024 0302 10F902CC 		ldrsb	ip, [r0, #-2]
 1025              	.LVL146:
 504:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * py--;
 1026              		.loc 1 504 11 is_stmt 1 view .LVU404
 1027              		.loc 1 504 29 is_stmt 0 view .LVU405
 1028 0306 031F     		subs	r3, r0, #4
 1029              	.LVL147:
 1030              		.loc 1 504 25 view .LVU406
 1031 0308 10F9030C 		ldrsb	r0, [r0, #-3]
 1032              	.LVL148:
 505:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1033              		.loc 1 505 11 is_stmt 1 view .LVU407
 1034              		.loc 1 505 33 is_stmt 0 view .LVU408
 1035 030c 1FFA8CFC 		uxth	ip, ip
 1036              		.loc 1 505 18 view .LVU409
 1037 0310 4CEA004C 		orr	ip, ip, r0, lsl #16
 1038              	.LVL149:
 506:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 507:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 508:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           sum = __SMLAD(input1, input2, sum);
 1039              		.loc 1 508 11 is_stmt 1 view .LVU410
 1040              	.LBB66:
 1041              	.LBI66:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1042              		.loc 2 2036 31 view .LVU411
 1043              	.LBB67:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1044              		.loc 2 2038 3 view .LVU412
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1045              		.loc 2 2040 3 view .LVU413
 1046              		.syntax unified
 1047              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1048 0314 22FB0C42 		smlad r2, r2, ip, r4
 1049              	@ 0 "" 2
 1050              	.LVL150:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 67


 1051              		.loc 2 2041 3 view .LVU414
 1052              		.loc 2 2041 3 is_stmt 0 view .LVU415
 1053              		.thumb
 1054              		.syntax unified
 1055              	.LBE67:
 1056              	.LBE66:
 509:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 510:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 511:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1057              		.loc 1 511 11 is_stmt 1 view .LVU416
 1058              		.loc 1 511 12 is_stmt 0 view .LVU417
 1059 0318 013D     		subs	r5, r5, #1
 1060              	.LVL151:
 504:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1061              		.loc 1 504 29 view .LVU418
 1062 031a 1846     		mov	r0, r3
 1063              	.LVL152:
 499:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1064              		.loc 1 499 29 view .LVU419
 1065 031c 3346     		mov	r3, r6
 1066              	.LVL153:
 1067              	.L23:
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1068              		.loc 1 481 18 is_stmt 1 view .LVU420
 1069 031e 002D     		cmp	r5, #0
 1070 0320 D7D1     		bne	.L24
 512:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 513:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 514:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 515:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****          ** No loop unrolling is used. */
 516:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen % 0x4U;
 1071              		.loc 1 516 11 is_stmt 0 view .LVU421
 1072 0322 DDF810C0 		ldr	ip, [sp, #16]
 1073              		.loc 1 516 9 is_stmt 1 view .LVU422
 1074              		.loc 1 516 11 is_stmt 0 view .LVU423
 1075 0326 08F00304 		and	r4, r8, #3
 1076              	.LVL154:
 517:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 518:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0U)
 1077              		.loc 1 518 9 is_stmt 1 view .LVU424
 1078              		.loc 1 518 15 is_stmt 0 view .LVU425
 1079 032a 06E0     		b	.L25
 1080              	.L26:
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 520:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 521:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q31_t) * px++ * *py--);
 1081              		.loc 1 521 11 is_stmt 1 view .LVU426
 1082              	.LVL155:
 1083              		.loc 1 521 27 is_stmt 0 view .LVU427
 1084 032c 13F9015B 		ldrsb	r5, [r3], #1
 1085              	.LVL156:
 1086              		.loc 1 521 36 view .LVU428
 1087 0330 10F90169 		ldrsb	r6, [r0], #-1
 1088              	.LVL157:
 1089              		.loc 1 521 15 view .LVU429
 1090 0334 06FB0522 		mla	r2, r6, r5, r2
 1091              	.LVL158:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 68


 522:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 523:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 524:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1092              		.loc 1 524 11 is_stmt 1 view .LVU430
 1093              		.loc 1 524 12 is_stmt 0 view .LVU431
 1094 0338 013C     		subs	r4, r4, #1
 1095              	.LVL159:
 1096              	.L25:
 518:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1097              		.loc 1 518 18 is_stmt 1 view .LVU432
 1098 033a 002C     		cmp	r4, #0
 1099 033c F6D1     		bne	.L26
 525:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 526:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 527:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 528:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 1100              		.loc 1 528 9 view .LVU433
 1101              	.LBB68:
 1102              		.loc 1 528 27 view .LVU434
 1103 033e D211     		asrs	r2, r2, #7
 1104              	.LVL160:
 1105              		.loc 1 528 27 view .LVU435
 1106              		.syntax unified
 1107              	@ 528 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 1108 0340 02F30702 		ssat r2, #8, r2
 1109              	@ 0 "" 2
 1110              	.LVL161:
 1111              		.loc 1 528 27 view .LVU436
 1112              		.thumb
 1113              		.syntax unified
 1114              	.LBE68:
 1115              		.loc 1 528 14 is_stmt 0 view .LVU437
 1116 0344 0198     		ldr	r0, [sp, #4]
 1117              	.LVL162:
 1118              		.loc 1 528 17 view .LVU438
 1119 0346 00F8012B 		strb	r2, [r0], #1
 1120              	.LVL163:
 529:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 530:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the pointer pIn1 index, count by 1 */
 531:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****  	    count++;
 1121              		.loc 1 531 7 is_stmt 1 view .LVU439
 1122              		.loc 1 531 12 is_stmt 0 view .LVU440
 1123 034a 0BF1010B 		add	fp, fp, #1
 1124              	.LVL164:
 532:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 533:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 534:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 1125              		.loc 1 534 9 is_stmt 1 view .LVU441
 1126              		.loc 1 534 12 is_stmt 0 view .LVU442
 1127 034e BCF1000F 		cmp	ip, #0
 1128 0352 0EDB     		blt	.L27
 535:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 536:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 1129              		.loc 1 536 11 is_stmt 1 view .LVU443
 1130              		.loc 1 536 34 is_stmt 0 view .LVU444
 1131 0354 A9EB0803 		sub	r3, r9, r8
 1132              	.LVL165:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 69


 1133              		.loc 1 536 48 view .LVU445
 1134 0358 5B44     		add	r3, r3, fp
 1135 035a 0133     		adds	r3, r3, #1
 1136              		.loc 1 536 14 view .LVU446
 1137 035c 7344     		add	r3, r3, lr
 1138              	.LVL166:
 1139              	.L28:
 537:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 538:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         else
 539:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + count;
 541:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 542:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 1140              		.loc 1 542 9 is_stmt 1 view .LVU447
 543:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 544:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 545:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 1141              		.loc 1 545 9 view .LVU448
 1142              		.loc 1 545 15 is_stmt 0 view .LVU449
 1143 035e 013F     		subs	r7, r7, #1
 1144              	.LVL167:
 528:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1145              		.loc 1 528 14 view .LVU450
 1146 0360 0190     		str	r0, [sp, #4]
 1147              	.LVL168:
 1148              	.L22:
 471:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1149              		.loc 1 471 21 is_stmt 1 view .LVU451
 1150 0362 4FB1     		cbz	r7, .L50
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1151              		.loc 1 474 9 view .LVU452
 1152              	.LVL169:
 477:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1153              		.loc 1 477 9 view .LVU453
 477:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1154              		.loc 1 477 11 is_stmt 0 view .LVU454
 1155 0364 4FEA9805 		lsr	r5, r8, #2
 1156              	.LVL170:
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1157              		.loc 1 481 9 is_stmt 1 view .LVU455
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1158              		.loc 1 481 15 is_stmt 0 view .LVU456
 1159 0368 0298     		ldr	r0, [sp, #8]
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1160              		.loc 1 474 13 view .LVU457
 1161 036a 0022     		movs	r2, #0
 1162 036c CDF810C0 		str	ip, [sp, #16]
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1163              		.loc 1 481 15 view .LVU458
 1164 0370 D5E7     		b	.L23
 1165              	.LVL171:
 1166              	.L27:
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1167              		.loc 1 540 11 is_stmt 1 view .LVU459
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1168              		.loc 1 540 14 is_stmt 0 view .LVU460
 1169 0372 0EEB0B03 		add	r3, lr, fp
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 70


 1170              	.LVL172:
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1171              		.loc 1 540 14 view .LVU461
 1172 0376 F2E7     		b	.L28
 1173              	.LVL173:
 1174              	.L50:
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1175              		.loc 1 540 14 view .LVU462
 1176 0378 DDF81490 		ldr	r9, [sp, #20]
 1177              	.LVL174:
 1178              	.L30:
 546:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 547:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 548:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     else
 549:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 550:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the srcBLen is not a multiple of 4,
 551:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        * the blockSize2 loop cannot be unrolled by 4 */
 552:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = (uint32_t) blockSize2;
 553:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 554:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0U)
 555:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 556:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Accumulator is made zero for every iteration */
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = 0;
 558:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 559:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* srcBLen number of MACS should be performed */
 560:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen;
 561:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 562:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0U)
 563:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 564:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulate */
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q31_t) * px++ * *py--);
 566:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 567:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 568:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 569:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 570:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 573:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 574:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the MAC count */
 575:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         count++;
 576:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 577:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 578:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 579:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 581:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         else
 583:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 584:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           px = pIn1 + count;
 585:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 586:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 587:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 588:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 590:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 591:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 71


 592:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 593:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 594:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 595:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage3
 596:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * -------------------------*/
 597:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 598:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
 599:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
 600:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 601:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 602:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
 603:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      */
 604:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 605:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
 606:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        The count variable holds the number of MAC operations performed */
 607:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     count = srcBLen - 1U;
 1179              		.loc 1 607 5 is_stmt 1 view .LVU463
 608:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 609:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 610:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1180              		.loc 1 610 5 view .LVU464
 1181              		.loc 1 610 30 is_stmt 0 view .LVU465
 1182 037c AAEB0806 		sub	r6, r10, r8
 1183 0380 0136     		adds	r6, r6, #1
 1184              		.loc 1 610 11 view .LVU466
 1185 0382 039B     		ldr	r3, [sp, #12]
 1186              	.LVL175:
 1187              		.loc 1 610 11 view .LVU467
 1188 0384 3344     		add	r3, r3, r6
 1189 0386 1E46     		mov	r6, r3
 1190              	.LVL176:
 611:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     px = pSrc1;
 1191              		.loc 1 611 5 is_stmt 1 view .LVU468
 612:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 613:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
 614:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 1192              		.loc 1 614 5 view .LVU469
 615:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 1193              		.loc 1 615 5 view .LVU470
 616:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 617:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* -------------------
 618:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage3 process
 619:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------*/
 620:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 621:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     while (blockSize3 > 0)
 1194              		.loc 1 621 5 view .LVU471
 1195 0388 DDF804C0 		ldr	ip, [sp, #4]
 1196              		.loc 1 621 11 is_stmt 0 view .LVU472
 1197 038c 65E0     		b	.L36
 1198              	.LVL177:
 1199              	.L14:
 552:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1200              		.loc 1 552 7 is_stmt 1 view .LVU473
 554:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1201              		.loc 1 554 7 view .LVU474
 269:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1202              		.loc 1 269 11 is_stmt 0 view .LVU475
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 72


 1203 038e 0026     		movs	r6, #0
 1204 0390 DDF80CC0 		ldr	ip, [sp, #12]
 1205              	.LVL178:
 269:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1206              		.loc 1 269 11 view .LVU476
 1207 0394 DDF85CE0 		ldr	lr, [sp, #92]
 554:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1208              		.loc 1 554 13 view .LVU477
 1209 0398 19E0     		b	.L31
 1210              	.LVL179:
 1211              	.L32:
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1212              		.loc 1 565 11 is_stmt 1 view .LVU478
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1213              		.loc 1 565 27 is_stmt 0 view .LVU479
 1214 039a 13F9017B 		ldrsb	r7, [r3], #1
 1215              	.LVL180:
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1216              		.loc 1 565 36 view .LVU480
 1217 039e 12F901B9 		ldrsb	fp, [r2], #-1
 1218              	.LVL181:
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1219              		.loc 1 565 15 view .LVU481
 1220 03a2 0BFB0700 		mla	r0, fp, r7, r0
 1221              	.LVL182:
 568:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1222              		.loc 1 568 11 is_stmt 1 view .LVU482
 568:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1223              		.loc 1 568 12 is_stmt 0 view .LVU483
 1224 03a6 013C     		subs	r4, r4, #1
 1225              	.LVL183:
 1226              	.L35:
 562:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1227              		.loc 1 562 18 is_stmt 1 view .LVU484
 1228 03a8 002C     		cmp	r4, #0
 1229 03aa F6D1     		bne	.L32
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1230              		.loc 1 572 9 view .LVU485
 1231              	.LBB69:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1232              		.loc 1 572 27 view .LVU486
 1233 03ac C011     		asrs	r0, r0, #7
 1234              	.LVL184:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1235              		.loc 1 572 27 view .LVU487
 1236              		.syntax unified
 1237              	@ 572 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 1238 03ae 00F30700 		ssat r0, #8, r0
 1239              	@ 0 "" 2
 1240              	.LVL185:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1241              		.loc 1 572 27 view .LVU488
 1242              		.thumb
 1243              		.syntax unified
 1244              	.LBE69:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1245              		.loc 1 572 14 is_stmt 0 view .LVU489
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 73


 1246 03b2 019A     		ldr	r2, [sp, #4]
 1247              	.LVL186:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1248              		.loc 1 572 17 view .LVU490
 1249 03b4 02F8010B 		strb	r0, [r2], #1
 1250              	.LVL187:
 575:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1251              		.loc 1 575 9 is_stmt 1 view .LVU491
 575:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1252              		.loc 1 575 14 is_stmt 0 view .LVU492
 1253 03b8 0136     		adds	r6, r6, #1
 1254              	.LVL188:
 578:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1255              		.loc 1 578 9 is_stmt 1 view .LVU493
 578:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1256              		.loc 1 578 12 is_stmt 0 view .LVU494
 1257 03ba 059B     		ldr	r3, [sp, #20]
 1258              	.LVL189:
 578:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1259              		.loc 1 578 12 view .LVU495
 1260 03bc 002B     		cmp	r3, #0
 1261 03be 0CDB     		blt	.L33
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1262              		.loc 1 580 11 is_stmt 1 view .LVU496
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1263              		.loc 1 580 34 is_stmt 0 view .LVU497
 1264 03c0 AEEB0803 		sub	r3, lr, r8
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1265              		.loc 1 580 48 view .LVU498
 1266 03c4 3344     		add	r3, r3, r6
 1267 03c6 0133     		adds	r3, r3, #1
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1268              		.loc 1 580 14 view .LVU499
 1269 03c8 6344     		add	r3, r3, ip
 1270              	.LVL190:
 1271              	.L34:
 586:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1272              		.loc 1 586 9 is_stmt 1 view .LVU500
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 1273              		.loc 1 589 9 view .LVU501
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 1274              		.loc 1 589 15 is_stmt 0 view .LVU502
 1275 03ca 013D     		subs	r5, r5, #1
 1276              	.LVL191:
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1277              		.loc 1 572 14 view .LVU503
 1278 03cc 0192     		str	r2, [sp, #4]
 1279              	.LVL192:
 1280              	.L31:
 554:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1281              		.loc 1 554 21 is_stmt 1 view .LVU504
 1282 03ce 002D     		cmp	r5, #0
 1283 03d0 D4D0     		beq	.L30
 560:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1284              		.loc 1 560 11 is_stmt 0 view .LVU505
 1285 03d2 4446     		mov	r4, r8
 1286 03d4 029A     		ldr	r2, [sp, #8]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 74


 557:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1287              		.loc 1 557 13 view .LVU506
 1288 03d6 0020     		movs	r0, #0
 1289 03d8 E6E7     		b	.L35
 1290              	.LVL193:
 1291              	.L33:
 584:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1292              		.loc 1 584 11 is_stmt 1 view .LVU507
 584:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1293              		.loc 1 584 14 is_stmt 0 view .LVU508
 1294 03da 0CEB0603 		add	r3, ip, r6
 1295              	.LVL194:
 584:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 1296              		.loc 1 584 14 view .LVU509
 1297 03de F4E7     		b	.L34
 1298              	.LVL195:
 1299              	.L38:
 622:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 623:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Accumulator is made zero for every iteration */
 624:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 625:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 626:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 627:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       k = count >> 2U;
 628:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 629:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 630:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0U)
 632:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 633:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, x[srcALen - srcBLen + 1] and x[srcALen - srcBLen + 2] of SrcA buffer
 634:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 1300              		.loc 1 634 9 is_stmt 1 view .LVU510
 1301              		.loc 1 634 23 is_stmt 0 view .LVU511
 1302 03e0 92F90040 		ldrsb	r4, [r2]
 1303              	.LVL196:
 635:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 1304              		.loc 1 635 9 is_stmt 1 view .LVU512
 1305              		.loc 1 635 23 is_stmt 0 view .LVU513
 1306 03e4 92F90170 		ldrsb	r7, [r2, #1]
 1307              	.LVL197:
 636:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1308              		.loc 1 636 9 is_stmt 1 view .LVU514
 1309              		.loc 1 636 31 is_stmt 0 view .LVU515
 1310 03e8 A4B2     		uxth	r4, r4
 1311              		.loc 1 636 16 view .LVU516
 1312 03ea 44EA0744 		orr	r4, r4, r7, lsl #16
 1313              	.LVL198:
 637:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 638:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, y[srcBLen - 1] and y[srcBLen - 2] of SrcB buffer and packing */
 639:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 1314              		.loc 1 639 9 is_stmt 1 view .LVU517
 1315              		.loc 1 639 23 is_stmt 0 view .LVU518
 1316 03ee 90F90070 		ldrsb	r7, [r0]
 1317              	.LVL199:
 640:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 1318              		.loc 1 640 9 is_stmt 1 view .LVU519
 1319              		.loc 1 640 23 is_stmt 0 view .LVU520
 1320 03f2 10F901EC 		ldrsb	lr, [r0, #-1]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 75


 1321              	.LVL200:
 641:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1322              		.loc 1 641 9 is_stmt 1 view .LVU521
 1323              		.loc 1 641 31 is_stmt 0 view .LVU522
 1324 03f6 BFB2     		uxth	r7, r7
 1325              		.loc 1 641 16 view .LVU523
 1326 03f8 47EA0E47 		orr	r7, r7, lr, lsl #16
 1327              	.LVL201:
 642:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 643:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
 644:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
 645:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1328              		.loc 1 645 9 is_stmt 1 view .LVU524
 1329              	.LBB70:
 1330              	.LBI70:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1331              		.loc 2 2036 31 view .LVU525
 1332              	.LBB71:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1333              		.loc 2 2038 3 view .LVU526
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1334              		.loc 2 2040 3 view .LVU527
 1335              		.syntax unified
 1336              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1337 03fc 24FB0734 		smlad r4, r4, r7, r3
 1338              	@ 0 "" 2
 1339              	.LVL202:
 1340              		.loc 2 2041 3 view .LVU528
 1341              		.loc 2 2041 3 is_stmt 0 view .LVU529
 1342              		.thumb
 1343              		.syntax unified
 1344              	.LBE71:
 1345              	.LBE70:
 646:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 647:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, x[srcALen - srcBLen + 3] and x[srcALen - srcBLen + 4] of SrcA buffer
 648:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 1346              		.loc 1 648 9 is_stmt 1 view .LVU530
 1347              		.loc 1 648 23 is_stmt 0 view .LVU531
 1348 0400 92F90230 		ldrsb	r3, [r2, #2]
 1349              	.LVL203:
 649:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 1350              		.loc 1 649 9 is_stmt 1 view .LVU532
 1351              		.loc 1 649 27 is_stmt 0 view .LVU533
 1352 0404 171D     		adds	r7, r2, #4
 1353              	.LVL204:
 1354              		.loc 1 649 23 view .LVU534
 1355 0406 92F90320 		ldrsb	r2, [r2, #3]
 1356              	.LVL205:
 650:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1357              		.loc 1 650 9 is_stmt 1 view .LVU535
 1358              		.loc 1 650 31 is_stmt 0 view .LVU536
 1359 040a 9BB2     		uxth	r3, r3
 1360              		.loc 1 650 16 view .LVU537
 1361 040c 43EA0243 		orr	r3, r3, r2, lsl #16
 1362              	.LVL206:
 651:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 652:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, y[srcBLen - 3] and y[srcBLen - 4] of SrcB buffer and packing */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 76


 653:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 1363              		.loc 1 653 9 is_stmt 1 view .LVU538
 1364              		.loc 1 653 23 is_stmt 0 view .LVU539
 1365 0410 10F9022C 		ldrsb	r2, [r0, #-2]
 1366              	.LVL207:
 654:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 1367              		.loc 1 654 9 is_stmt 1 view .LVU540
 1368              		.loc 1 654 27 is_stmt 0 view .LVU541
 1369 0414 A0F1040E 		sub	lr, r0, #4
 1370              	.LVL208:
 1371              		.loc 1 654 23 view .LVU542
 1372 0418 10F9030C 		ldrsb	r0, [r0, #-3]
 1373              	.LVL209:
 655:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1374              		.loc 1 655 9 is_stmt 1 view .LVU543
 1375              		.loc 1 655 31 is_stmt 0 view .LVU544
 1376 041c 92B2     		uxth	r2, r2
 1377              		.loc 1 655 16 view .LVU545
 1378 041e 42EA0042 		orr	r2, r2, r0, lsl #16
 1379              	.LVL210:
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 657:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
 658:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
 659:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1380              		.loc 1 659 9 is_stmt 1 view .LVU546
 1381              	.LBB72:
 1382              	.LBI72:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1383              		.loc 2 2036 31 view .LVU547
 1384              	.LBB73:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1385              		.loc 2 2038 3 view .LVU548
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1386              		.loc 2 2040 3 view .LVU549
 1387              		.syntax unified
 1388              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1389 0422 23FB0243 		smlad r3, r3, r2, r4
 1390              	@ 0 "" 2
 1391              	.LVL211:
 1392              		.loc 2 2041 3 view .LVU550
 1393              		.loc 2 2041 3 is_stmt 0 view .LVU551
 1394              		.thumb
 1395              		.syntax unified
 1396              	.LBE73:
 1397              	.LBE72:
 660:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 661:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 662:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 1398              		.loc 1 662 9 is_stmt 1 view .LVU552
 1399              		.loc 1 662 10 is_stmt 0 view .LVU553
 1400 0426 013D     		subs	r5, r5, #1
 1401              	.LVL212:
 654:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1402              		.loc 1 654 27 view .LVU554
 1403 0428 7046     		mov	r0, lr
 1404              	.LVL213:
 649:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 77


 1405              		.loc 1 649 27 view .LVU555
 1406 042a 3A46     		mov	r2, r7
 1407              	.LVL214:
 1408              	.L37:
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1409              		.loc 1 631 16 is_stmt 1 view .LVU556
 1410 042c 002D     		cmp	r5, #0
 1411 042e D7D1     		bne	.L38
 663:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 664:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 665:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 666:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 667:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       k = count % 0x4U;
 1412              		.loc 1 667 7 view .LVU557
 1413              		.loc 1 667 9 is_stmt 0 view .LVU558
 1414 0430 09F00304 		and	r4, r9, #3
 1415              	.LVL215:
 668:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 669:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0U)
 1416              		.loc 1 669 7 is_stmt 1 view .LVU559
 1417              		.loc 1 669 13 is_stmt 0 view .LVU560
 1418 0434 06E0     		b	.L39
 1419              	.L40:
 670:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 671:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Perform the multiply-accumulates */
 672:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 673:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         sum += ((q31_t) * px++ * *py--);
 1420              		.loc 1 673 9 is_stmt 1 view .LVU561
 1421              	.LVL216:
 1422              		.loc 1 673 25 is_stmt 0 view .LVU562
 1423 0436 12F9015B 		ldrsb	r5, [r2], #1
 1424              	.LVL217:
 1425              		.loc 1 673 34 view .LVU563
 1426 043a 10F90179 		ldrsb	r7, [r0], #-1
 1427              	.LVL218:
 1428              		.loc 1 673 13 view .LVU564
 1429 043e 07FB0533 		mla	r3, r7, r5, r3
 1430              	.LVL219:
 674:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 675:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 676:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 1431              		.loc 1 676 9 is_stmt 1 view .LVU565
 1432              		.loc 1 676 10 is_stmt 0 view .LVU566
 1433 0442 013C     		subs	r4, r4, #1
 1434              	.LVL220:
 1435              	.L39:
 669:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1436              		.loc 1 669 16 is_stmt 1 view .LVU567
 1437 0444 002C     		cmp	r4, #0
 1438 0446 F6D1     		bne	.L40
 677:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 678:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 679:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 680:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 1439              		.loc 1 680 7 view .LVU568
 1440              	.LBB74:
 1441              		.loc 1 680 25 view .LVU569
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 78


 1442 0448 DB11     		asrs	r3, r3, #7
 1443              	.LVL221:
 1444              		.loc 1 680 25 view .LVU570
 1445              		.syntax unified
 1446              	@ 680 "DSP/Source/FilteringFunctions/arm_conv_partial_q7.c" 1
 1447 044a 03F30703 		ssat r3, #8, r3
 1448              	@ 0 "" 2
 1449              	.LVL222:
 1450              		.loc 1 680 25 view .LVU571
 1451              		.loc 1 680 25 is_stmt 0 view .LVU572
 1452              		.thumb
 1453              		.syntax unified
 1454              	.LBE74:
 1455              		.loc 1 680 15 view .LVU573
 1456 044e 0CF8013B 		strb	r3, [ip], #1
 1457              	.LVL223:
 681:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 682:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 683:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       px = ++pSrc1;
 1458              		.loc 1 683 7 is_stmt 1 view .LVU574
 1459              		.loc 1 683 10 is_stmt 0 view .LVU575
 1460 0452 0136     		adds	r6, r6, #1
 1461              	.LVL224:
 684:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       py = pSrc2;
 1462              		.loc 1 684 7 is_stmt 1 view .LVU576
 685:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 686:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the MAC count */
 687:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       count--;
 1463              		.loc 1 687 7 view .LVU577
 1464              		.loc 1 687 12 is_stmt 0 view .LVU578
 1465 0454 09F1FF39 		add	r9, r9, #-1
 1466              	.LVL225:
 688:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 689:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the loop counter */
 690:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       blockSize3--;
 1467              		.loc 1 690 7 is_stmt 1 view .LVU579
 1468              		.loc 1 690 17 is_stmt 0 view .LVU580
 1469 0458 0139     		subs	r1, r1, #1
 1470              	.LVL226:
 1471              	.L36:
 621:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 1472              		.loc 1 621 23 is_stmt 1 view .LVU581
 1473 045a 0029     		cmp	r1, #0
 1474 045c 05DD     		ble	.L51
 624:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1475              		.loc 1 624 7 view .LVU582
 1476              	.LVL227:
 627:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1477              		.loc 1 627 7 view .LVU583
 627:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1478              		.loc 1 627 9 is_stmt 0 view .LVU584
 1479 045e 4FEA9905 		lsr	r5, r9, #2
 1480              	.LVL228:
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1481              		.loc 1 631 7 is_stmt 1 view .LVU585
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1482              		.loc 1 631 13 is_stmt 0 view .LVU586
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 79


 1483 0462 0298     		ldr	r0, [sp, #8]
 1484 0464 3246     		mov	r2, r6
 624:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 1485              		.loc 1 624 11 view .LVU587
 1486 0466 0023     		movs	r3, #0
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1487              		.loc 1 631 13 view .LVU588
 1488 0468 E0E7     		b	.L37
 1489              	.LVL229:
 1490              	.L51:
 691:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 692:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 693:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 694:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* set status as ARM_MATH_SUCCESS */
 695:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_SUCCESS;
 1491              		.loc 1 695 12 view .LVU589
 1492 046a 0020     		movs	r0, #0
 1493              	.LVL230:
 1494              	.L2:
 696:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
 697:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 698:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   /* Return to application */
 699:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   return (status);
 1495              		.loc 1 699 3 is_stmt 1 view .LVU590
 700:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 701:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** #else
 702:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 703:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   /* Run the below code for Cortex-M0 */
 704:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 705:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn1 = pSrcA;                            /* inputA pointer */
 706:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn2 = pSrcB;                            /* inputB pointer */
 707:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t sum;                                     /* Accumulator */
 708:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t i, j;                                 /* loop counters */
 709:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   arm_status status;                             /* status of Partial convolution */
 710:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 711:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   /* Check for range of output samples to be calculated */
 712:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
 713:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   {
 714:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set status as ARM_ARGUMENT_ERROR */
 715:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 716:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
 717:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   else
 718:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   {
 719:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* Loop to calculate convolution for output length number of values */
 720:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
 721:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     {
 722:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialize sum with zero to carry on MAC operations */
 723:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 724:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 725:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Loop to perform MAC operations according to convolution equation */
 726:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       for (j = 0; j <= i; j++)
 727:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       {
 728:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         /* Check the array limitations */
 729:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         if (((i - j) < srcBLen) && (j < srcALen))
 730:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         {
 731:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           /* z[i] += x[i-j] * y[j] */
 732:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q15_t) pIn1[j] * (pIn2[i - j]));
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 80


 733:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****         }
 734:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       }
 735:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 736:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the output in the destination buffer */
 737:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****       pDst[i] = (q7_t) __SSAT((sum >> 7U), 8U);
 738:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     }
 739:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     /* set status as ARM_SUCCESS as there are no argument errors */
 740:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_SUCCESS;
 741:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
 742:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   return (status);
 743:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 744:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** #endif /*  #if defined (ARM_MATH_DSP) */
 745:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** 
 746:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c **** }
 1496              		.loc 1 746 1 is_stmt 0 view .LVU591
 1497 046c 0DB0     		add	sp, sp, #52
 1498              	.LCFI2:
 1499              		.cfi_remember_state
 1500              		.cfi_def_cfa_offset 36
 1501              		@ sp needed
 1502 046e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1503              	.LVL231:
 1504              	.L42:
 1505              	.LCFI3:
 1506              		.cfi_restore_state
  90:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
 1507              		.loc 1 90 12 view .LVU592
 1508 0472 4FF0FF30 		mov	r0, #-1
 1509              	.LVL232:
  90:DSP/Source/FilteringFunctions/arm_conv_partial_q7.c ****   }
 1510              		.loc 1 90 12 view .LVU593
 1511 0476 F9E7     		b	.L2
 1512              		.cfi_endproc
 1513              	.LFE139:
 1515              		.text
 1516              	.Letext0:
 1517              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1518              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1519              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s 			page 81


DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_q7.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s:21     .text.arm_conv_partial_q7:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckrD7lA.s:27     .text.arm_conv_partial_q7:00000000 arm_conv_partial_q7

NO UNDEFINED SYMBOLS
