# âœ… Week 2 â€“ Progress

## ğŸ“Œ Task 1 â€“ BabySoC Fundamentals & Functional Modelling

### ğŸ¯ Objective

To develop a **strong foundation in SoC design concepts** and apply them through **functional modelling** of the BabySoC using **Icarus Verilog** and **GTKWave**. This step builds the base for the complete **RTL to GDSII design flow**.

---

### ğŸ“– Theory (Conceptual Understanding)

#### ğŸ”¹ What is a System-on-Chip (SoC)?

* A **System-on-Chip (SoC)** integrates multiple components of a computing system into a single silicon chip.
* Instead of relying on separate ICs for CPU, memory, and peripherals, an SoC combines them to reduce size, cost, and power consumption.
* SoCs are at the heart of modern devices: **smartphones, IoT gadgets, automotive ECUs, AI accelerators**, and more.

Key benefits of SoCs:

* âœ… **Compactness** â€“ Smaller form factor compared to multi-chip systems.
* âœ… **Efficiency** â€“ Lower power consumption, optimized communication.
* âœ… **Performance** â€“ Reduced latency due to on-chip interconnects.
* âœ… **Cost-effective** â€“ Mass production on a single die reduces system cost.

---

#### ğŸ”¹ Components of a Typical SoC

1. **CPU (Central Processing Unit)**

   * Executes instructions and processes data.
   * Can be single-core or multi-core, general-purpose or application-specific.

2. **Memory Subsystem**

   * **ROM / Flash** â†’ Stores firmware or boot code.
   * **RAM** â†’ Stores temporary program and data during execution.

3. **Peripherals**

   * Interfaces for communication: **UART, SPI, IÂ²C, GPIO, Timers, ADC/DAC**.
   * Enable interaction with external devices (sensors, displays, etc.).

4. **Interconnect / Bus**

   * Communication fabric linking CPU, memory, and peripherals.
   * Examples: **AXI, AHB, Wishbone, Avalon**.

---

#### ğŸ”¹ Why BabySoC? (Educational Importance)

* **BabySoC** is a **simplified SoC model** designed for beginners.
* Instead of overwhelming with full-fledged complexity, it focuses on **fundamentals**:

  * A minimal CPU.
  * Basic memory blocks.
  * Limited peripheral set.
* It helps students and learners **visualize SoC interactions** without requiring advanced knowledge of industry-grade architectures.
* Acts as a **stepping stone**: once you understand BabySoC, itâ€™s easier to scale toward larger SoCs.

---

#### ğŸ”¹ Role of Functional Modelling

Before RTL synthesis or physical implementation, itâ€™s essential to verify the **functional correctness** of the design.

* **Definition**: Functional modelling ensures that the SoC behaves as intended at the logical level.

* **Why important?**

  * Detects logic/design flaws early.
  * Ensures CPU-memory-peripheral interactions are valid.
  * Saves time and resources in later **synthesis â†’ floorplanning â†’ place & route â†’ tapeout** stages.

* **Tools Used**:

  * **Icarus Verilog** â†’ For simulation of BabySoC modules.
  * **GTKWave** â†’ For waveform analysis, debugging signal transitions, and verifying timing relationships.

---

### ğŸ“Š Simple Block Diagram of an SoC

```
     +---------------------------+
     |         CPU Core          |
     +------------+--------------+
                  |
                  v
     +------------+--------------+
     |         Interconnect       |
     +-----+---------------+-----+
           |               |
           v               v
   +-------+----+     +----+-------+
   |   Memory   |     | Peripherals|
   | (RAM/ROM)  |     | UART, SPI, |
   |            |     | GPIO, etc. |
   +------------+     +------------+
```

This block diagram represents the **BabySoC at a conceptual level**.

---

### ğŸ“ Deliverable

* A detailed summary of:

  * Fundamentals of **SoC design**.
  * The role and importance of **BabySoC** as a simplified model.
  * The significance of **functional modelling** in the RTL-to-GDSII design journey.
* Demonstrated understanding using **Icarus Verilog simulation** and **GTKWave waveform verification**.

**Status**: âœ… Completed
