

================================================================
== Vitis HLS Report for 'Rayleigh'
================================================================
* Date:           Wed May 25 16:34:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.803 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      769|      769|  46.140 us|  46.140 us|  769|  769|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_fu_40                                 |seedInitialization                                 |      629|      629|  37.740 us|  37.740 us|  629|  629|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54  |Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2  |       60|       60|   3.600 us|   3.600 us|   60|   60|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66  |Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |       34|       34|   2.040 us|   2.040 us|   34|   34|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74                  |Rayleigh_Pipeline_VITIS_LOOP_69_6                  |       39|       39|   2.340 us|   2.340 us|   39|   39|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   103|     4803|   20001|    -|
|Memory               |        4|     -|      128|     130|    0|
|Multiplexer          |        -|     -|        -|     382|    -|
|Register             |        -|     -|      140|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|   103|     5071|   20513|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     3|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54  |Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2  |        0|  78|  3721|  17315|    0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66  |Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |        0|   0|   157|    302|    0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74                  |Rayleigh_Pipeline_VITIS_LOOP_69_6                  |        0|  22|   727|   1981|    0|
    |grp_seedInitialization_fu_40                                 |seedInitialization                                 |        0|   3|   198|    403|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                        |                                                   |        0| 103|  4803|  20001|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                 Memory                 |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Hr_U                                    |Rayleigh_Hr_RAM_AUTO_1R1W                                   |        0|  64|  65|    0|    16|   64|     1|         1024|
    |Hi_U                                    |Rayleigh_Hr_RAM_AUTO_1R1W                                   |        0|  64|  65|    0|    16|   64|     1|         1024|
    |rngMT19937ICN_1_U                       |Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W                      |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_3_U                       |Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W                      |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_U   |Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_U  |Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        1|   0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                   |                                                            |        4| 128| 130|    0|  2080|  256|     6|        67584|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                                 |  14|          3|    6|         18|
    |H_rvd_address1                                 |  14|          3|    6|         18|
    |H_rvd_ce0                                      |  14|          3|    1|          3|
    |H_rvd_ce1                                      |  14|          3|    1|          3|
    |H_rvd_we0                                      |   9|          2|    1|          2|
    |H_rvd_we1                                      |   9|          2|    1|          2|
    |Hi_address0                                    |  14|          3|    4|         12|
    |Hi_ce0                                         |  14|          3|    1|          3|
    |Hi_we0                                         |   9|          2|    1|          2|
    |Hr_address0                                    |  14|          3|    4|         12|
    |Hr_ce0                                         |  14|          3|    1|          3|
    |Hr_we0                                         |   9|          2|    1|          2|
    |ap_NS_fsm                                      |  49|          9|    1|          9|
    |grp_fu_118_ce                                  |   9|          2|    1|          2|
    |grp_fu_122_ce                                  |   9|          2|    1|          2|
    |grp_fu_126_ce                                  |   9|          2|    1|          2|
    |grp_fu_130_ce                                  |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 382|         81|  130|        387|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74_ap_start_reg                  |   1|   0|    1|          0|
    |grp_seedInitialization_fu_40_ap_start_reg                                 |   1|   0|    1|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98                                 |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103                                |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108                                |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113                                |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 140|   0|  140|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|H_rvd_address0      |  out|    6|   ap_memory|         H_rvd|         array|
|H_rvd_ce0           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_we0           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_d0            |  out|   64|   ap_memory|         H_rvd|         array|
|H_rvd_q0            |   in|   64|   ap_memory|         H_rvd|         array|
|H_rvd_address1      |  out|    6|   ap_memory|         H_rvd|         array|
|H_rvd_ce1           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_we1           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_d1            |  out|   64|   ap_memory|         H_rvd|         array|
|H_rvd_q1            |   in|   64|   ap_memory|         H_rvd|         array|
|H_mul_x_address0    |  out|    3|   ap_memory|       H_mul_x|         array|
|H_mul_x_ce0         |  out|    1|   ap_memory|       H_mul_x|         array|
|H_mul_x_we0         |  out|    1|   ap_memory|       H_mul_x|         array|
|H_mul_x_d0          |  out|   64|   ap_memory|       H_mul_x|         array|
+--------------------+-----+-----+------------+--------------+--------------+

