vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\REG.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\PC.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\MUX4.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\MEM.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\IR.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\ControlUnit.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\BUSC.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\ALU.vhd"
vhdl work "D:\Downloads\Uni Term 10\CoDes\Tamrin\CoDes_Project_Ghadimi_Hendiyani\CPU.vhd"
