<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1733387724">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1733387724"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1733387699">
            <Task name="Map" build_result="2" update_result="0" update_time="1733387699"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1733308424"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1733387714">
            <Task name="PAR" build_result="2" update_result="0" update_time="1733387714"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1733387715"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1733387691">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1733387691"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1733387715"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1733381744"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1733381744"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0"/>
        <Report name="SPI_FPGA_SPI.bgn" last_build_time="1733387724" last_build_size="1130"/>
        <Report name="SPI_FPGA_SPI.bin" last_build_time="1733387724" last_build_size="104156"/>
        <Report name="SPI_FPGA_SPI.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="SPI_FPGA_SPI.twr.html" last_build_time="1733387715" last_build_size="12440"/>
        <Report name="SPI_FPGA_SPI.udb" last_build_time="1733387714" last_build_size="9755"/>
        <Report name="SPI_FPGA_SPI_map.udb" last_build_time="1733387699" last_build_size="6569"/>
        <Report name="SPI_FPGA_SPI_rtl.udb" last_build_time="1733387690" last_build_size="22926"/>
        <Report name="SPI_FPGA_SPI_syn.udb" last_build_time="1733387690" last_build_size="3968"/>
    </Strategy>
</BuildStatus>
               