/*
 * Copyright 2022 ON Semiconductor. All rights reserved.
 * This software and/or documentation is licensed by ON Semiconductor under
 * limited terms and conditions. The terms and conditions pertaining to the
 * software and/or documentation are available at [ONSMEI_T&C.pdf]
 * ( http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf )
 * ("ON Semiconductor Standard Terms and Conditions of Sale,
 * Section 8 Software").
 * DO NOT USE THIS SOFTWARE AND/OR DOCUMENTATION UNLESS YOU HAVE CAREFULLY
 * READ AND YOU AGREE TO THE LIMITED TERMS AND CONDITIONS. BY USING THIS
 *
 * @file     FUSB15200.h
 * @brief    CMSIS HeaderFile
 * @version  1.0
 * @date     07. March 2022
 * @note     Generated by SVDConv V3.3.35 on Monday, 07.03.2022 15:08:54
 *           from File 'FUSB15200.svd',
 */

/** @addtogroup ON Semiconductor
  * @{
  */

/** @addtogroup FUSB15200
  * @{
  */

#ifndef FUSB15200_H
#define FUSB15200_H

#ifdef __cplusplus
extern "C"
{
#endif

    /** @addtogroup Configuration_of_CMSIS
  * @{
  */

    /* =========================================================================================================================== */
    /* ================                                Interrupt Number Definition                                ================ */
    /* =========================================================================================================================== */

    typedef enum
    {
        /* =======================================  ARM Cortex-M0+ Specific Interrupt Numbers  ======================================= */
        Reset_IRQn =
            -15, /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
        NonMaskableInt_IRQn =
            -14, /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
        HardFault_IRQn =
            -13, /*!< -13  Hard Fault, all classes of Fault                                     */
        SVCall_IRQn =
            -5, /*!< -5 System Service Call via SVC instruction                                */
        PendSV_IRQn =
            -2, /*!< -2 Pendable request for system service                                    */
        SysTick_IRQn =
            -1, /*!< -1 System Tick Timer                                                      */

        /* =========================================  FUSB15200 Specific Interrupt Numbers  ========================================== */
        GPIO_IRQn      = 0,
        WUT_IRQn       = 1,
        ADC_IRQn       = 4,
        FLASH_IRQn     = 6,
        WDT_IRQn       = 7,
        SYSCONFIG_IRQn = 8,
        TIM0_IRQn      = 9,
        TIM1_IRQn      = 10,
        HPDA_IRQn      = 11,
        HPDB_IRQn      = 12,
        USBPDA_IRQn    = 14,
        USBPDB_IRQn    = 15,
        BC12A_IRQn     = 16,
        BC12B_IRQn     = 17,
        I2C1_IRQn      = 18,
        I2C2_IRQn      = 19,
        I2C3_IRQn      = 20,
        I2C4_IRQn      = 21,
        DMAERROR_IRQn  = 22,
        DMADONE_IRQn   = 23,
        PMU_IRQn       = 24
    } IRQn_Type;

/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ==========================  Configuration of the ARM Cortex-M0+ Processor and Core Peripherals  =========================== */
#define __CM0PLUS_REV                                                                              \
    0x0100U /*!< CM0PLUS Core Revision                                                     */
#define __NVIC_PRIO_BITS                                                                           \
    3 /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig                                                                     \
    0 /*!< Set to 1 if different SysTick Config is used                              */
#define __VTOR_PRESENT                                                                             \
    0 /*!< Set to 1 if CPU supports Vector Table Offset Register                     */
#define __MPU_PRESENT                                                                              \
    0 /*!< MPU present                                                               */
#define __FPU_PRESENT                                                                              \
    0 /*!< FPU present                                                               */

    /** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm0plus.h" /*!< ARM Cortex-M0+ processor and core peripherals                             */
#include "system_FUSB15200.h" /*!< FUSB15200 System                                                          */
#include <stdbool.h>

#ifndef __IM /*!< Fallback for older CMSIS versions                                         */
#define __IM __I
#endif
#ifndef __OM /*!< Fallback for older CMSIS versions                                         */
#define __OM __O
#endif
#ifndef __IOM /*!< Fallback for older CMSIS versions                                         */
#define __IOM __IO
#endif

    /* =========================================================================================================================== */
    /* ================                            Device Specific Peripheral Section                             ================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_peripherals
  * @{
  */

    /* =========================================================================================================================== */
    /* ================                                   Clock_Management_Unit                                   ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Clock_Management_Unit (Clock_Management_Unit)
  */

    typedef struct
    { /*!< (@ 0x40000000) Clock_Management_Unit Structure                            */
        __IOM uint32_t
            CLK_CFG; /*!< (@ 0x00000000) CLK_CFG                                                    */
        __IOM uint32_t
            ADCCLK_CFG; /*!< (@ 0x00000004) ADCCLK_CFG                                                 */
        __IOM uint32_t
            PCLK_FEN; /*!< (@ 0x00000008) PCLK_FEN                                                   */
        __IM uint32_t RESERVED;
        __IOM uint32_t
            PD_HSCLK_CFG; /*!< (@ 0x00000010) PD_HSCLK_CFG                                               */
        __IM uint32_t RESERVED1;
        __IOM uint32_t
            TIMERS_CLK_CFG; /*!< (@ 0x00000018) TIMERS_CLK_CFG                                             */
    } Clock_Management_Unit_Type; /*!< Size = 28 (0x1c)                                                          */

    /* =========================================================================================================================== */
    /* ================                                   Power_Management_Unit                                   ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Power_Management_Unit (Power_Management_Unit)
  */

    typedef struct
    { /*!< (@ 0x40000070) Power_Management_Unit Structure                            */
        __IM uint32_t RESERVED[2];
        __IOM uint32_t
            PMU_STS; /*!< (@ 0x00000008) PMU_STS                                                    */
        __IOM uint32_t
            PMU_INT; /*!< (@ 0x0000000C) PMU_INT                                                    */
        __IOM uint32_t
            PMU_INT_MSK; /*!< (@ 0x00000010) PMU_INT_MSK                                                */
    } Power_Management_Unit_Type; /*!< Size = 20 (0x14)                                                          */

    /* =========================================================================================================================== */
    /* ================                                 WatchDog_Timer_Registers                                  ================ */
    /* =========================================================================================================================== */

    /**
  * @brief WatchDog_Timer_Registers (WatchDog_Timer_Registers)
  */

    typedef struct
    { /*!< (@ 0x40100000) WatchDog_Timer_Registers Structure                         */
        __IOM uint32_t
            WDT_LD; /*!< (@ 0x00000000) WDT_LD                                                     */
        __IOM uint32_t
            WDT_VAL; /*!< (@ 0x00000004) WDT_VAL                                                    */
        __IOM uint32_t
            WDT_CFG; /*!< (@ 0x00000008) WDT_CFG                                                    */
        __IOM uint32_t
            _WDT_INTCLR; /*!< (@ 0x0000000C) _WDT_INTCLR                                                */
        __IOM uint32_t
            WDT_INTSTS_RAW; /*!< (@ 0x00000010) WDT_INTSTS_RAW                                             */
        __IOM uint32_t
            WDT_INTSTS; /*!< (@ 0x00000014) WDT_INTSTS                                                 */
        __IM uint32_t RESERVED[762];
        __IOM uint32_t
            WDT_LOCK; /*!< (@ 0x00000C00) WDT_LOCK                                                   */
        __IM uint32_t RESERVED1[191];
        __IOM uint32_t
            WDT_ITCTL; /*!< (@ 0x00000F00) WDT_ITCTL                                                  */
        __IOM uint32_t
            WDT_ITOP; /*!< (@ 0x00000F04) WDT_ITOP                                                   */
    } WatchDog_Timer_Registers_Type; /*!< Size = 3848 (0xf08)                                                       */

    /* =========================================================================================================================== */
    /* ================                                          Timer_0                                          ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Timer_0 (Timer_0)
  */

    typedef struct
    { /*!< (@ 0x40200000) Timer_0 Structure                                          */
        __IOM uint32_t
            GPT_TIMERLOAD; /*!< (@ 0x00000000) GPT0_TIMER1LOAD                                            */
        __IOM uint32_t
            GPT_TIMERVALUE; /*!< (@ 0x00000004) GPT0_TIMER1VALUE                                           */
        __IOM uint32_t
            GPT_TIMERCONTROL; /*!< (@ 0x00000008) GPT0_TIMER1CONTROL                                         */
        __IOM uint32_t
            GPT_TIMERINTCLR; /*!< (@ 0x0000000C) GPT0_TIMER1INTCLR                                          */
        __IOM uint32_t
            GPT_TIMERIS; /*!< (@ 0x00000010) GPT0_TIMER1RIS                                             */
        __IOM uint32_t
            GPT_TIMERMIS; /*!< (@ 0x00000014) GPT0_TIMER1MIS                                             */
        __IOM uint32_t
            GPT_TIMERBGLOAD; /*!< (@ 0x00000018) GPT0_TIMER1BGLOAD                                          */
    } Timer_Type; /*!< Size = 28 (0x1c)                                                          */

    /* =========================================================================================================================== */
    /* ================                                  NTC_Port_A_B_Interface                                   ================ */
    /* =========================================================================================================================== */

    /**
  * @brief NTC_Port_A_B_Interface (NTC_Port_A_B_Interface)
  */

    typedef struct
    { /*!< (@ 0x40500000) NTC_Port_A_B_Interface Structure                           */
        __IOM uint32_t
            NTC_CTRL; /*!< (@ 0x00000000) NTC_CTRL                                                   */
    } NTC_Port_A_B_Interface_Type; /*!< Size = 4 (0x4)                                                            */

    /* =========================================================================================================================== */
    /* ================                                      PORT_Interface                                       ================ */
    /* =========================================================================================================================== */

    /**
  * @brief PORT_Interface (PORT_Interface)
  */

    typedef struct
    { /*!< (@ 0x40700000) PORT_Interface Structure                                   */
        __IOM uint32_t
            ANA_EN; /*!< (@ 0x00000000) ANA_EN                                                     */
        __IOM uint32_t
            PORT_CFG; /*!< (@ 0x00000004) PORT_CFG                                                   */
        __IOM uint32_t
            PULL_UP; /*!< (@ 0x00000008) PULL_UP                                                    */
        __IOM uint32_t
            PULL_DOWN; /*!< (@ 0x0000000C) PULL_DOWN                                                  */
        __IM uint32_t RESERVED[3];
        __IOM uint32_t
            EXT_INT_SEL; /*!< (@ 0x0000001C) EXT_INT_SEL                                                */
        __IOM uint32_t
            EXT_INT_EN; /*!< (@ 0x00000020) EXT_INT_EN                                                 */
        __IOM uint32_t
            EXT_INT_STS; /*!< (@ 0x00000024) EXT_INT_STS                                                */
        __IOM uint32_t
            NMI_CFG; /*!< (@ 0x00000028) NMI_CFG                                                    */
    } PORT_Interface_Type; /*!< Size = 44 (0x2c)                                                          */

    /* =========================================================================================================================== */
    /* ================                                      GPIO_Interface                                       ================ */
    /* =========================================================================================================================== */

    /**
  * @brief GPIO_Interface (GPIO_Interface)
  */

    typedef struct
    { /*!< (@ 0x40800000) GPIO_Interface Structure                                   */
        __IOM uint32_t
            GPIO_DIR; /*!< (@ 0x00000000) GPIO_DIR                                                   */
        __IOM uint32_t
            GPIO_OD; /*!< (@ 0x00000004) GPIO_OD                                                    */
        __IOM uint32_t
            GPIO_OUT; /*!< (@ 0x00000008) GPIO_OUT                                                   */
        __IOM uint32_t
            GPIO_IN; /*!< (@ 0x0000000C) GPIO_IN                                                    */
        __IOM uint32_t
            GPIO_INT_EN; /*!< (@ 0x00000010) GPIO_INT_EN                                                */
        __IOM uint32_t
            GPIO_INT_POL; /*!< (@ 0x00000014) GPIO_INT_POL                                               */
        __IOM uint32_t
            GPIO_INT_TYP; /*!< (@ 0x00000018) GPIO_INT_TYP                                               */
        __IOM uint32_t
            GPIO_INT_STS; /*!< (@ 0x0000001C) GPIO_INT_STS                                               */
        __IOM uint32_t
            GPIO_IN_EN; /*!< (@ 0x00000020) GPIO_IN_EN                                                 */
    } GPIO_Interface_Type; /*!< Size = 36 (0x24)                                                          */

    /* =========================================================================================================================== */
    /* ================                                       ADC_Interface                                       ================ */
    /* =========================================================================================================================== */

    /**
  * @brief ADC_Interface (ADC_Interface)
  */

    typedef struct
    { /*!< (@ 0x40900000) ADC_Interface Structure                                    */
        __IOM uint32_t
            ADC_CTRL; /*!< (@ 0x00000000) ADC_CTRL                                                   */
        __IOM uint32_t
            ADC_STS; /*!< (@ 0x00000004) ADC_STS                                                    */
        __IOM uint32_t
            ADC_INT; /*!< (@ 0x00000008) ADC_INT                                                    */
        __IM uint32_t RESERVED;
        __IOM uint32_t
            ADC_INT_MSK; /*!< (@ 0x00000010) ADC_INT_MSK                                                */
        __IM uint32_t RESERVED1;
        __IOM uint32_t
            ADC_CH_EN; /*!< (@ 0x00000018) ADC_CH_EN                                                  */
        __IOM uint32_t
            ADC_SCALE; /*!< (@ 0x0000001C) ADC_SCALE                                                  */
        __IOM uint32_t
            ADC_RANGE; /*!< (@ 0x00000020) ADC_RANGE                                                  */
        __IOM uint32_t
            ADC_AVG; /*!< (@ 0x00000024) ADC_AVG                                                    */
        __IOM uint32_t
            ADC_DATA0; /*!< (@ 0x00000028) ADC_DATA0                                                  */
        __IOM uint32_t
            ADC_DATA1; /*!< (@ 0x0000002C) ADC_DATA1                                                  */
        __IOM uint32_t
            ADC_DATA2; /*!< (@ 0x00000030) ADC_DATA2                                                  */
        __IOM uint32_t
            ADC_DATA3; /*!< (@ 0x00000034) ADC_DATA3                                                  */
        __IOM uint32_t
            ADC_DATA4; /*!< (@ 0x00000038) ADC_DATA4                                                  */
        __IOM uint32_t
            ADC_DATA5; /*!< (@ 0x0000003C) ADC_DATA5                                                  */
        __IOM uint32_t
            ADC_DATA6; /*!< (@ 0x00000040) ADC_DATA6                                                  */
        __IOM uint32_t
            ADC_DATA7; /*!< (@ 0x00000044) ADC_DATA7                                                  */
        __IOM uint32_t
            ADC_DATA8; /*!< (@ 0x00000048) ADC_DATA8                                                  */
        __IOM uint32_t
            ADC_DATA9; /*!< (@ 0x0000004C) ADC_DATA9                                                  */
        __IOM uint32_t
            ADC_DATA10; /*!< (@ 0x00000050) ADC_DATA10                                                 */
        __IOM uint32_t
            ADC_DATA11; /*!< (@ 0x00000054) ADC_DATA11                                                 */
        __IM uint32_t RESERVED2[4];
        __IOM uint32_t
            ADC_CH0_ALARM_LO; /*!< (@ 0x00000068) ADC_CH0_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH0_ALARM_HI; /*!< (@ 0x0000006C) ADC_CH0_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH1_ALARM_LO; /*!< (@ 0x00000070) ADC_CH1_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH1_ALARM_HI; /*!< (@ 0x00000074) ADC_CH1_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH2_ALARM_LO; /*!< (@ 0x00000078) ADC_CH2_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH2_ALARM_HI; /*!< (@ 0x0000007C) ADC_CH2_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH3_ALARM_LO; /*!< (@ 0x00000080) ADC_CH3_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH3_ALARM_HI; /*!< (@ 0x00000084) ADC_CH3_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH4_ALARM_LO; /*!< (@ 0x00000088) ADC_CH4_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH4_ALARM_HI; /*!< (@ 0x0000008C) ADC_CH4_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH5_ALARM_LO; /*!< (@ 0x00000090) ADC_CH5_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH5_ALARM_HI; /*!< (@ 0x00000094) ADC_CH5_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH6_ALARM_LO; /*!< (@ 0x00000098) ADC_CH6_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH6_ALARM_HI; /*!< (@ 0x0000009C) ADC_CH6_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH7_ALARM_LO; /*!< (@ 0x000000A0) ADC_CH7_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH7_ALARM_HI; /*!< (@ 0x000000A4) ADC_CH7_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH8_ALARM_LO; /*!< (@ 0x000000A8) ADC_CH8_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH8_ALARM_HI; /*!< (@ 0x000000AC) ADC_CH8_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH9_ALARM_LO; /*!< (@ 0x000000B0) ADC_CH9_ALARM_LO                                           */
        __IOM uint32_t
            ADC_CH9_ALARM_HI; /*!< (@ 0x000000B4) ADC_CH9_ALARM_HI                                           */
        __IOM uint32_t
            ADC_CH10_ALARM_LO; /*!< (@ 0x000000B8) ADC_CH10_ALARM_LO                                          */
        __IOM uint32_t
            ADC_CH10_ALARM_HI; /*!< (@ 0x000000BC) ADC_CH10_ALARM_HI                                          */
        __IOM uint32_t
            ADC_CH11_ALARM_LO; /*!< (@ 0x000000C0) ADC_CH11_ALARM_LO                                          */
        __IOM uint32_t
            ADC_CH11_ALARM_HI; /*!< (@ 0x000000C4) ADC_CH11_ALARM_HI                                          */
    } ADC_Interface_Type; /*!< Size = 200 (0xc8)                                                         */

    /* =========================================================================================================================== */
    /* ================                                            DMA                                            ================ */
    /* =========================================================================================================================== */

    /**
  * @brief DMA (DMA)
  */

    typedef struct
    { /*!< (@ 0x40A00000) DMA Structure                                              */
        __IOM uint32_t
            DMA_STS; /*!< (@ 0x00000000) DMA_STS                                                    */
        __IOM uint32_t
            DMA_CFG; /*!< (@ 0x00000004) DMA_CFG                                                    */
        __IOM uint32_t
            DMA_CTL_BASE_PTR; /*!< (@ 0x00000008) DMA_CTL_BASE_PTR                                           */
        __IOM uint32_t
            DMA_ATL_CTL_BASE_PTR; /*!< (@ 0x0000000C) DMA_ATL_CTL_BASE_PTR                                       */
        __IOM uint32_t
            DMA_WAIT_ON_REQ_STS; /*!< (@ 0x00000010) DMA_WAIT_ON_REQ_STS                                        */
        __IOM uint32_t
            DMA_SW_REQ; /*!< (@ 0x00000014) DMA_SW_REQ                                                 */
        __IOM uint32_t
            DMA_USE_BURST_SET; /*!< (@ 0x00000018) DMA_USE_BURST_SET                                          */
        __IOM uint32_t
            DMA_USE_BURST_CLR; /*!< (@ 0x0000001C) DMA_USE_BURST_CLR                                          */
        __IOM uint32_t
            DMA_REQ_MASK_SET; /*!< (@ 0x00000020) DMA_REQ_MASK_SET                                           */
        __IOM uint32_t
            DMA_REQ_MASK_CLR; /*!< (@ 0x00000024) DMA_REQ_MASK_CLR                                           */
        __IOM uint32_t
            DMA_EN_SET; /*!< (@ 0x00000028) DMA_EN_SET                                                 */
        __IOM uint32_t
            DMA_EN_CLR; /*!< (@ 0x0000002C) DMA_EN_CLR                                                 */
        __IOM uint32_t
            DMA_PRI_ALT_SEL_SET; /*!< (@ 0x00000030) DMA_PRI_ALT_SEL_SET                                        */
        __IOM uint32_t
            DMA_PRI_ALT_CLR; /*!< (@ 0x00000034) DMA_PRI_ALT_CLR                                            */
        __IOM uint32_t
            DMA_PRIO_SET; /*!< (@ 0x00000038) DMA_PRIO_SET                                               */
        __IOM uint32_t
            DMA_PRIO_CLR; /*!< (@ 0x0000003C) DMA_PRIO_CLR                                               */
        __IM uint32_t RESERVED[3];
        __IOM uint32_t
            DMA_ERR_CLR; /*!< (@ 0x0000004C) DMA_ERR_CLR                                                */
        __IOM uint32_t
            DMA_INT_EN; /*!< (@ 0x00000050) DMA_INT_EN                                                 */
        __IOM uint32_t
            DMA_INT_STS; /*!< (@ 0x00000054) DMA_INT_STS                                                */
    } DMA_Type; /*!< Size = 88 (0x58)                                                          */

    /* =========================================================================================================================== */
    /* ================                                        I2C_Port_1                                         ================ */
    /* =========================================================================================================================== */

    /**
  * @brief I2C_Port_1 (I2C_Port_1)
  */

    typedef struct
    { /*!< (@ 0x40C00000) I2C_Port_1 Structure                                       */
        __IOM uint32_t
            I2C_CFG; /*!< (@ 0x00000000) I2C1_CFG                                                   */
        __IOM uint32_t
            I2C_CTRL; /*!< (@ 0x00000004) I2C1_CTRL                                                  */
        __IOM uint32_t
            I2C_ADDR_START; /*!< (@ 0x00000008) I2C1_ADDR_START                                            */
        __IOM uint32_t
            I2C_STATUS; /*!< (@ 0x0000000C) I2C1_STATUS                                                */
        __IOM uint32_t
            I2C_TX_DATA; /*!< (@ 0x00000010) I2C1_TX_DATA                                               */
        __IOM uint32_t
            I2C_RX_DATA; /*!< (@ 0x00000014) I2C1_RX_DATA                                               */
        __IOM uint32_t
            I2C_RX_DATA_MIRROR; /*!< (@ 0x00000018) I2C1_RX_DATA_MIRROR                                        */
        __IM uint32_t RESERVED[5];
        __IOM uint32_t
            I2C_INT_CFG; /*!< (@ 0x00000030) I2C1_INT_CFG                                               */
        __IOM uint32_t
            I2C_INT_OUT; /*!< (@ 0x00000034) I2C1_INT_OUT                                               */
        __IOM uint32_t
            I2C_INT_IN; /*!< (@ 0x00000038) I2C1_INT_IN                                                */
        __IOM uint32_t
            I2C_INT_STS; /*!< (@ 0x0000003C) I2C1_INT_STS                                               */
        __IM uint32_t RESERVED1[47];
        __IOM uint32_t
            I2C_ID_NUM; /*!< (@ 0x000000FC) I2C1_ID_NUM                                                */
    } I2C_Port_Type; /*!< Size = 256 (0x100)                                                        */

    /* =========================================================================================================================== */
    /* ================                                   USB_Type_C_PD_Port_A                                    ================ */
    /* =========================================================================================================================== */

    /**
  * @brief USB_Type_C_PD_Port_A (USB_Type_C_PD_Port_A)
  */

    typedef struct
    { /*!< (@ 0x41900000) USB_Type_C_PD_Port_A Structure                             */
        __IOM uint32_t
            USBC_CTRL; /*!< (@ 0x00000000) USBC_CTRL                                                  */
        __IOM uint32_t
            USBC_STS; /*!< (@ 0x00000004) USBC_STS                                                   */
        __IOM uint32_t
            USB_INTERRUPT; /*!< (@ 0x00000008) USB_INTERRUPT                                              */
        __IOM uint32_t
            USB_INTERRUPT_MASK; /*!< (@ 0x0000000C) USB_INTERRUPT_MASK                                         */
        __IOM uint32_t
            USBPD_CONFIG; /*!< (@ 0x00000010) USBPD_CONFIG                                               */
        __IOM uint32_t
            USBPD_TRANSMIT; /*!< (@ 0x00000014) USBPD_TRANSMIT                                             */
        __IOM uint32_t
            USBPD_STS; /*!< (@ 0x00000018) USBPD_STS                                                  */
        __IOM uint32_t
            USBPD_DATA_TX; /*!< (@ 0x0000001C) USBPD_DATA_TX                                              */
        __IOM uint32_t
            USBPD_DATA_RX; /*!< (@ 0x00000020) USBPD_DATA_RX                                              */
        __IOM uint32_t
            USB_IO_CONFIG; /*!< (@ 0x00000024) USB_IO_CONFIG                                              */
        __IOM uint32_t
            VBUS_CTRL; /*!< (@ 0x00000028) VBUS_CTRL                                                  */
        __IOM uint32_t
            USBPD_MSG_HEADER; /*!< (@ 0x0000002C) USBPD_MSG_HEADER                                           */
    } USB_Type_C_PD_Port_Type; /*!< Size = 48 (0x30)                                                          */

    /* =========================================================================================================================== */
    /* ================                               Legacy_DP_DM_Protocol_Port_A                                ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Legacy_DP_DM_Protocol_Port_A (Legacy_DP_DM_Protocol_Port_A)
  */

    typedef struct
    { /*!< (@ 0x41C00000) Legacy_DP_DM_Protocol_Port_A Structure                     */
        __IOM uint32_t
            USBCHG_CTRL; /*!< (@ 0x00000000) USBCHG_CTRL                                                */
        __IOM uint32_t
            USB_PROT_CTRL; /*!< (@ 0x00000004) USB_PROT_CTRL                                              */
        __IOM uint32_t
            USBOVP_INT; /*!< (@ 0x00000008) USBOVP_INT                                                 */
        __IOM uint32_t
            USBOVP_MSK; /*!< (@ 0x0000000C) USBOVP_MSK                                                 */
    } Legacy_DP_DM_Protocol_Port_Type; /*!< Size = 16 (0x10)                                                          */

    /* =========================================================================================================================== */
    /* ================                                       Flash_Control                                       ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Flash_Control (Flash_Control)
  */

    typedef struct
    { /*!< (@ 0x41F00000) Flash_Control Structure                                    */
        __IOM uint32_t
            FLASH_CTL; /*!< (@ 0x00000000) FLASH_CTL                                                  */
        __IOM uint32_t
            FLASH_ADDR; /*!< (@ 0x00000004) FLASH_ADDR                                                 */
        __IOM uint32_t
            FLASH_DATA; /*!< (@ 0x00000008) FLASH_DATA                                                 */
        __IOM uint32_t
            FLASH_INT_EN; /*!< (@ 0x0000000C) FLASH_INT_EN                                               */
        __IM uint32_t RESERVED;
        __IOM uint32_t
            FLASH_INT_STS; /*!< (@ 0x00000014) FLASH_INT_STS                                              */
        __IOM uint32_t
            FLASH_PROTO0; /*!< (@ 0x00000018) FLASH_PROTO0                                               */
        __IOM uint32_t
            FLASH_PROTO1; /*!< (@ 0x0000001C) FLASH_PROTO1                                               */
        __IOM uint32_t
            FLASH_PROTO2; /*!< (@ 0x00000020) FLASH_PROTO2                                               */
        __IOM uint32_t
            FLASH_PROTO3; /*!< (@ 0x00000024) FLASH_PROTO3                                               */
        __IOM uint32_t
            FLASH_PROTO4; /*!< (@ 0x00000028) FLASH_PROTO4                                               */
        __IOM uint32_t
            FLASH_PROTO5; /*!< (@ 0x0000002C) FLASH_PROTO5                                               */
        __IOM uint32_t
            FLASH_PROTO6; /*!< (@ 0x00000030) FLASH_PROTO6                                               */
        __IOM uint32_t
            FLASH_PROTO7; /*!< (@ 0x00000034) FLASH_PROTO7                                               */
        __IOM uint32_t
            FLASH_PROTO8; /*!< (@ 0x00000038) FLASH_PROTO8                                               */
        __IM uint32_t RESERVED1[25];
        __IOM uint32_t
            FLASH_KEY_MAIN; /*!< (@ 0x000000A0) FLASH_KEY_MAIN                                             */
        __IOM uint32_t
            FLASH_KEY_NVR; /*!< (@ 0x000000A4) FLASH_KEY_NVR                                              */
        __IM uint32_t RESERVED2[22];
        __IOM uint32_t
            FLASH_NVR_CTL; /*!< (@ 0x00000100) FLASH_NVR_CTL                                              */
    } Flash_Control_Type; /*!< Size = 260 (0x104)                                                        */

    /* =========================================================================================================================== */
    /* ================                                           TEST                                            ================ */
    /* =========================================================================================================================== */

    /**
  * @brief TEST (TEST)
  */

    typedef struct
    { /*!< (@ 0x42100000) TEST Structure                                             */
        __IOM uint32_t
            TMREG0; /*!< (@ 0x00000000) TMREG0                                                     */
        __IOM uint32_t
            TMREG1; /*!< (@ 0x00000004) TMREG1                                                     */
        __IOM uint32_t
            TMREG2; /*!< (@ 0x00000008) TMREG2                                                     */
        __IOM uint32_t
            TMREG3; /*!< (@ 0x0000000C) TMREG3                                                     */
        __IOM uint32_t
            TMREG4; /*!< (@ 0x00000010) TMREG4                                                     */
        __IOM uint32_t
            TMREG5; /*!< (@ 0x00000014) TMREG5                                                     */
        __IOM uint32_t
            TMREG6; /*!< (@ 0x00000018) TMREG6                                                     */
        __IOM uint32_t
            TMREG7; /*!< (@ 0x0000001C) TMREG7                                                     */
        __IOM uint32_t
            TMREG8; /*!< (@ 0x00000020) TMREG8                                                     */
        __IOM uint32_t
            TMREG9; /*!< (@ 0x00000024) TMREG9                                                     */
        __IOM uint32_t
            TMREG10; /*!< (@ 0x00000028) TMREG10                                                    */
        __IOM uint32_t
            TMREG11; /*!< (@ 0x0000002C) TMREG11                                                    */
        __IOM uint32_t
            TMREG12; /*!< (@ 0x00000030) TMREG12                                                    */
        __IM uint32_t RESERVED[27];
        __IOM uint32_t
            TMREG41; /*!< (@ 0x000000A0) TMREG41                                                    */
        __IOM uint32_t
            TMREG42; /*!< (@ 0x000000A4) TMREG42                                                    */
        __IOM uint32_t
            TMREG43; /*!< (@ 0x000000A8) TMREG43                                                    */
        __IOM uint32_t
            TMREG44; /*!< (@ 0x000000AC) TMREG44                                                    */
        __IOM uint32_t
            TMREG45; /*!< (@ 0x000000B0) TMREG45                                                    */
        __IOM uint32_t
            TMREG46; /*!< (@ 0x000000B4) TMREG46                                                    */
        __IOM uint32_t
            TMREG47; /*!< (@ 0x000000B8) TMREG47                                                    */
        __IOM uint32_t
            TMREG48; /*!< (@ 0x000000BC) TMREG48                                                    */
        __IM uint32_t RESERVED1[14];
        __IOM uint32_t
            TMREG63; /*!< (@ 0x000000F8) TMREG63                                                    */
        __IOM uint32_t
            TMREG64; /*!< (@ 0x000000FC) TMREG64                                                    */
    } TEST_Type; /*!< Size = 256 (0x100)                                                        */

    /* =========================================================================================================================== */
    /* ================                                        HPD_Port_A                                         ================ */
    /* =========================================================================================================================== */

    /**
  * @brief HPD_Port_A (HPD_Port_A)
  */

    typedef struct
    { /*!< (@ 0x42300000) HPD_Port_A Structure                                       */
        __IOM uint32_t
            HPD_CONFIG; /*!< (@ 0x00000000) HPD_CONFIG                                                 */
        __IOM uint32_t
            HPD_CNTRL; /*!< (@ 0x00000004) HPD_CNTRL                                                  */
        __IOM uint32_t
            HPD_STS; /*!< (@ 0x00000008) HPD_STS                                                    */
        __IOM uint32_t
            HPD_INT; /*!< (@ 0x0000000C) HPD_INT                                                    */
        __IOM uint32_t
            HPD_INT_MSK; /*!< (@ 0x00000010) HPD_INT_MSK                                                */
    } HPD_Port_Type; /*!< Size = 20 (0x14)                                                          */

    /* =========================================================================================================================== */
    /* ================                                           NVR1                                            ================ */
    /* =========================================================================================================================== */

    /**
  * @brief NVR1 (NVR1)
  */

    typedef struct
    { /*!< (@ 0x08000000) NVR1 Structure                                             */
        __IOM uint32_t
            TRIM1; /*!< (@ 0x00000000) TRIM1                                                      */
        __IOM uint32_t
            TRIM2; /*!< (@ 0x00000004) TRIM2                                                      */
        __IOM uint32_t
            TRIM3; /*!< (@ 0x00000008) TRIM3                                                      */
    } NVR1_Type;   /*!< Size = 12 (0xc)                                                           */

    /* =========================================================================================================================== */
    /* ================                                           NVR4                                            ================ */
    /* =========================================================================================================================== */

    /**
  * @brief NVR4 (NVR4)
  */

    typedef struct
    { /*!< (@ 0x08000600) NVR4 Structure                                             */
        __IM uint32_t RESERVED[63];
        __IOM uint32_t
            SWD_LOCK; /*!< (@ 0x000000FC) SWD_LOCK                                                   */
    } NVR4_Type; /*!< Size = 256 (0x100)                                                        */

    /* =========================================================================================================================== */
    /* ================                                           NVR5                                            ================ */
    /* =========================================================================================================================== */

    /**
  * @brief NVR5 (NVR5)
  */

    typedef struct
    { /*!< (@ 0x08000800) NVR5 Structure                                             */
        __IM uint32_t RESERVED[17];
        __IOM uint32_t
            CP1_Good_Die; /*!< (@ 0x00000044) CP1_Good_Die                                               */
        __IOM uint32_t
            CP2_Good_Die; /*!< (@ 0x00000048) CP2_Good_Die                                               */
    } NVR5_Type; /*!< Size = 76 (0x4c)                                                          */

    /* =========================================================================================================================== */
    /* ================                                  SYSTICK_Timer_Registers                                  ================ */
    /* =========================================================================================================================== */

    /**
  * @brief SYSTICK_Timer_Registers (SYSTICK_Timer_Registers)
  */

    typedef struct
    { /*!< (@ 0xE000E010) SYSTICK_Timer_Registers Structure                          */
        __IOM uint32_t
            SYSTCK_CTL; /*!< (@ 0x00000000) SYSTCK_CTL                                                 */
        __IOM uint32_t
            SYSCTCK_RLD; /*!< (@ 0x00000004) SYSCTCK_RLD                                                */
        __IOM uint32_t
            SYSTCK_CNT; /*!< (@ 0x00000008) SYSTCK_CNT                                                 */
    } SYSTICK_Timer_Registers_Type; /*!< Size = 12 (0xc)                                                           */

    /* =========================================================================================================================== */
    /* ================                            Nested_Vector_Interrupt_Controller                             ================ */
    /* =========================================================================================================================== */

    /**
  * @brief Nested_Vector_Interrupt_Controller (Nested_Vector_Interrupt_Controller)
  */

    typedef struct
    { /*!< (@ 0xE000E100) Nested_Vector_Interrupt_Controller Structure               */
        __IOM uint32_t
            NVIC_ISER; /*!< (@ 0x00000000) NVIC_ISER                                                  */
        __IM uint32_t RESERVED[31];
        __IOM uint32_t
            NVIC_ICER; /*!< (@ 0x00000080) NVIC_ICER                                                  */
        __IM uint32_t RESERVED1[31];
        __IOM uint32_t
            NVIC_ISPR; /*!< (@ 0x00000100) NVIC_ISPR                                                  */
        __IM uint32_t RESERVED2[31];
        __IOM uint32_t
            NVIC_ICPR; /*!< (@ 0x00000180) NVIC_ICPR                                                  */
        __IM uint32_t RESERVED3[95];
        __IOM uint32_t
            NVIC_IPR0; /*!< (@ 0x00000300) NVIC_IPR0                                                  */
        __IOM uint32_t
            NVIC_IPR1; /*!< (@ 0x00000304) NVIC_IPR1                                                  */
        __IOM uint32_t
            NVIC_IPR2; /*!< (@ 0x00000308) NVIC_IPR2                                                  */
        __IOM uint32_t
            NVIC_IPR3; /*!< (@ 0x0000030C) NVIC_IPR3                                                  */
        __IOM uint32_t
            NVIC_IPR4; /*!< (@ 0x00000310) NVIC_IPR4                                                  */
        __IOM uint32_t
            NVIC_IPR5; /*!< (@ 0x00000314) NVIC_IPR5                                                  */
        __IOM uint32_t
            NVIC_IPR6; /*!< (@ 0x00000318) NVIC_IPR6                                                  */
        __IOM uint32_t
            NVIC_IPR7; /*!< (@ 0x0000031C) NVIC_IPR7                                                  */
    } Nested_Vector_Interrupt_Controller_Type; /*!< Size = 800 (0x320)                                                        */

    /* =========================================================================================================================== */
    /* ================                                   System_Control_Block                                    ================ */
    /* =========================================================================================================================== */

    /**
  * @brief System_Control_Block (System_Control_Block)
  */

    typedef struct
    { /*!< (@ 0xE000ED00) System_Control_Block Structure                             */
        __IOM uint32_t
            CPUID; /*!< (@ 0x00000000) CPUID                                                      */
        __IOM uint32_t
            ICSR; /*!< (@ 0x00000004) ICSR                                                       */
        __IOM uint32_t
            VTOR; /*!< (@ 0x00000008) VTOR                                                       */
        __IOM uint32_t
            AIRCR; /*!< (@ 0x0000000C) AIRCR                                                      */
        __IOM uint32_t
            SCR; /*!< (@ 0x00000010) SCR                                                        */
        __IOM uint32_t
            CCR; /*!< (@ 0x00000014) CCR                                                        */
        __IM uint32_t RESERVED;
        __IOM uint32_t
            SHPR2; /*!< (@ 0x0000001C) SHPR2                                                      */
        __IOM uint32_t
            SHPR3; /*!< (@ 0x00000020) SHPR3                                                      */
    } System_Control_Block_Type; /*!< Size = 36 (0x24)                                                          */

    /** @} */ /* End of group Device_Peripheral_peripherals */

    /* =========================================================================================================================== */
    /* ================                          Device Specific Peripheral Address Map                           ================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define Clock_Management_Unit_BASE              0x40000000UL
#define Power_Management_Unit_BASE              0x40000070UL
#define WatchDog_Timer_Registers_BASE           0x40100000UL
#define Timer_0_BASE                            0x40200000UL
#define Timer_1_BASE                            0x40300000UL
#define Wake_Up_Timer_BASE                      0x40400000UL
#define NTC_Port_A_B_Interface_BASE             0x40500000UL
#define PORT_Interface_BASE                     0x40700000UL
#define GPIO_Interface_BASE                     0x40800000UL
#define ADC_Interface_BASE                      0x40900000UL
#define DMA_BASE                                0x40A00000UL
#define I2C_Port_1_BASE                         0x40C00000UL
#define I2C_Port_2_BASE                         0x40D00000UL
#define I2C_Port_3_BASE                         0x40E00000UL
#define I2C_Port_4_BASE                         0x40F00000UL
#define USB_Type_C_PD_Port_A_BASE               0x41900000UL
#define USB_Type_C_PD_Port_B_BASE               0x41A00000UL
#define Legacy_DP_DM_Protocol_Port_A_BASE       0x41C00000UL
#define Legacy_DP_DM_Protocol_Port_B_BASE       0x41D00000UL
#define Flash_Control_BASE                      0x41F00000UL
#define TEST_BASE                               0x42100000UL
#define HPD_Port_A_BASE                         0x42300000UL
#define HPD_Port_B_BASE                         0x42400000UL
#define NVR1_BASE                               0x08000000UL
#define NVR4_BASE                               0x08000600UL
#define NVR5_BASE                               0x08000800UL
#define SYSTICK_Timer_Registers_BASE            0xE000E010UL
#define Nested_Vector_Interrupt_Controller_BASE 0xE000E100UL
#define System_Control_Block_BASE               0xE000ED00UL

    /** @} */ /* End of group Device_Peripheral_peripheralAddr */

    /* =========================================================================================================================== */
    /* ================                                  Peripheral declaration                                   ================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define Clock_Management_Unit    ((Clock_Management_Unit_Type *)Clock_Management_Unit_BASE)
#define Power_Management_Unit    ((Power_Management_Unit_Type *)Power_Management_Unit_BASE)
#define WatchDog_Timer_Registers ((WatchDog_Timer_Registers_Type *)WatchDog_Timer_Registers_BASE)
#define Timer_0                  ((Timer_Type *)Timer_0_BASE)
#define Timer_1                  ((Timer_Type *)Timer_1_BASE)
#define Wake_Up_Timer            ((Timer_Type *)Wake_Up_Timer_BASE)
#define NTC_Port_A_B_Interface   ((NTC_Port_A_B_Interface_Type *)NTC_Port_A_B_Interface_BASE)
#define PORT_Interface           ((PORT_Interface_Type *)PORT_Interface_BASE)
#define GPIO_Interface           ((GPIO_Interface_Type *)GPIO_Interface_BASE)
#define ADC_Interface            ((ADC_Interface_Type *)ADC_Interface_BASE)
#define DMA                      ((DMA_Type *)DMA_BASE)
#define I2C_Port_1               ((I2C_Port_Type *)I2C_Port_1_BASE)
#define I2C_Port_2               ((I2C_Port_Type *)I2C_Port_2_BASE)
#define I2C_Port_3               ((I2C_Port_Type *)I2C_Port_3_BASE)
#define I2C_Port_4               ((I2C_Port_Type *)I2C_Port_4_BASE)
#define USB_Type_C_PD_Port_A     ((USB_Type_C_PD_Port_Type *)USB_Type_C_PD_Port_A_BASE)
#define USB_Type_C_PD_Port_B     ((USB_Type_C_PD_Port_Type *)USB_Type_C_PD_Port_B_BASE)
#define Legacy_DP_DM_Protocol_Port_A                                                               \
    ((Legacy_DP_DM_Protocol_Port_Type *)Legacy_DP_DM_Protocol_Port_A_BASE)
#define Legacy_DP_DM_Protocol_Port_B                                                               \
    ((Legacy_DP_DM_Protocol_Port_Type *)Legacy_DP_DM_Protocol_Port_B_BASE)
#define Flash_Control           ((Flash_Control_Type *)Flash_Control_BASE)
#define TEST                    ((TEST_Type *)TEST_BASE)
#define HPD_Port_A              ((HPD_Port_Type *)HPD_Port_A_BASE)
#define HPD_Port_B              ((HPD_Port_Type *)HPD_Port_B_BASE)
#define NVR1                    ((NVR1_Type *)NVR1_BASE)
#define NVR4                    ((NVR4_Type *)NVR4_BASE)
#define NVR5                    ((NVR5_Type *)NVR5_BASE)
#define SYSTICK_Timer_Registers ((SYSTICK_Timer_Registers_Type *)SYSTICK_Timer_Registers_BASE)
#define Nested_Vector_Interrupt_Controller                                                         \
    ((Nested_Vector_Interrupt_Controller_Type *)Nested_Vector_Interrupt_Controller_BASE)
#define System_Control_Block ((System_Control_Block_Type *)System_Control_Block_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */

/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */

/** @addtogroup PosMask_peripherals
  * @{
  */

/* =========================================================================================================================== */
/* ================                                   Clock_Management_Unit                                   ================ */
/* =========================================================================================================================== */

/* ========================================================  CLK_CFG  ======================================================== */
#define Clock_Management_Unit_CLK_CFG_LS_OSC_EN_Pos                                                \
    (6UL) /*!< LS_OSC_EN (Bit 6)                                     */
#define Clock_Management_Unit_CLK_CFG_LS_OSC_EN_Msk                                                \
    (0x40UL) /*!< LS_OSC_EN (Bitfield-Mask: 0x01)                       */
#define Clock_Management_Unit_CLK_CFG_HS_OSC_EN_Pos                                                \
    (5UL) /*!< HS_OSC_EN (Bit 5)                                     */
#define Clock_Management_Unit_CLK_CFG_HS_OSC_EN_Msk                                                \
    (0x20UL) /*!< HS_OSC_EN (Bitfield-Mask: 0x01)                       */
#define Clock_Management_Unit_CLK_CFG_WDOG_CLK_SEL_Pos                                             \
    (4UL) /*!< WDOG_CLK_SEL (Bit 4)                                  */
#define Clock_Management_Unit_CLK_CFG_WDOG_CLK_SEL_Msk                                             \
    (0x10UL) /*!< WDOG_CLK_SEL (Bitfield-Mask: 0x01)                    */
#define Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_Pos                                               \
    (1UL) /*!< SYSCLK_DIV (Bit 1)                                    */
#define Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_Msk                                               \
    (0xeUL) /*!< SYSCLK_DIV (Bitfield-Mask: 0x07)                      */
#define Clock_Management_Unit_CLK_CFG_CLK_SEL_Pos                                                  \
    (0UL) /*!< CLK_SEL (Bit 0)                                       */
#define Clock_Management_Unit_CLK_CFG_CLK_SEL_Msk                                                  \
    (0x1UL) /*!< CLK_SEL (Bitfield-Mask: 0x01)                         */
/* ======================================================  ADCCLK_CFG  ======================================================= */
#define Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_Pos                                           \
    (3UL) /*!< ADC_CLK_SEL (Bit 3)                                   */
#define Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_Msk                                           \
    (0x18UL) /*!< ADC_CLK_SEL (Bitfield-Mask: 0x03)                     */
#define Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_Pos                                               \
    (0UL) /*!< ADC_DIV (Bit 0)                                       */
#define Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_Msk                                               \
    (0x7UL) /*!< ADC_DIV (Bitfield-Mask: 0x07)                         */
/* =======================================================  PCLK_FEN  ======================================================== */
#define Clock_Management_Unit_PCLK_FEN_TEST_EN_Pos                                                 \
    (31UL) /*!< TEST_EN (Bit 31)                                      */
#define Clock_Management_Unit_PCLK_FEN_TEST_EN_Msk                                                 \
    (0x80000000UL) /*!< TEST_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_HPDB_LSCLK_EN_Pos                                           \
    (30UL) /*!< HPDB_LSCLK_EN (Bit 30)                                */
#define Clock_Management_Unit_PCLK_FEN_HPDB_LSCLK_EN_Msk                                           \
    (0x40000000UL) /*!< HPDB_LSCLK_EN (Bitfield-Mask: 0x01)               */
#define Clock_Management_Unit_PCLK_FEN_HPDA_LSCLK_EN_Pos                                           \
    (29UL) /*!< HPDA_LSCLK_EN (Bit 29)                                */
#define Clock_Management_Unit_PCLK_FEN_HPDA_LSCLK_EN_Msk                                           \
    (0x20000000UL) /*!< HPDA_LSCLK_EN (Bitfield-Mask: 0x01)               */
#define Clock_Management_Unit_PCLK_FEN_USBCHGB_CLK_EN_Pos                                          \
    (26UL) /*!< USBCHGB_CLK_EN (Bit 26)                               */
#define Clock_Management_Unit_PCLK_FEN_USBCHGB_CLK_EN_Msk                                          \
    (0x4000000UL) /*!< USBCHGB_CLK_EN (Bitfield-Mask: 0x01)              */
#define Clock_Management_Unit_PCLK_FEN_USBCHGA_CLK_EN_Pos                                          \
    (25UL) /*!< USBCHGA_CLK_EN (Bit 25)                               */
#define Clock_Management_Unit_PCLK_FEN_USBCHGA_CLK_EN_Msk                                          \
    (0x2000000UL) /*!< USBCHGA_CLK_EN (Bitfield-Mask: 0x01)              */
#define Clock_Management_Unit_PCLK_FEN_USBPDB_HSCLK_EN_Pos                                         \
    (24UL) /*!< USBPDB_HSCLK_EN (Bit 24)                              */
#define Clock_Management_Unit_PCLK_FEN_USBPDB_HSCLK_EN_Msk                                         \
    (0x1000000UL) /*!< USBPDB_HSCLK_EN (Bitfield-Mask: 0x01)            */
#define Clock_Management_Unit_PCLK_FEN_USBPDA_HSCLK_EN_Pos                                         \
    (23UL) /*!< USBPDA_HSCLK_EN (Bit 23)                              */
#define Clock_Management_Unit_PCLK_FEN_USBPDA_HSCLK_EN_Msk                                         \
    (0x800000UL) /*!< USBPDA_HSCLK_EN (Bitfield-Mask: 0x01)             */
#define Clock_Management_Unit_PCLK_FEN_USBPDB_LSCLK_EN_Pos                                         \
    (22UL) /*!< USBPDB_LSCLK_EN (Bit 22)                              */
#define Clock_Management_Unit_PCLK_FEN_USBPDB_LSCLK_EN_Msk                                         \
    (0x400000UL) /*!< USBPDB_LSCLK_EN (Bitfield-Mask: 0x01)             */
#define Clock_Management_Unit_PCLK_FEN_USBPDA_LSCLK_EN_Pos                                         \
    (21UL) /*!< USBPDA_LSCLK_EN (Bit 21)                              */
#define Clock_Management_Unit_PCLK_FEN_USBPDA_LSCLK_EN_Msk                                         \
    (0x200000UL) /*!< USBPDA_LSCLK_EN (Bitfield-Mask: 0x01)             */
#define Clock_Management_Unit_PCLK_FEN_DMA_EN_Pos                                                  \
    (20UL) /*!< DMA_EN (Bit 20)                                       */
#define Clock_Management_Unit_PCLK_FEN_DMA_EN_Msk                                                  \
    (0x100000UL) /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define Clock_Management_Unit_PCLK_FEN_FLASH_EN_Pos                                                \
    (19UL) /*!< FLASH_EN (Bit 19)                                     */
#define Clock_Management_Unit_PCLK_FEN_FLASH_EN_Msk                                                \
    (0x80000UL) /*!< FLASH_EN (Bitfield-Mask: 0x01)                        */
#define Clock_Management_Unit_PCLK_FEN_I2C4_EN_Pos                                                 \
    (18UL) /*!< I2C4_EN (Bit 18)                                      */
#define Clock_Management_Unit_PCLK_FEN_I2C4_EN_Msk                                                 \
    (0x40000UL) /*!< I2C4_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_I2C3_EN_Pos                                                 \
    (17UL) /*!< I2C3_EN (Bit 17)                                      */
#define Clock_Management_Unit_PCLK_FEN_I2C3_EN_Msk                                                 \
    (0x20000UL) /*!< I2C3_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_I2C2_EN_Pos                                                 \
    (16UL) /*!< I2C2_EN (Bit 16)                                      */
#define Clock_Management_Unit_PCLK_FEN_I2C2_EN_Msk                                                 \
    (0x10000UL) /*!< I2C2_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_I2C1_EN_Pos                                                 \
    (15UL) /*!< I2C1_EN (Bit 15)                                      */
#define Clock_Management_Unit_PCLK_FEN_I2C1_EN_Msk                                                 \
    (0x8000UL) /*!< I2C1_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_ADC_EN_Pos                                                  \
    (10UL) /*!< ADC_EN (Bit 10)                                       */
#define Clock_Management_Unit_PCLK_FEN_ADC_EN_Msk                                                  \
    (0x400UL) /*!< ADC_EN (Bitfield-Mask: 0x01)                          */
#define Clock_Management_Unit_PCLK_FEN_GPIO_EN_Pos                                                 \
    (9UL) /*!< GPIO_EN (Bit 9)                                       */
#define Clock_Management_Unit_PCLK_FEN_GPIO_EN_Msk                                                 \
    (0x200UL) /*!< GPIO_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_SYSTICK_EN_Pos                                              \
    (5UL) /*!< SYSTICK_EN (Bit 5)                                    */
#define Clock_Management_Unit_PCLK_FEN_SYSTICK_EN_Msk                                              \
    (0x20UL) /*!< SYSTICK_EN (Bitfield-Mask: 0x01)                      */
#define Clock_Management_Unit_PCLK_FEN_WUT_Pos                                                     \
    (4UL) /*!< WUT (Bit 4)                                           */
#define Clock_Management_Unit_PCLK_FEN_WUT_Msk                                                     \
    (0x10UL) /*!< WUT (Bitfield-Mask: 0x01)                             */
#define Clock_Management_Unit_PCLK_FEN_TIM1_EN_Pos                                                 \
    (3UL) /*!< TIM1_EN (Bit 3)                                       */
#define Clock_Management_Unit_PCLK_FEN_TIM1_EN_Msk                                                 \
    (0x8UL) /*!< TIM1_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_TIM0_EN_Pos                                                 \
    (2UL) /*!< TIM0_EN (Bit 2)                                       */
#define Clock_Management_Unit_PCLK_FEN_TIM0_EN_Msk                                                 \
    (0x4UL) /*!< TIM0_EN (Bitfield-Mask: 0x01)                         */
#define Clock_Management_Unit_PCLK_FEN_WDG_EN_Pos                                                  \
    (1UL) /*!< WDG_EN (Bit 1)                                        */
#define Clock_Management_Unit_PCLK_FEN_WDG_EN_Msk                                                  \
    (0x2UL) /*!< WDG_EN (Bitfield-Mask: 0x01)                          */
#define Clock_Management_Unit_PCLK_FEN_SYSCLK_EN_Pos                                               \
    (0UL) /*!< SYSCLK_EN (Bit 0)                                     */
#define Clock_Management_Unit_PCLK_FEN_SYSCLK_EN_Msk                                               \
    (0x1UL) /*!< SYSCLK_EN (Bitfield-Mask: 0x01)                       */
/* =====================================================  PD_HSCLK_CFG  ====================================================== */
/* ====================================================  TIMERS_CLK_CFG  ===================================================== */
#define Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_Pos                                       \
    (20UL) /*!< WUT_CLK_DIV (Bit 20)                                  */
#define Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_Msk                                       \
    (0xf00000UL) /*!< WUT_CLK_DIV (Bitfield-Mask: 0x0f)               */
#define Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_Pos                                       \
    (18UL) /*!< WUT_CLK_SRC (Bit 18)                                  */
#define Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_Msk                                       \
    (0xc0000UL) /*!< WUT_CLK_SRC (Bitfield-Mask: 0x03)                */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT1_CLK_DIV_Pos                                      \
    (12UL) /*!< GPT1_CLK_DIV (Bit 12)                                */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT1_CLK_DIV_Msk                                      \
    (0xf000UL) /*!< GPT1_CLK_DIV (Bitfield-Mask: 0x0f)               */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT1_CLK_SRC_Pos                                      \
    (10UL) /*!< GPT1_CLK_SRC (Bit 10)                                */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT1_CLK_SRC_Msk                                      \
    (0xc00UL) /*!< GPT1_CLK_SRC (Bitfield-Mask: 0x03)                */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT0_CLK_DIV_Pos                                      \
    (4UL) /*!< GPT0_CLK_DIV (Bit 4)                                  */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT0_CLK_DIV_Msk                                      \
    (0xf0UL) /*!< GPT0_CLK_DIV (Bitfield-Mask: 0x0f)                 */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT0_CLK_SRC_Pos                                      \
    (2UL) /*!< GPT0_CLK_SRC (Bit 2)                                  */
#define Clock_Management_Unit_TIMERS_CLK_CFG_GPT0_CLK_SRC_Msk                                      \
    (0xcUL) /*!< GPT0_CLK_SRC (Bitfield-Mask: 0x03)                  */

/* =========================================================================================================================== */
/* ================                                   Power_Management_Unit                                   ================ */
/* =========================================================================================================================== */

/* ========================================================  PMU_STS  ======================================================== */
#define Power_Management_Unit_PMU_STS_RMVRSTFLAG_Pos                                               \
    (31UL) /*!< RMVRSTFLAG (Bit 31)                                   */
#define Power_Management_Unit_PMU_STS_RMVRSTFLAG_Msk                                               \
    (0x80000000UL) /*!< RMVRSTFLAG (Bitfield-Mask: 0x01)                      */
#define Power_Management_Unit_PMU_STS_VDDIO_GOOD_Pos                                               \
    (4UL) /*!< VDDIO_GOOD (Bit 4)                                    */
#define Power_Management_Unit_PMU_STS_VDDIO_GOOD_Msk                                               \
    (0x10UL) /*!< VDDIO_GOOD (Bitfield-Mask: 0x01)                      */
#define Power_Management_Unit_PMU_STS_VDD_GOOD_Pos                                                 \
    (3UL) /*!< VDD_GOOD (Bit 3)                                      */
#define Power_Management_Unit_PMU_STS_VDD_GOOD_Msk                                                 \
    (0x8UL) /*!< VDD_GOOD (Bitfield-Mask: 0x01)                        */
#define Power_Management_Unit_PMU_STS_BRO_STS_Pos                                                  \
    (2UL) /*!< BRO_STS (Bit 2)                                       */
#define Power_Management_Unit_PMU_STS_BRO_STS_Msk                                                  \
    (0x4UL) /*!< BRO_STS (Bitfield-Mask: 0x01)                         */
#define Power_Management_Unit_PMU_STS_WDOG_RES_Pos                                                 \
    (0UL) /*!< WDOG_RES (Bit 0)                                      */
#define Power_Management_Unit_PMU_STS_WDOG_RES_Msk                                                 \
    (0x1UL) /*!< WDOG_RES (Bitfield-Mask: 0x01)                        */
/* ========================================================  PMU_INT  ======================================================== */
#define Power_Management_Unit_PMU_INT_I_BRWN_DEASSERT_Pos                                          \
    (3UL) /*!< I_BRWN_DEASSERT (Bit 3)                               */
#define Power_Management_Unit_PMU_INT_I_BRWN_DEASSERT_Msk                                          \
    (0x8UL) /*!< I_BRWN_DEASSERT (Bitfield-Mask: 0x01)                 */
#define Power_Management_Unit_PMU_INT_I_BRWN_ASSERT_Pos                                            \
    (2UL) /*!< I_BRWN_ASSERT (Bit 2)                                 */
#define Power_Management_Unit_PMU_INT_I_BRWN_ASSERT_Msk                                            \
    (0x4UL) /*!< I_BRWN_ASSERT (Bitfield-Mask: 0x01)                   */
#define Power_Management_Unit_PMU_INT_I_VDDIO_GOOD_Pos                                             \
    (1UL) /*!< I_VDDIO_GOOD (Bit 1)                                  */
#define Power_Management_Unit_PMU_INT_I_VDDIO_GOOD_Msk                                             \
    (0x2UL) /*!< I_VDDIO_GOOD (Bitfield-Mask: 0x01)                    */
#define Power_Management_Unit_PMU_INT_I_VDD_GOOD_Pos                                               \
    (0UL) /*!< I_VDD_GOOD (Bit 0)                                    */
#define Power_Management_Unit_PMU_INT_I_VDD_GOOD_Msk                                               \
    (0x1UL) /*!< I_VDD_GOOD (Bitfield-Mask: 0x01)                      */
/* ======================================================  PMU_INT_MSK  ====================================================== */
#define Power_Management_Unit_PMU_INT_MSK_M_BRWN_DEASSERT_Pos                                      \
    (3UL) /*!< M_BRWN_DEASSERT (Bit 3)                               */
#define Power_Management_Unit_PMU_INT_MSK_M_BRWN_DEASSERT_Msk                                      \
    (0x8UL) /*!< M_BRWN_DEASSERT (Bitfield-Mask: 0x01)               */
#define Power_Management_Unit_PMU_INT_MSK_M_BRWN_ASSERT_Pos                                        \
    (2UL) /*!< M_BRWN_ASSERT (Bit 2)                                 */
#define Power_Management_Unit_PMU_INT_MSK_M_BRWN_ASSERT_Msk                                        \
    (0x4UL) /*!< M_BRWN_ASSERT (Bitfield-Mask: 0x01)                   */
#define Power_Management_Unit_PMU_INT_MSK_M_VDDIO_GOOD_Pos                                         \
    (1UL) /*!< M_VDDIO_GOOD (Bit 1)                                  */
#define Power_Management_Unit_PMU_INT_MSK_M_VDDIO_GOOD_Msk                                         \
    (0x2UL) /*!< M_VDDIO_GOOD (Bitfield-Mask: 0x01)                    */
#define Power_Management_Unit_PMU_INT_MSK_M_VDD_GOOD_Pos                                           \
    (0UL) /*!< M_VDD_GOOD (Bit 0)                                    */
#define Power_Management_Unit_PMU_INT_MSK_M_VDD_GOOD_Msk                                           \
    (0x1UL) /*!< M_VDD_GOOD (Bitfield-Mask: 0x01)                      */

/* =========================================================================================================================== */
/* ================                                 WatchDog_Timer_Registers                                  ================ */
/* =========================================================================================================================== */

/* ========================================================  WDT_LD  ========================================================= */
#define WatchDog_Timer_Registers_WDT_LD_WDT_LD_Pos                                                 \
    (0UL) /*!< WDT_LD (Bit 0)                                        */
#define WatchDog_Timer_Registers_WDT_LD_WDT_LD_Msk                                                 \
    (0xffffffffUL) /*!< WDT_LD (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  WDT_VAL  ======================================================== */
#define WatchDog_Timer_Registers_WDT_VAL_WDT_VAL_Pos                                               \
    (0UL) /*!< WDT_VAL (Bit 0)                                       */
#define WatchDog_Timer_Registers_WDT_VAL_WDT_VAL_Msk                                               \
    (0xffffffffUL) /*!< WDT_VAL (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  WDT_CFG  ======================================================== */
#define WatchDog_Timer_Registers_WDT_CFG_RST_EN_Pos                                                \
    (1UL) /*!< RST_EN (Bit 1)                                        */
#define WatchDog_Timer_Registers_WDT_CFG_RST_EN_Msk                                                \
    (0x2UL) /*!< RST_EN (Bitfield-Mask: 0x01)                          */
#define WatchDog_Timer_Registers_WDT_CFG_INT_EN_Pos                                                \
    (0UL) /*!< INT_EN (Bit 0)                                        */
#define WatchDog_Timer_Registers_WDT_CFG_INT_EN_Msk                                                \
    (0x1UL) /*!< INT_EN (Bitfield-Mask: 0x01)                          */
/* ======================================================  _WDT_INTCLR  ====================================================== */
#define WatchDog_Timer_Registers__WDT_INTCLR_INTCLR_Pos                                            \
    (0UL) /*!< INTCLR (Bit 0)                                        */
#define WatchDog_Timer_Registers__WDT_INTCLR_INTCLR_Msk                                            \
    (0xffffffffUL) /*!< INTCLR (Bitfield-Mask: 0xffffffff)                 */
/* ====================================================  WDT_INTSTS_RAW  ===================================================== */
#define WatchDog_Timer_Registers_WDT_INTSTS_RAW_INT_STS_RAW_Pos                                    \
    (0UL) /*!< INT_STS_RAW (Bit 0)                                 */
#define WatchDog_Timer_Registers_WDT_INTSTS_RAW_INT_STS_RAW_Msk                                    \
    (0x1UL) /*!< INT_STS_RAW (Bitfield-Mask: 0x01)                 */
/* ======================================================  WDT_INTSTS  ======================================================= */
#define WatchDog_Timer_Registers_WDT_INTSTS_INT_STS_Pos                                            \
    (0UL) /*!< INT_STS (Bit 0)                                       */
#define WatchDog_Timer_Registers_WDT_INTSTS_INT_STS_Msk                                            \
    (0x1UL) /*!< INT_STS (Bitfield-Mask: 0x01)                         */
/* =======================================================  WDT_LOCK  ======================================================== */
#define WatchDog_Timer_Registers_WDT_LOCK_WDT_LOCK_Pos                                             \
    (0UL) /*!< WDT_LOCK (Bit 0)                                      */
#define WatchDog_Timer_Registers_WDT_LOCK_WDT_LOCK_Msk                                             \
    (0xffffffffUL) /*!< WDT_LOCK (Bitfield-Mask: 0xffffffff)                */
/* =======================================================  WDT_ITCTL  ======================================================= */
#define WatchDog_Timer_Registers_WDT_ITCTL_ITCNTL_Pos                                              \
    (0UL) /*!< ITCNTL (Bit 0)                                        */
#define WatchDog_Timer_Registers_WDT_ITCTL_ITCNTL_Msk                                              \
    (0x1UL) /*!< ITCNTL (Bitfield-Mask: 0x01)                          */
/* =======================================================  WDT_ITOP  ======================================================== */
#define WatchDog_Timer_Registers_WDT_ITOP_ITINT_Pos                                                \
    (1UL) /*!< ITINT (Bit 1)                                         */
#define WatchDog_Timer_Registers_WDT_ITOP_ITINT_Msk                                                \
    (0x2UL) /*!< ITINT (Bitfield-Mask: 0x01)                           */
#define WatchDog_Timer_Registers_WDT_ITOP_ITRES_Pos                                                \
    (0UL) /*!< ITRES (Bit 0)                                         */
#define WatchDog_Timer_Registers_WDT_ITOP_ITRES_Msk                                                \
    (0x1UL) /*!< ITRES (Bitfield-Mask: 0x01)                           */

/* =========================================================================================================================== */
/* ================                                          Timer_0                                          ================ */
/* =========================================================================================================================== */

/* ====================================================  GPT0_TIMER1LOAD  ==================================================== */
#define Timer_0_GPT0_TIMER1LOAD_timer1_load_Pos                                                    \
    (0UL) /*!< timer1_load (Bit 0)                                   */
#define Timer_0_GPT0_TIMER1LOAD_timer1_load_Msk                                                    \
    (0xffffffffUL) /*!< timer1_load (Bitfield-Mask: 0xffffffff)               */
/* ===================================================  GPT0_TIMER1VALUE  ==================================================== */
#define Timer_0_GPT0_TIMER1VALUE_timer1_value_Pos                                                  \
    (0UL) /*!< timer1_value (Bit 0)                                  */
#define Timer_0_GPT0_TIMER1VALUE_timer1_value_Msk                                                  \
    (0xffffffffUL) /*!< timer1_value (Bitfield-Mask: 0xffffffff)              */
/* ==================================================  GPT0_TIMER1CONTROL  =================================================== */
#define Timer_0_GPT0_TIMER1CONTROL_timer_enable_Pos                                                \
    (7UL) /*!< timer_enable (Bit 7)                                  */
#define Timer_0_GPT0_TIMER1CONTROL_timer_enable_Msk                                                \
    (0x80UL) /*!< timer_enable (Bitfield-Mask: 0x01)                    */
#define Timer_0_GPT0_TIMER1CONTROL_timer_mode_Pos                                                  \
    (6UL) /*!< timer_mode (Bit 6)                                    */
#define Timer_0_GPT0_TIMER1CONTROL_timer_mode_Msk                                                  \
    (0x40UL) /*!< timer_mode (Bitfield-Mask: 0x01)                      */
#define Timer_0_GPT0_TIMER1CONTROL_timer_int_en_Pos                                                \
    (5UL) /*!< timer_int_en (Bit 5)                                  */
#define Timer_0_GPT0_TIMER1CONTROL_timer_int_en_Msk                                                \
    (0x20UL) /*!< timer_int_en (Bitfield-Mask: 0x01)                    */
#define Timer_0_GPT0_TIMER1CONTROL_timer_prescale_Pos                                              \
    (2UL) /*!< timer_prescale (Bit 2)                                */
#define Timer_0_GPT0_TIMER1CONTROL_timer_prescale_Msk                                              \
    (0xcUL) /*!< timer_prescale (Bitfield-Mask: 0x03)                  */
#define Timer_0_GPT0_TIMER1CONTROL_timer_size_Pos                                                  \
    (1UL) /*!< timer_size (Bit 1)                                    */
#define Timer_0_GPT0_TIMER1CONTROL_timer_size_Msk                                                  \
    (0x2UL) /*!< timer_size (Bitfield-Mask: 0x01)                      */
#define Timer_0_GPT0_TIMER1CONTROL_one_shot_cnt_Pos                                                \
    (0UL) /*!< one_shot_cnt (Bit 0)                                  */
#define Timer_0_GPT0_TIMER1CONTROL_one_shot_cnt_Msk                                                \
    (0x1UL) /*!< one_shot_cnt (Bitfield-Mask: 0x01)                    */
/* ===================================================  GPT0_TIMER1INTCLR  =================================================== */
#define Timer_0_GPT0_TIMER1INTCLR_timewr1_int_clr_Pos                                              \
    (0UL) /*!< timewr1_int_clr (Bit 0)                               */
#define Timer_0_GPT0_TIMER1INTCLR_timewr1_int_clr_Msk                                              \
    (0xffffffffUL) /*!< timewr1_int_clr (Bitfield-Mask: 0xffffffff)          */
/* ====================================================  GPT0_TIMER1RIS  ===================================================== */
#define Timer_0_GPT0_TIMER1RIS_timer1_int_raw_Pos                                                  \
    (0UL) /*!< timer1_int_raw (Bit 0)                                */
#define Timer_0_GPT0_TIMER1RIS_timer1_int_raw_Msk                                                  \
    (0x1UL) /*!< timer1_int_raw (Bitfield-Mask: 0x01)                  */
/* ====================================================  GPT0_TIMER1MIS  ===================================================== */
#define Timer_0_GPT0_TIMER1MIS_timer1_int_Pos                                                      \
    (0UL) /*!< timer1_int (Bit 0)                                    */
#define Timer_0_GPT0_TIMER1MIS_timer1_int_Msk                                                      \
    (0x1UL) /*!< timer1_int (Bitfield-Mask: 0x01)                      */
/* ===================================================  GPT0_TIMER1BGLOAD  =================================================== */
#define Timer_0_GPT0_TIMER1BGLOAD_timer1_bgload_Pos                                                \
    (0UL) /*!< timer1_bgload (Bit 0)                                 */
#define Timer_0_GPT0_TIMER1BGLOAD_timer1_bgload_Msk                                                \
    (0xffffffffUL) /*!< timer1_bgload (Bitfield-Mask: 0xffffffff)             */

/* =========================================================================================================================== */
/* ================                                          Timer_1                                          ================ */
/* =========================================================================================================================== */

/* ====================================================  GPT1_TIMER1LOAD  ==================================================== */
#define Timer_1_GPT1_TIMER1LOAD_timer1_load_Pos                                                    \
    (0UL) /*!< timer1_load (Bit 0)                                   */
#define Timer_1_GPT1_TIMER1LOAD_timer1_load_Msk                                                    \
    (0xffffffffUL) /*!< timer1_load (Bitfield-Mask: 0xffffffff)               */
/* ===================================================  GPT1_TIMER1VALUE  ==================================================== */
#define Timer_1_GPT1_TIMER1VALUE_timer1_value_Pos                                                  \
    (0UL) /*!< timer1_value (Bit 0)                                  */
#define Timer_1_GPT1_TIMER1VALUE_timer1_value_Msk                                                  \
    (0xffffffffUL) /*!< timer1_value (Bitfield-Mask: 0xffffffff)              */
/* ==================================================  GPT1_TIMER1CONTROL  =================================================== */
#define Timer_1_GPT1_TIMER1CONTROL_timer_enable_Pos                                                \
    (7UL) /*!< timer_enable (Bit 7)                                  */
#define Timer_1_GPT1_TIMER1CONTROL_timer_enable_Msk                                                \
    (0x80UL) /*!< timer_enable (Bitfield-Mask: 0x01)                    */
#define Timer_1_GPT1_TIMER1CONTROL_timer_mode_Pos                                                  \
    (6UL) /*!< timer_mode (Bit 6)                                    */
#define Timer_1_GPT1_TIMER1CONTROL_timer_mode_Msk                                                  \
    (0x40UL) /*!< timer_mode (Bitfield-Mask: 0x01)                      */
#define Timer_1_GPT1_TIMER1CONTROL_timer_int_en_Pos                                                \
    (5UL) /*!< timer_int_en (Bit 5)                                  */
#define Timer_1_GPT1_TIMER1CONTROL_timer_int_en_Msk                                                \
    (0x20UL) /*!< timer_int_en (Bitfield-Mask: 0x01)                    */
#define Timer_1_GPT1_TIMER1CONTROL_timer_prescale_Pos                                              \
    (2UL) /*!< timer_prescale (Bit 2)                                */
#define Timer_1_GPT1_TIMER1CONTROL_timer_prescale_Msk                                              \
    (0xcUL) /*!< timer_prescale (Bitfield-Mask: 0x03)                  */
#define Timer_1_GPT1_TIMER1CONTROL_timer_size_Pos                                                  \
    (1UL) /*!< timer_size (Bit 1)                                    */
#define Timer_1_GPT1_TIMER1CONTROL_timer_size_Msk                                                  \
    (0x2UL) /*!< timer_size (Bitfield-Mask: 0x01)                      */
#define Timer_1_GPT1_TIMER1CONTROL_one_shot_cnt_Pos                                                \
    (0UL) /*!< one_shot_cnt (Bit 0)                                  */
#define Timer_1_GPT1_TIMER1CONTROL_one_shot_cnt_Msk                                                \
    (0x1UL) /*!< one_shot_cnt (Bitfield-Mask: 0x01)                    */
/* ===================================================  GPT1_TIMER1INTCLR  =================================================== */
#define Timer_1_GPT1_TIMER1INTCLR_timewr1_int_clr_Pos                                              \
    (0UL) /*!< timewr1_int_clr (Bit 0)                               */
#define Timer_1_GPT1_TIMER1INTCLR_timewr1_int_clr_Msk                                              \
    (0xffffffffUL) /*!< timewr1_int_clr (Bitfield-Mask: 0xffffffff)          */
/* ====================================================  GPT1_TIMER1RIS  ===================================================== */
#define Timer_1_GPT1_TIMER1RIS_timer1_int_raw_Pos                                                  \
    (0UL) /*!< timer1_int_raw (Bit 0)                                */
#define Timer_1_GPT1_TIMER1RIS_timer1_int_raw_Msk                                                  \
    (0x1UL) /*!< timer1_int_raw (Bitfield-Mask: 0x01)                  */
/* ====================================================  GPT1_TIMER1MIS  ===================================================== */
#define Timer_1_GPT1_TIMER1MIS_timer1_int_Pos                                                      \
    (0UL) /*!< timer1_int (Bit 0)                                    */
#define Timer_1_GPT1_TIMER1MIS_timer1_int_Msk                                                      \
    (0x1UL) /*!< timer1_int (Bitfield-Mask: 0x01)                      */
/* ===================================================  GPT1_TIMER1BGLOAD  =================================================== */
#define Timer_1_GPT1_TIMER1BGLOAD_timer1_bgload_Pos                                                \
    (0UL) /*!< timer1_bgload (Bit 0)                                 */
#define Timer_1_GPT1_TIMER1BGLOAD_timer1_bgload_Msk                                                \
    (0xffffffffUL) /*!< timer1_bgload (Bitfield-Mask: 0xffffffff)             */

/* =========================================================================================================================== */
/* ================                                       Wake_Up_Timer                                       ================ */
/* =========================================================================================================================== */

/* ====================================================  WUT_TIMER1LOAD  ===================================================== */
#define Wake_Up_Timer_WUT_TIMER1LOAD_timer1_load_Pos                                               \
    (0UL) /*!< timer1_load (Bit 0)                                   */
#define Wake_Up_Timer_WUT_TIMER1LOAD_timer1_load_Msk                                               \
    (0xffffffffUL) /*!< timer1_load (Bitfield-Mask: 0xffffffff)               */
/* ====================================================  WUT_TIMER1VALUE  ==================================================== */
#define Wake_Up_Timer_WUT_TIMER1VALUE_timer1_value_Pos                                             \
    (0UL) /*!< timer1_value (Bit 0)                                  */
#define Wake_Up_Timer_WUT_TIMER1VALUE_timer1_value_Msk                                             \
    (0xffffffffUL) /*!< timer1_value (Bitfield-Mask: 0xffffffff)            */
/* ===================================================  WUT_TIMER1CONTROL  =================================================== */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_enable_Pos                                           \
    (7UL) /*!< timer_enable (Bit 7)                                  */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_enable_Msk                                           \
    (0x80UL) /*!< timer_enable (Bitfield-Mask: 0x01)                    */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_mode_Pos                                             \
    (6UL) /*!< timer_mode (Bit 6)                                    */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_mode_Msk                                             \
    (0x40UL) /*!< timer_mode (Bitfield-Mask: 0x01)                      */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_int_en_Pos                                           \
    (5UL) /*!< timer_int_en (Bit 5)                                  */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_int_en_Msk                                           \
    (0x20UL) /*!< timer_int_en (Bitfield-Mask: 0x01)                    */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_prescale_Pos                                         \
    (2UL) /*!< timer_prescale (Bit 2)                                */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_prescale_Msk                                         \
    (0xcUL) /*!< timer_prescale (Bitfield-Mask: 0x03)                  */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_size_Pos                                             \
    (1UL) /*!< timer_size (Bit 1)                                    */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_timer_size_Msk                                             \
    (0x2UL) /*!< timer_size (Bitfield-Mask: 0x01)                      */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_one_shot_cnt_Pos                                           \
    (0UL) /*!< one_shot_cnt (Bit 0)                                  */
#define Wake_Up_Timer_WUT_TIMER1CONTROL_one_shot_cnt_Msk                                           \
    (0x1UL) /*!< one_shot_cnt (Bitfield-Mask: 0x01)                    */
/* ===================================================  WUT_TIMER1INTCLR  ==================================================== */
#define Wake_Up_Timer_WUT_TIMER1INTCLR_timewr1_int_clr_Pos                                         \
    (0UL) /*!< timewr1_int_clr (Bit 0)                               */
#define Wake_Up_Timer_WUT_TIMER1INTCLR_timewr1_int_clr_Msk                                         \
    (0xffffffffUL) /*!< timewr1_int_clr (Bitfield-Mask: 0xffffffff)     */
/* =====================================================  WUT_TIMER1RIS  ===================================================== */
#define Wake_Up_Timer_WUT_TIMER1RIS_timer1_int_raw_Pos                                             \
    (0UL) /*!< timer1_int_raw (Bit 0)                                */
#define Wake_Up_Timer_WUT_TIMER1RIS_timer1_int_raw_Msk                                             \
    (0x1UL) /*!< timer1_int_raw (Bitfield-Mask: 0x01)                  */
/* =====================================================  WUT_TIMER1MIS  ===================================================== */
#define Wake_Up_Timer_WUT_TIMER1MIS_timer1_int_Pos                                                 \
    (0UL) /*!< timer1_int (Bit 0)                                    */
#define Wake_Up_Timer_WUT_TIMER1MIS_timer1_int_Msk                                                 \
    (0x1UL) /*!< timer1_int (Bitfield-Mask: 0x01)                      */
/* ===================================================  WUT_TIMER1BGLOAD  ==================================================== */
#define Wake_Up_Timer_WUT_TIMER1BGLOAD_timer1_bgload_Pos                                           \
    (0UL) /*!< timer1_bgload (Bit 0)                                 */
#define Wake_Up_Timer_WUT_TIMER1BGLOAD_timer1_bgload_Msk                                           \
    (0xffffffffUL) /*!< timer1_bgload (Bitfield-Mask: 0xffffffff)         */

/* =========================================================================================================================== */
/* ================                                  NTC_Port_A_B_Interface                                   ================ */
/* =========================================================================================================================== */

/* =======================================================  NTC_CTRL  ======================================================== */
#define NTC_Port_A_B_Interface_NTC_CTRL_ntc_b_en_Pos                                               \
    (1UL) /*!< ntc_b_en (Bit 1)                                      */
#define NTC_Port_A_B_Interface_NTC_CTRL_ntc_b_en_Msk                                               \
    (0x2UL) /*!< ntc_b_en (Bitfield-Mask: 0x01)                        */
#define NTC_Port_A_B_Interface_NTC_CTRL_ntc_a_en_Pos                                               \
    (0UL) /*!< ntc_a_en (Bit 0)                                      */
#define NTC_Port_A_B_Interface_NTC_CTRL_ntc_a_en_Msk                                               \
    (0x1UL) /*!< ntc_a_en (Bitfield-Mask: 0x01)                        */

/* =========================================================================================================================== */
/* ================                                      PORT_Interface                                       ================ */
/* =========================================================================================================================== */

/* ========================================================  ANA_EN  ========================================================= */
#define PORT_Interface_ANA_EN_PORT_ANEN_Pos                                                        \
    (0UL) /*!< PORT_ANEN (Bit 0)                                     */
#define PORT_Interface_ANA_EN_PORT_ANEN_Msk                                                        \
    (0xfffffUL) /*!< PORT_ANEN (Bitfield-Mask: 0xfffff)                    */
/* =======================================================  PORT_CFG  ======================================================== */
#define PORT_Interface_PORT_CFG_SWD_EN_Pos                                                         \
    (31UL) /*!< SWD_EN (Bit 31)                                       */
#define PORT_Interface_PORT_CFG_SWD_EN_Msk                                                         \
    (0x80000000UL) /*!< SWD_EN (Bitfield-Mask: 0x01)                          */
#define PORT_Interface_PORT_CFG_I2C_TM_EN_Pos                                                      \
    (30UL) /*!< I2C_TM_EN (Bit 30)                                    */
#define PORT_Interface_PORT_CFG_I2C_TM_EN_Msk                                                      \
    (0x40000000UL) /*!< I2C_TM_EN (Bitfield-Mask: 0x01)                       */
#define PORT_Interface_PORT_CFG_PORT_CFG_Pos                                                       \
    (0UL) /*!< PORT_CFG (Bit 0)                                      */
#define PORT_Interface_PORT_CFG_PORT_CFG_Msk                                                       \
    (0xfffffUL) /*!< PORT_CFG (Bitfield-Mask: 0xfffff)                     */
/* ========================================================  PULL_UP  ======================================================== */
#define PORT_Interface_PULL_UP_PORT_PU_Pos                                                         \
    (0UL) /*!< PORT_PU (Bit 0)                                       */
#define PORT_Interface_PULL_UP_PORT_PU_Msk                                                         \
    (0xfffffUL) /*!< PORT_PU (Bitfield-Mask: 0xfffff)                      */
/* =======================================================  PULL_DOWN  ======================================================= */
#define PORT_Interface_PULL_DOWN_PORT_PD_Pos                                                       \
    (0UL) /*!< PORT_PD (Bit 0)                                       */
#define PORT_Interface_PULL_DOWN_PORT_PD_Msk                                                       \
    (0xfffffUL) /*!< PORT_PD (Bitfield-Mask: 0xfffff)                      */
/* ======================================================  EXT_INT_SEL  ====================================================== */
#define PORT_Interface_EXT_INT_SEL_EXT_INT_POL_Pos                                                 \
    (2UL) /*!< EXT_INT_POL (Bit 2)                                   */
#define PORT_Interface_EXT_INT_SEL_EXT_INT_POL_Msk                                                 \
    (0x4UL) /*!< EXT_INT_POL (Bitfield-Mask: 0x01)                     */
#define PORT_Interface_EXT_INT_SEL_EXT_INT_SEL_Pos                                                 \
    (0UL) /*!< EXT_INT_SEL (Bit 0)                                   */
#define PORT_Interface_EXT_INT_SEL_EXT_INT_SEL_Msk                                                 \
    (0x3UL) /*!< EXT_INT_SEL (Bitfield-Mask: 0x03)                     */
/* ======================================================  EXT_INT_EN  ======================================================= */
#define PORT_Interface_EXT_INT_EN_EXT_INT_EN_Pos                                                   \
    (0UL) /*!< EXT_INT_EN (Bit 0)                                    */
#define PORT_Interface_EXT_INT_EN_EXT_INT_EN_Msk                                                   \
    (0x1UL) /*!< EXT_INT_EN (Bitfield-Mask: 0x01)                      */
/* ======================================================  EXT_INT_STS  ====================================================== */
#define PORT_Interface_EXT_INT_STS_EXT_INT_STS_Pos                                                 \
    (0UL) /*!< EXT_INT_STS (Bit 0)                                   */
#define PORT_Interface_EXT_INT_STS_EXT_INT_STS_Msk                                                 \
    (0x1UL) /*!< EXT_INT_STS (Bitfield-Mask: 0x01)                     */
/* ========================================================  NMI_CFG  ======================================================== */
#define PORT_Interface_NMI_CFG_EXT_INT_Pos                                                         \
    (2UL) /*!< EXT_INT (Bit 2)                                       */
#define PORT_Interface_NMI_CFG_EXT_INT_Msk                                                         \
    (0x4UL) /*!< EXT_INT (Bitfield-Mask: 0x01)                         */
#define PORT_Interface_NMI_CFG_BRO_Pos                                                             \
    (0UL) /*!< BRO (Bit 0)                                           */
#define PORT_Interface_NMI_CFG_BRO_Msk                                                             \
    (0x3UL) /*!< BRO (Bitfield-Mask: 0x03)                             */

/* =========================================================================================================================== */
/* ================                                      GPIO_Interface                                       ================ */
/* =========================================================================================================================== */

/* =======================================================  GPIO_DIR  ======================================================== */
#define GPIO_Interface_GPIO_DIR_GPIO_DIR_Pos                                                       \
    (0UL) /*!< GPIO_DIR (Bit 0)                                      */
#define GPIO_Interface_GPIO_DIR_GPIO_DIR_Msk                                                       \
    (0xfffffUL) /*!< GPIO_DIR (Bitfield-Mask: 0xfffff)                     */
/* ========================================================  GPIO_OD  ======================================================== */
#define GPIO_Interface_GPIO_OD_GPIO_OD_Pos                                                         \
    (0UL) /*!< GPIO_OD (Bit 0)                                       */
#define GPIO_Interface_GPIO_OD_GPIO_OD_Msk                                                         \
    (0xfffffUL) /*!< GPIO_OD (Bitfield-Mask: 0xfffff)                      */
/* =======================================================  GPIO_OUT  ======================================================== */
#define GPIO_Interface_GPIO_OUT_GPIO_OUT_Pos                                                       \
    (0UL) /*!< GPIO_OUT (Bit 0)                                      */
#define GPIO_Interface_GPIO_OUT_GPIO_OUT_Msk                                                       \
    (0xfffffUL) /*!< GPIO_OUT (Bitfield-Mask: 0xfffff)                     */
/* ========================================================  GPIO_IN  ======================================================== */
#define GPIO_Interface_GPIO_IN_GPIO_IN_Pos                                                         \
    (0UL) /*!< GPIO_IN (Bit 0)                                       */
#define GPIO_Interface_GPIO_IN_GPIO_IN_Msk                                                         \
    (0xfffffUL) /*!< GPIO_IN (Bitfield-Mask: 0xfffff)                      */
/* ======================================================  GPIO_INT_EN  ====================================================== */
#define GPIO_Interface_GPIO_INT_EN_GPIO_INT_EN_Pos                                                 \
    (0UL) /*!< GPIO_INT_EN (Bit 0)                                   */
#define GPIO_Interface_GPIO_INT_EN_GPIO_INT_EN_Msk                                                 \
    (0xfffffUL) /*!< GPIO_INT_EN (Bitfield-Mask: 0xfffff)                  */
/* =====================================================  GPIO_INT_POL  ====================================================== */
#define GPIO_Interface_GPIO_INT_POL_GPIO_INT_POL_Pos                                               \
    (0UL) /*!< GPIO_INT_POL (Bit 0)                                  */
#define GPIO_Interface_GPIO_INT_POL_GPIO_INT_POL_Msk                                               \
    (0xfffffUL) /*!< GPIO_INT_POL (Bitfield-Mask: 0xfffff)                 */
/* =====================================================  GPIO_INT_TYP  ====================================================== */
#define GPIO_Interface_GPIO_INT_TYP_GPIO_INT_TYP_Pos                                               \
    (0UL) /*!< GPIO_INT_TYP (Bit 0)                                  */
#define GPIO_Interface_GPIO_INT_TYP_GPIO_INT_TYP_Msk                                               \
    (0xfffffUL) /*!< GPIO_INT_TYP (Bitfield-Mask: 0xfffff)                 */
/* =====================================================  GPIO_INT_STS  ====================================================== */
#define GPIO_Interface_GPIO_INT_STS_GPIO_INT_STS_Pos                                               \
    (0UL) /*!< GPIO_INT_STS (Bit 0)                                  */
#define GPIO_Interface_GPIO_INT_STS_GPIO_INT_STS_Msk                                               \
    (0xfffffUL) /*!< GPIO_INT_STS (Bitfield-Mask: 0xfffff)                 */
/* ======================================================  GPIO_IN_EN  ======================================================= */
#define GPIO_Interface_GPIO_IN_EN_GPIO_IN_EN_Pos                                                   \
    (0UL) /*!< GPIO_IN_EN (Bit 0)                                    */
#define GPIO_Interface_GPIO_IN_EN_GPIO_IN_EN_Msk                                                   \
    (0xfffffUL) /*!< GPIO_IN_EN (Bitfield-Mask: 0xfffff)                   */

/* =========================================================================================================================== */
/* ================                                       ADC_Interface                                       ================ */
/* =========================================================================================================================== */

/* =======================================================  ADC_CTRL  ======================================================== */
#define ADC_Interface_ADC_CTRL_adc_en_Pos                                                          \
    (31UL) /*!< adc_en (Bit 31)                                       */
#define ADC_Interface_ADC_CTRL_adc_en_Msk                                                          \
    (0x80000000UL) /*!< adc_en (Bitfield-Mask: 0x01)                          */
#define ADC_Interface_ADC_CTRL_adc_sleep_op_Pos                                                    \
    (30UL) /*!< adc_sleep_op (Bit 30)                                 */
#define ADC_Interface_ADC_CTRL_adc_sleep_op_Msk                                                    \
    (0x40000000UL) /*!< adc_sleep_op (Bitfield-Mask: 0x01)                    */
#define ADC_Interface_ADC_CTRL_adc_int_cfg_Pos                                                     \
    (15UL) /*!< adc_int_cfg (Bit 15)                                  */
#define ADC_Interface_ADC_CTRL_adc_int_cfg_Msk                                                     \
    (0x8000UL) /*!< adc_int_cfg (Bitfield-Mask: 0x01)                     */
#define ADC_Interface_ADC_CTRL_adc_loop_Pos                                                        \
    (1UL) /*!< adc_loop (Bit 1)                                      */
#define ADC_Interface_ADC_CTRL_adc_loop_Msk                                                        \
    (0x2UL) /*!< adc_loop (Bitfield-Mask: 0x01)                        */
#define ADC_Interface_ADC_CTRL_adc_scan_Pos                                                        \
    (0UL) /*!< adc_scan (Bit 0)                                      */
#define ADC_Interface_ADC_CTRL_adc_scan_Msk                                                        \
    (0x1UL) /*!< adc_scan (Bitfield-Mask: 0x01)                        */
/* ========================================================  ADC_STS  ======================================================== */
#define ADC_Interface_ADC_STS_adc_done_n_Pos                                                       \
    (0UL) /*!< adc_done_n (Bit 0)                                    */
#define ADC_Interface_ADC_STS_adc_done_n_Msk                                                       \
    (0xfffUL) /*!< adc_done_n (Bitfield-Mask: 0xfff)                     */
/* ========================================================  ADC_INT  ======================================================== */
#define ADC_Interface_ADC_INT_I_ADC_Pos                                                            \
    (31UL) /*!< I_ADC (Bit 31)                                        */
#define ADC_Interface_ADC_INT_I_ADC_Msk                                                            \
    (0x80000000UL) /*!< I_ADC (Bitfield-Mask: 0x01)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH11_ALARM_HI_Pos                                              \
    (23UL) /*!< I_ADC_CH11_ALARM_HI (Bit 23)                          */
#define ADC_Interface_ADC_INT_I_ADC_CH11_ALARM_HI_Msk                                              \
    (0x800000UL) /*!< I_ADC_CH11_ALARM_HI (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_I_ADC_CH11_ALARM_LO_Pos                                              \
    (22UL) /*!< I_ADC_CH11_ALARM_LO (Bit 22)                          */
#define ADC_Interface_ADC_INT_I_ADC_CH11_ALARM_LO_Msk                                              \
    (0x400000UL) /*!< I_ADC_CH11_ALARM_LO (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_I_ADC_CH10_ALARM_HI_Pos                                              \
    (21UL) /*!< I_ADC_CH10_ALARM_HI (Bit 21)                          */
#define ADC_Interface_ADC_INT_I_ADC_CH10_ALARM_HI_Msk                                              \
    (0x200000UL) /*!< I_ADC_CH10_ALARM_HI (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_I_ADC_CH10_ALARM_LO_Pos                                              \
    (20UL) /*!< I_ADC_CH10_ALARM_LO (Bit 20)                          */
#define ADC_Interface_ADC_INT_I_ADC_CH10_ALARM_LO_Msk                                              \
    (0x100000UL) /*!< I_ADC_CH10_ALARM_LO (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_I_ADC_CH9_ALARM_HI_Pos                                               \
    (19UL) /*!< I_ADC_CH9_ALARM_HI (Bit 19)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH9_ALARM_HI_Msk                                               \
    (0x80000UL) /*!< I_ADC_CH9_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH9_ALARM_LO_Pos                                               \
    (18UL) /*!< I_ADC_CH9_ALARM_LO (Bit 18)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH9_ALARM_LO_Msk                                               \
    (0x40000UL) /*!< I_ADC_CH9_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH8_ALARM_HI_Pos                                               \
    (17UL) /*!< I_ADC_CH8_ALARM_HI (Bit 17)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH8_ALARM_HI_Msk                                               \
    (0x20000UL) /*!< I_ADC_CH8_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH8_ALARM_LO_Pos                                               \
    (16UL) /*!< I_ADC_CH8_ALARM_LO (Bit 16)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH8_ALARM_LO_Msk                                               \
    (0x10000UL) /*!< I_ADC_CH8_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH7_ALARM_HI_Pos                                               \
    (15UL) /*!< I_ADC_CH7_ALARM_HI (Bit 15)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH7_ALARM_HI_Msk                                               \
    (0x8000UL) /*!< I_ADC_CH7_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH7_ALARM_LO_Pos                                               \
    (14UL) /*!< I_ADC_CH7_ALARM_LO (Bit 14)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH7_ALARM_LO_Msk                                               \
    (0x4000UL) /*!< I_ADC_CH7_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH6_ALARM_HI_Pos                                               \
    (13UL) /*!< I_ADC_CH6_ALARM_HI (Bit 13)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH6_ALARM_HI_Msk                                               \
    (0x2000UL) /*!< I_ADC_CH6_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH6_ALARM_LO_Pos                                               \
    (12UL) /*!< I_ADC_CH6_ALARM_LO (Bit 12)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH6_ALARM_LO_Msk                                               \
    (0x1000UL) /*!< I_ADC_CH6_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH5_ALARM_HI_Pos                                               \
    (11UL) /*!< I_ADC_CH5_ALARM_HI (Bit 11)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH5_ALARM_HI_Msk                                               \
    (0x800UL) /*!< I_ADC_CH5_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH5_ALARM_LO_Pos                                               \
    (10UL) /*!< I_ADC_CH5_ALARM_LO (Bit 10)                           */
#define ADC_Interface_ADC_INT_I_ADC_CH5_ALARM_LO_Msk                                               \
    (0x400UL) /*!< I_ADC_CH5_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH4_ALARM_HI_Pos                                               \
    (9UL) /*!< I_ADC_CH4_ALARM_HI (Bit 9)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH4_ALARM_HI_Msk                                               \
    (0x200UL) /*!< I_ADC_CH4_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH4_ALARM_LO_Pos                                               \
    (8UL) /*!< I_ADC_CH4_ALARM_LO (Bit 8)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH4_ALARM_LO_Msk                                               \
    (0x100UL) /*!< I_ADC_CH4_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH3_ALARM_HI_Pos                                               \
    (7UL) /*!< I_ADC_CH3_ALARM_HI (Bit 7)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH3_ALARM_HI_Msk                                               \
    (0x80UL) /*!< I_ADC_CH3_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH3_ALARM_LO_Pos                                               \
    (6UL) /*!< I_ADC_CH3_ALARM_LO (Bit 6)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH3_ALARM_LO_Msk                                               \
    (0x40UL) /*!< I_ADC_CH3_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH2_ALARM_HI_Pos                                               \
    (5UL) /*!< I_ADC_CH2_ALARM_HI (Bit 5)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH2_ALARM_HI_Msk                                               \
    (0x20UL) /*!< I_ADC_CH2_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH2_ALARM_LO_Pos                                               \
    (4UL) /*!< I_ADC_CH2_ALARM_LO (Bit 4)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH2_ALARM_LO_Msk                                               \
    (0x10UL) /*!< I_ADC_CH2_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH1_ALARM_HI_Pos                                               \
    (3UL) /*!< I_ADC_CH1_ALARM_HI (Bit 3)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH1_ALARM_HI_Msk                                               \
    (0x8UL) /*!< I_ADC_CH1_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH1_ALARM_LO_Pos                                               \
    (2UL) /*!< I_ADC_CH1_ALARM_LO (Bit 2)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH1_ALARM_LO_Msk                                               \
    (0x4UL) /*!< I_ADC_CH1_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH0_ALARM_HI_Pos                                               \
    (1UL) /*!< I_ADC_CH0_ALARM_HI (Bit 1)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH0_ALARM_HI_Msk                                               \
    (0x2UL) /*!< I_ADC_CH0_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_I_ADC_CH0_ALARM_LO_Pos                                               \
    (0UL) /*!< I_ADC_CH0_ALARM_LO (Bit 0)                            */
#define ADC_Interface_ADC_INT_I_ADC_CH0_ALARM_LO_Msk                                               \
    (0x1UL) /*!< I_ADC_CH0_ALARM_LO (Bitfield-Mask: 0x01)              */
/* ======================================================  ADC_INT_MSK  ====================================================== */
#define ADC_Interface_ADC_INT_MSK_M_ADC_Pos                                                        \
    (31UL) /*!< M_ADC (Bit 31)                                        */
#define ADC_Interface_ADC_INT_MSK_M_ADC_Msk                                                        \
    (0x80000000UL) /*!< M_ADC (Bitfield-Mask: 0x01)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH11_ALARM_HI_Pos                                          \
    (23UL) /*!< M_ADC_CH11_ALARM_HI (Bit 23)                          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH11_ALARM_HI_Msk                                          \
    (0x800000UL) /*!< M_ADC_CH11_ALARM_HI (Bitfield-Mask: 0x01)          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH11_ALARM_LO_Pos                                          \
    (22UL) /*!< M_ADC_CH11_ALARM_LO (Bit 22)                          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH11_ALARM_LO_Msk                                          \
    (0x400000UL) /*!< M_ADC_CH11_ALARM_LO (Bitfield-Mask: 0x01)          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH10_ALARM_HI_Pos                                          \
    (21UL) /*!< M_ADC_CH10_ALARM_HI (Bit 21)                          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH10_ALARM_HI_Msk                                          \
    (0x200000UL) /*!< M_ADC_CH10_ALARM_HI (Bitfield-Mask: 0x01)          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH10_ALARM_LO_Pos                                          \
    (20UL) /*!< M_ADC_CH10_ALARM_LO (Bit 20)                          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH10_ALARM_LO_Msk                                          \
    (0x100000UL) /*!< M_ADC_CH10_ALARM_LO (Bitfield-Mask: 0x01)          */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH9_ALARM_HI_Pos                                           \
    (19UL) /*!< M_ADC_CH9_ALARM_HI (Bit 19)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH9_ALARM_HI_Msk                                           \
    (0x80000UL) /*!< M_ADC_CH9_ALARM_HI (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH9_ALARM_LO_Pos                                           \
    (18UL) /*!< M_ADC_CH9_ALARM_LO (Bit 18)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH9_ALARM_LO_Msk                                           \
    (0x40000UL) /*!< M_ADC_CH9_ALARM_LO (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH8_ALARM_HI_Pos                                           \
    (17UL) /*!< M_ADC_CH8_ALARM_HI (Bit 17)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH8_ALARM_HI_Msk                                           \
    (0x20000UL) /*!< M_ADC_CH8_ALARM_HI (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH8_ALARM_LO_Pos                                           \
    (16UL) /*!< M_ADC_CH8_ALARM_LO (Bit 16)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH8_ALARM_LO_Msk                                           \
    (0x10000UL) /*!< M_ADC_CH8_ALARM_LO (Bitfield-Mask: 0x01)             */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH7_ALARM_HI_Pos                                           \
    (15UL) /*!< M_ADC_CH7_ALARM_HI (Bit 15)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH7_ALARM_HI_Msk                                           \
    (0x8000UL) /*!< M_ADC_CH7_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH7_ALARM_LO_Pos                                           \
    (14UL) /*!< M_ADC_CH7_ALARM_LO (Bit 14)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH7_ALARM_LO_Msk                                           \
    (0x4000UL) /*!< M_ADC_CH7_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH6_ALARM_HI_Pos                                           \
    (13UL) /*!< M_ADC_CH6_ALARM_HI (Bit 13)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH6_ALARM_HI_Msk                                           \
    (0x2000UL) /*!< M_ADC_CH6_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH6_ALARM_LO_Pos                                           \
    (12UL) /*!< M_ADC_CH6_ALARM_LO (Bit 12)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH6_ALARM_LO_Msk                                           \
    (0x1000UL) /*!< M_ADC_CH6_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH5_ALARM_HI_Pos                                           \
    (11UL) /*!< M_ADC_CH5_ALARM_HI (Bit 11)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH5_ALARM_HI_Msk                                           \
    (0x800UL) /*!< M_ADC_CH5_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH5_ALARM_LO_Pos                                           \
    (10UL) /*!< M_ADC_CH5_ALARM_LO (Bit 10)                           */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH5_ALARM_LO_Msk                                           \
    (0x400UL) /*!< M_ADC_CH5_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH4_ALARM_HI_Pos                                           \
    (9UL) /*!< M_ADC_CH4_ALARM_HI (Bit 9)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH4_ALARM_HI_Msk                                           \
    (0x200UL) /*!< M_ADC_CH4_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH4_ALARM_LO_Pos                                           \
    (8UL) /*!< M_ADC_CH4_ALARM_LO (Bit 8)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH4_ALARM_LO_Msk                                           \
    (0x100UL) /*!< M_ADC_CH4_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH3_ALARM_HI_Pos                                           \
    (7UL) /*!< M_ADC_CH3_ALARM_HI (Bit 7)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH3_ALARM_HI_Msk                                           \
    (0x80UL) /*!< M_ADC_CH3_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH3_ALARM_LO_Pos                                           \
    (6UL) /*!< M_ADC_CH3_ALARM_LO (Bit 6)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH3_ALARM_LO_Msk                                           \
    (0x40UL) /*!< M_ADC_CH3_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH2_ALARM_HI_Pos                                           \
    (5UL) /*!< M_ADC_CH2_ALARM_HI (Bit 5)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH2_ALARM_HI_Msk                                           \
    (0x20UL) /*!< M_ADC_CH2_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH2_ALARM_LO_Pos                                           \
    (4UL) /*!< M_ADC_CH2_ALARM_LO (Bit 4)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH2_ALARM_LO_Msk                                           \
    (0x10UL) /*!< M_ADC_CH2_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH1_ALARM_HI_Pos                                           \
    (3UL) /*!< M_ADC_CH1_ALARM_HI (Bit 3)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH1_ALARM_HI_Msk                                           \
    (0x8UL) /*!< M_ADC_CH1_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH1_ALARM_LO_Pos                                           \
    (2UL) /*!< M_ADC_CH1_ALARM_LO (Bit 2)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH1_ALARM_LO_Msk                                           \
    (0x4UL) /*!< M_ADC_CH1_ALARM_LO (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH0_ALARM_HI_Pos                                           \
    (1UL) /*!< M_ADC_CH0_ALARM_HI (Bit 1)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH0_ALARM_HI_Msk                                           \
    (0x2UL) /*!< M_ADC_CH0_ALARM_HI (Bitfield-Mask: 0x01)              */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH0_ALARM_LO_Pos                                           \
    (0UL) /*!< M_ADC_CH0_ALARM_LO (Bit 0)                            */
#define ADC_Interface_ADC_INT_MSK_M_ADC_CH0_ALARM_LO_Msk                                           \
    (0x1UL) /*!< M_ADC_CH0_ALARM_LO (Bitfield-Mask: 0x01)              */
/* =======================================================  ADC_CH_EN  ======================================================= */
#define ADC_Interface_ADC_CH_EN_ADC_CH_EN_Pos                                                      \
    (0UL) /*!< ADC_CH_EN (Bit 0)                                     */
#define ADC_Interface_ADC_CH_EN_ADC_CH_EN_Msk                                                      \
    (0xfffUL) /*!< ADC_CH_EN (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_SCALE  ======================================================= */
#define ADC_Interface_ADC_SCALE_adc_autoscale_6_n_Pos                                              \
    (22UL) /*!< adc_autoscale_6_n (Bit 22)                            */
#define ADC_Interface_ADC_SCALE_adc_autoscale_6_n_Msk                                              \
    (0x400000UL) /*!< adc_autoscale_6_n (Bitfield-Mask: 0x01)               */
#define ADC_Interface_ADC_SCALE_adc_autoscale_0_n_Pos                                              \
    (16UL) /*!< adc_autoscale_0_n (Bit 16)                            */
#define ADC_Interface_ADC_SCALE_adc_autoscale_0_n_Msk                                              \
    (0x10000UL) /*!< adc_autoscale_0_n (Bitfield-Mask: 0x01)               */
/* =======================================================  ADC_RANGE  ======================================================= */
#define ADC_Interface_ADC_RANGE_adc_range_11_Pos                                                   \
    (22UL) /*!< adc_range_11 (Bit 22)                                 */
#define ADC_Interface_ADC_RANGE_adc_range_11_Msk                                                   \
    (0xc00000UL) /*!< adc_range_11 (Bitfield-Mask: 0x03)                    */
#define ADC_Interface_ADC_RANGE_adc_range_10_Pos                                                   \
    (20UL) /*!< adc_range_10 (Bit 20)                                 */
#define ADC_Interface_ADC_RANGE_adc_range_10_Msk                                                   \
    (0x300000UL) /*!< adc_range_10 (Bitfield-Mask: 0x03)                    */
#define ADC_Interface_ADC_RANGE_adc_range_9_Pos                                                    \
    (18UL) /*!< adc_range_9 (Bit 18)                                  */
#define ADC_Interface_ADC_RANGE_adc_range_9_Msk                                                    \
    (0xc0000UL) /*!< adc_range_9 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_8_Pos                                                    \
    (16UL) /*!< adc_range_8 (Bit 16)                                  */
#define ADC_Interface_ADC_RANGE_adc_range_8_Msk                                                    \
    (0x30000UL) /*!< adc_range_8 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_7_Pos                                                    \
    (14UL) /*!< adc_range_7 (Bit 14)                                  */
#define ADC_Interface_ADC_RANGE_adc_range_7_Msk                                                    \
    (0xc000UL) /*!< adc_range_7 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_6_Pos                                                    \
    (12UL) /*!< adc_range_6 (Bit 12)                                  */
#define ADC_Interface_ADC_RANGE_adc_range_6_Msk                                                    \
    (0x3000UL) /*!< adc_range_6 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_5_Pos                                                    \
    (10UL) /*!< adc_range_5 (Bit 10)                                  */
#define ADC_Interface_ADC_RANGE_adc_range_5_Msk                                                    \
    (0xc00UL) /*!< adc_range_5 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_4_Pos                                                    \
    (8UL) /*!< adc_range_4 (Bit 8)                                   */
#define ADC_Interface_ADC_RANGE_adc_range_4_Msk                                                    \
    (0x300UL) /*!< adc_range_4 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_3_Pos                                                    \
    (6UL) /*!< adc_range_3 (Bit 6)                                   */
#define ADC_Interface_ADC_RANGE_adc_range_3_Msk                                                    \
    (0xc0UL) /*!< adc_range_3 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_2_Pos                                                    \
    (4UL) /*!< adc_range_2 (Bit 4)                                   */
#define ADC_Interface_ADC_RANGE_adc_range_2_Msk                                                    \
    (0x30UL) /*!< adc_range_2 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_1_Pos                                                    \
    (2UL) /*!< adc_range_1 (Bit 2)                                   */
#define ADC_Interface_ADC_RANGE_adc_range_1_Msk                                                    \
    (0xcUL) /*!< adc_range_1 (Bitfield-Mask: 0x03)                     */
#define ADC_Interface_ADC_RANGE_adc_range_0_Pos                                                    \
    (0UL) /*!< adc_range_0 (Bit 0)                                   */
#define ADC_Interface_ADC_RANGE_adc_range_0_Msk                                                    \
    (0x3UL) /*!< adc_range_0 (Bitfield-Mask: 0x03)                     */
/* ========================================================  ADC_AVG  ======================================================== */
#define ADC_Interface_ADC_AVG_adc_avg_Pos                                                          \
    (0UL) /*!< adc_avg (Bit 0)                                       */
#define ADC_Interface_ADC_AVG_adc_avg_Msk                                                          \
    (0x1UL) /*!< adc_avg (Bitfield-Mask: 0x01)                         */
/* =======================================================  ADC_DATA0  ======================================================= */
#define ADC_Interface_ADC_DATA0_ADC_DATA0_Pos                                                      \
    (0UL) /*!< ADC_DATA0 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA0_ADC_DATA0_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA0 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA1  ======================================================= */
#define ADC_Interface_ADC_DATA1_ADC_DATA1_Pos                                                      \
    (0UL) /*!< ADC_DATA1 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA1_ADC_DATA1_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA1 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA2  ======================================================= */
#define ADC_Interface_ADC_DATA2_ADC_DATA2_Pos                                                      \
    (0UL) /*!< ADC_DATA2 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA2_ADC_DATA2_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA2 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA3  ======================================================= */
#define ADC_Interface_ADC_DATA3_ADC_DATA3_Pos                                                      \
    (0UL) /*!< ADC_DATA3 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA3_ADC_DATA3_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA3 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA4  ======================================================= */
#define ADC_Interface_ADC_DATA4_ADC_DATA4_Pos                                                      \
    (0UL) /*!< ADC_DATA4 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA4_ADC_DATA4_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA4 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA5  ======================================================= */
#define ADC_Interface_ADC_DATA5_ADC_DATA5_Pos                                                      \
    (0UL) /*!< ADC_DATA5 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA5_ADC_DATA5_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA5 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA6  ======================================================= */
#define ADC_Interface_ADC_DATA6_ADC_DATA6_Pos                                                      \
    (0UL) /*!< ADC_DATA6 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA6_ADC_DATA6_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA6 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA7  ======================================================= */
#define ADC_Interface_ADC_DATA7_ADC_DATA7_Pos                                                      \
    (0UL) /*!< ADC_DATA7 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA7_ADC_DATA7_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA7 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA8  ======================================================= */
#define ADC_Interface_ADC_DATA8_ADC_DATA8_Pos                                                      \
    (0UL) /*!< ADC_DATA8 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA8_ADC_DATA8_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA8 (Bitfield-Mask: 0xfff)                      */
/* =======================================================  ADC_DATA9  ======================================================= */
#define ADC_Interface_ADC_DATA9_ADC_DATA9_Pos                                                      \
    (0UL) /*!< ADC_DATA9 (Bit 0)                                     */
#define ADC_Interface_ADC_DATA9_ADC_DATA9_Msk                                                      \
    (0xfffUL) /*!< ADC_DATA9 (Bitfield-Mask: 0xfff)                      */
/* ======================================================  ADC_DATA10  ======================================================= */
#define ADC_Interface_ADC_DATA10_ADC_DATA10_Pos                                                    \
    (0UL) /*!< ADC_DATA10 (Bit 0)                                    */
#define ADC_Interface_ADC_DATA10_ADC_DATA10_Msk                                                    \
    (0xfffUL) /*!< ADC_DATA10 (Bitfield-Mask: 0xfff)                     */
/* ======================================================  ADC_DATA11  ======================================================= */
#define ADC_Interface_ADC_DATA11_ADC_DATA11_Pos                                                    \
    (0UL) /*!< ADC_DATA11 (Bit 0)                                    */
#define ADC_Interface_ADC_DATA11_ADC_DATA11_Msk                                                    \
    (0xfffUL) /*!< ADC_DATA11 (Bitfield-Mask: 0xfff)                     */
/* ===================================================  ADC_CH0_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH0_ALARM_LO_ADC_CH0_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH0_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH0_ALARM_LO_ADC_CH0_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH0_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH0_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH0_ALARM_HI_ADC_CH0_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH0_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH0_ALARM_HI_ADC_CH0_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH0_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH1_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH1_ALARM_LO_ADC_CH1_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH1_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH1_ALARM_LO_ADC_CH1_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH1_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH1_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH1_ALARM_HI_ADC_CH1_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH1_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH1_ALARM_HI_ADC_CH1_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH1_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH2_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH2_ALARM_LO_ADC_CH2_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH2_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH2_ALARM_LO_ADC_CH2_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH2_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH2_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH2_ALARM_HI_ADC_CH2_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH2_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH2_ALARM_HI_ADC_CH2_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH2_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH3_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH3_ALARM_LO_ADC_CH3_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH3_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH3_ALARM_LO_ADC_CH3_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH3_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH3_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH3_ALARM_HI_ADC_CH3_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH3_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH3_ALARM_HI_ADC_CH3_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH3_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH4_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH4_ALARM_LO_ADC_CH4_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH4_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH4_ALARM_LO_ADC_CH4_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH4_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH4_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH4_ALARM_HI_ADC_CH4_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH4_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH4_ALARM_HI_ADC_CH4_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH4_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH5_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH5_ALARM_LO_ADC_CH5_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH5_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH5_ALARM_LO_ADC_CH5_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH5_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH5_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH5_ALARM_HI_ADC_CH5_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH5_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH5_ALARM_HI_ADC_CH5_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH5_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH6_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH6_ALARM_LO_ADC_CH6_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH6_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH6_ALARM_LO_ADC_CH6_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH6_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH6_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH6_ALARM_HI_ADC_CH6_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH6_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH6_ALARM_HI_ADC_CH6_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH6_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH7_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH7_ALARM_LO_ADC_CH7_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH7_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH7_ALARM_LO_ADC_CH7_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH7_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH7_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH7_ALARM_HI_ADC_CH7_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH7_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH7_ALARM_HI_ADC_CH7_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH7_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH8_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH8_ALARM_LO_ADC_CH8_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH8_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH8_ALARM_LO_ADC_CH8_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH8_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH8_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH8_ALARM_HI_ADC_CH8_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH8_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH8_ALARM_HI_ADC_CH8_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH8_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH9_ALARM_LO  ==================================================== */
#define ADC_Interface_ADC_CH9_ALARM_LO_ADC_CH9_ALARM_LO_Pos                                        \
    (0UL) /*!< ADC_CH9_ALARM_LO (Bit 0)                              */
#define ADC_Interface_ADC_CH9_ALARM_LO_ADC_CH9_ALARM_LO_Msk                                        \
    (0xfffUL) /*!< ADC_CH9_ALARM_LO (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH9_ALARM_HI  ==================================================== */
#define ADC_Interface_ADC_CH9_ALARM_HI_ADC_CH9_ALARM_HI_Pos                                        \
    (0UL) /*!< ADC_CH9_ALARM_HI (Bit 0)                              */
#define ADC_Interface_ADC_CH9_ALARM_HI_ADC_CH9_ALARM_HI_Msk                                        \
    (0xfffUL) /*!< ADC_CH9_ALARM_HI (Bitfield-Mask: 0xfff)             */
/* ===================================================  ADC_CH10_ALARM_LO  =================================================== */
#define ADC_Interface_ADC_CH10_ALARM_LO_ADC_CH10_ALARM_LO_Pos                                      \
    (0UL) /*!< ADC_CH10_ALARM_LO (Bit 0)                             */
#define ADC_Interface_ADC_CH10_ALARM_LO_ADC_CH10_ALARM_LO_Msk                                      \
    (0xfffUL) /*!< ADC_CH10_ALARM_LO (Bitfield-Mask: 0xfff)          */
/* ===================================================  ADC_CH10_ALARM_HI  =================================================== */
#define ADC_Interface_ADC_CH10_ALARM_HI_ADC_CH10_ALARM_HI_Pos                                      \
    (0UL) /*!< ADC_CH10_ALARM_HI (Bit 0)                             */
#define ADC_Interface_ADC_CH10_ALARM_HI_ADC_CH10_ALARM_HI_Msk                                      \
    (0xfffUL) /*!< ADC_CH10_ALARM_HI (Bitfield-Mask: 0xfff)          */
/* ===================================================  ADC_CH11_ALARM_LO  =================================================== */
#define ADC_Interface_ADC_CH11_ALARM_LO_ADC_CH11_ALARM_LO_Pos                                      \
    (0UL) /*!< ADC_CH11_ALARM_LO (Bit 0)                             */
#define ADC_Interface_ADC_CH11_ALARM_LO_ADC_CH11_ALARM_LO_Msk                                      \
    (0xfffUL) /*!< ADC_CH11_ALARM_LO (Bitfield-Mask: 0xfff)          */
/* ===================================================  ADC_CH11_ALARM_HI  =================================================== */
#define ADC_Interface_ADC_CH11_ALARM_HI_ADC_CH11_ALARM_HI_Pos                                      \
    (0UL) /*!< ADC_CH11_ALARM_HI (Bit 0)                             */
#define ADC_Interface_ADC_CH11_ALARM_HI_ADC_CH11_ALARM_HI_Msk                                      \
    (0xfffUL) /*!< ADC_CH11_ALARM_HI (Bitfield-Mask: 0xfff)          */

/* =========================================================================================================================== */
/* ================                                            DMA                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  DMA_STS  ======================================================== */
#define DMA_DMA_STS_TEST_Pos (28UL) /*!< TEST (Bit 28)                                         */
#define DMA_DMA_STS_TEST_Msk                                                                       \
    (0xf0000000UL)                    /*!< TEST (Bitfield-Mask: 0x0f)                            */
#define DMA_DMA_STS_CH_NUM_Pos (16UL) /*!< CH_NUM (Bit 16)                                       */
#define DMA_DMA_STS_CH_NUM_Msk                                                                     \
    (0x1f0000UL)                       /*!< CH_NUM (Bitfield-Mask: 0x1f)                          */
#define DMA_DMA_STS_STATE_Pos (4UL)    /*!< STATE (Bit 4)                                         */
#define DMA_DMA_STS_STATE_Msk (0xf0UL) /*!< STATE (Bitfield-Mask: 0x0f)                           */
#define DMA_DMA_STS_EN_Pos    (0UL)    /*!< EN (Bit 0)                                            */
#define DMA_DMA_STS_EN_Msk    (0x1UL)  /*!< EN (Bitfield-Mask: 0x01)                              */
/* ========================================================  DMA_CFG  ======================================================== */
#define DMA_DMA_CFG_CH_PROT_CTL_Pos                                                                \
    (5UL) /*!< CH_PROT_CTL (Bit 5)                                   */
#define DMA_DMA_CFG_CH_PROT_CTL_Msk                                                                \
    (0xe0UL)                       /*!< CH_PROT_CTL (Bitfield-Mask: 0x07)                     */
#define DMA_DMA_CFG_EN_Pos (0UL)   /*!< EN (Bit 0)                                            */
#define DMA_DMA_CFG_EN_Msk (0x1UL) /*!< EN (Bitfield-Mask: 0x01)                              */
/* ===================================================  DMA_CTL_BASE_PTR  ==================================================== */
#define DMA_DMA_CTL_BASE_PTR_CTL_BASE_PTR_Pos                                                      \
    (7UL) /*!< CTL_BASE_PTR (Bit 7)                                  */
#define DMA_DMA_CTL_BASE_PTR_CTL_BASE_PTR_Msk                                                      \
    (0xffffff80UL) /*!< CTL_BASE_PTR (Bitfield-Mask: 0x1ffffff)               */
/* =================================================  DMA_ATL_CTL_BASE_PTR  ================================================== */
#define DMA_DMA_ATL_CTL_BASE_PTR_ALT_CTL_BASE_PTR_Pos                                              \
    (0UL) /*!< ALT_CTL_BASE_PTR (Bit 0)                              */
#define DMA_DMA_ATL_CTL_BASE_PTR_ALT_CTL_BASE_PTR_Msk                                              \
    (0xffffffffUL) /*!< ALT_CTL_BASE_PTR (Bitfield-Mask: 0xffffffff)         */
/* ==================================================  DMA_WAIT_ON_REQ_STS  ================================================== */
#define DMA_DMA_WAIT_ON_REQ_STS_WAIT_ON_REQ_STS_Pos                                                \
    (0UL) /*!< WAIT_ON_REQ_STS (Bit 0)                               */
#define DMA_DMA_WAIT_ON_REQ_STS_WAIT_ON_REQ_STS_Msk                                                \
    (0xfUL) /*!< WAIT_ON_REQ_STS (Bitfield-Mask: 0x0f)                 */
/* ======================================================  DMA_SW_REQ  ======================================================= */
#define DMA_DMA_SW_REQ_SW_REQ_Pos                                                                  \
    (0UL) /*!< SW_REQ (Bit 0)                                        */
#define DMA_DMA_SW_REQ_SW_REQ_Msk                                                                  \
    (0xfUL) /*!< SW_REQ (Bitfield-Mask: 0x0f)                          */
/* ===================================================  DMA_USE_BURST_SET  =================================================== */
#define DMA_DMA_USE_BURST_SET_USE_BURST_SET_Pos                                                    \
    (0UL) /*!< USE_BURST_SET (Bit 0)                                 */
#define DMA_DMA_USE_BURST_SET_USE_BURST_SET_Msk                                                    \
    (0xfUL) /*!< USE_BURST_SET (Bitfield-Mask: 0x0f)                   */
/* ===================================================  DMA_USE_BURST_CLR  =================================================== */
#define DMA_DMA_USE_BURST_CLR_USE_BURST_CLR_Pos                                                    \
    (0UL) /*!< USE_BURST_CLR (Bit 0)                                 */
#define DMA_DMA_USE_BURST_CLR_USE_BURST_CLR_Msk                                                    \
    (0xfUL) /*!< USE_BURST_CLR (Bitfield-Mask: 0x0f)                   */
/* ===================================================  DMA_REQ_MASK_SET  ==================================================== */
#define DMA_DMA_REQ_MASK_SET_REQ_MASK_SET_Pos                                                      \
    (0UL) /*!< REQ_MASK_SET (Bit 0)                                  */
#define DMA_DMA_REQ_MASK_SET_REQ_MASK_SET_Msk                                                      \
    (0xfUL) /*!< REQ_MASK_SET (Bitfield-Mask: 0x0f)                    */
/* ===================================================  DMA_REQ_MASK_CLR  ==================================================== */
#define DMA_DMA_REQ_MASK_CLR_REQ_MASK_CLR_Pos                                                      \
    (0UL) /*!< REQ_MASK_CLR (Bit 0)                                  */
#define DMA_DMA_REQ_MASK_CLR_REQ_MASK_CLR_Msk                                                      \
    (0xfUL) /*!< REQ_MASK_CLR (Bitfield-Mask: 0x0f)                    */
/* ======================================================  DMA_EN_SET  ======================================================= */
#define DMA_DMA_EN_SET_EN_SET_Pos                                                                  \
    (0UL) /*!< EN_SET (Bit 0)                                        */
#define DMA_DMA_EN_SET_EN_SET_Msk                                                                  \
    (0xfUL) /*!< EN_SET (Bitfield-Mask: 0x0f)                          */
/* ======================================================  DMA_EN_CLR  ======================================================= */
#define DMA_DMA_EN_CLR_EN_CLR_Pos                                                                  \
    (0UL) /*!< EN_CLR (Bit 0)                                        */
#define DMA_DMA_EN_CLR_EN_CLR_Msk                                                                  \
    (0xfUL) /*!< EN_CLR (Bitfield-Mask: 0x0f)                          */
/* ==================================================  DMA_PRI_ALT_SEL_SET  ================================================== */
#define DMA_DMA_PRI_ALT_SEL_SET_PRI_ALT_SEL_SET_Pos                                                \
    (0UL) /*!< PRI_ALT_SEL_SET (Bit 0)                               */
#define DMA_DMA_PRI_ALT_SEL_SET_PRI_ALT_SEL_SET_Msk                                                \
    (0xfUL) /*!< PRI_ALT_SEL_SET (Bitfield-Mask: 0x0f)                 */
/* ====================================================  DMA_PRI_ALT_CLR  ==================================================== */
#define DMA_DMA_PRI_ALT_CLR_PRI_ALT_CLR_Pos                                                        \
    (0UL) /*!< PRI_ALT_CLR (Bit 0)                                   */
#define DMA_DMA_PRI_ALT_CLR_PRI_ALT_CLR_Msk                                                        \
    (0xfUL) /*!< PRI_ALT_CLR (Bitfield-Mask: 0x0f)                     */
/* =====================================================  DMA_PRIO_SET  ====================================================== */
#define DMA_DMA_PRIO_SET_PRIO_SET_Pos                                                              \
    (0UL) /*!< PRIO_SET (Bit 0)                                      */
#define DMA_DMA_PRIO_SET_PRIO_SET_Msk                                                              \
    (0xfUL) /*!< PRIO_SET (Bitfield-Mask: 0x0f)                        */
/* =====================================================  DMA_PRIO_CLR  ====================================================== */
#define DMA_DMA_PRIO_CLR_PRIO_CLR_Pos                                                              \
    (0UL) /*!< PRIO_CLR (Bit 0)                                      */
#define DMA_DMA_PRIO_CLR_PRIO_CLR_Msk                                                              \
    (0xfUL) /*!< PRIO_CLR (Bitfield-Mask: 0x0f)                        */
/* ======================================================  DMA_ERR_CLR  ====================================================== */
#define DMA_DMA_ERR_CLR_ERR_CLR_Pos                                                                \
    (0UL) /*!< ERR_CLR (Bit 0)                                       */
#define DMA_DMA_ERR_CLR_ERR_CLR_Msk                                                                \
    (0x1UL) /*!< ERR_CLR (Bitfield-Mask: 0x01)                         */
/* ======================================================  DMA_INT_EN  ======================================================= */
#define DMA_DMA_INT_EN_ERR_Pos (4UL) /*!< ERR (Bit 4)                                           */
#define DMA_DMA_INT_EN_ERR_Msk                                                                     \
    (0x10UL)                          /*!< ERR (Bitfield-Mask: 0x01)                             */
#define DMA_DMA_INT_EN_DONE_Pos (0UL) /*!< DONE (Bit 0)                                          */
#define DMA_DMA_INT_EN_DONE_Msk                                                                    \
    (0xfUL) /*!< DONE (Bitfield-Mask: 0x0f)                            */
/* ======================================================  DMA_INT_STS  ====================================================== */
#define DMA_DMA_INT_STS_ERR_Pos (4UL) /*!< ERR (Bit 4)                                           */
#define DMA_DMA_INT_STS_ERR_Msk                                                                    \
    (0x10UL)                           /*!< ERR (Bitfield-Mask: 0x01)                             */
#define DMA_DMA_INT_STS_DONE_Pos (0UL) /*!< DONE (Bit 0)                                          */
#define DMA_DMA_INT_STS_DONE_Msk                                                                   \
    (0xfUL) /*!< DONE (Bitfield-Mask: 0x0f)                            */

/* =========================================================================================================================== */
/* ================                                        I2C_Port_1                                         ================ */
/* =========================================================================================================================== */

/* =======================================================  I2C1_CFG  ======================================================== */
#define I2C_Port_I2C_CFG_repeated_start_int_enable_Pos                                             \
    (30UL) /*!< repeated_start_int_enable (Bit 30)                    */
#define I2C_Port_I2C_CFG_repeated_start_int_enable_Msk                                             \
    (0x40000000UL) /*!< repeated_start_int_enable (Bitfield-Mask: 0x01)  */
#define I2C_Port_I2C_CFG_connect_in_standby_Pos                                                    \
    (29UL) /*!< connect_in_standby (Bit 29)                           */
#define I2C_Port_I2C_CFG_connect_in_standby_Msk                                                    \
    (0x20000000UL) /*!< connect_in_standby (Bitfield-Mask: 0x01)              */
#define I2C_Port_I2C_CFG_tx_dma_enable_Pos                                                         \
    (28UL) /*!< tx_dma_enable (Bit 28)                                */
#define I2C_Port_I2C_CFG_tx_dma_enable_Msk                                                         \
    (0x10000000UL) /*!< tx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_CFG_rx_dma_enable_Pos                                                         \
    (27UL) /*!< rx_dma_enable (Bit 27)                                */
#define I2C_Port_I2C_CFG_rx_dma_enable_Msk                                                         \
    (0x8000000UL) /*!< rx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_CFG_tx_int_enable_Pos                                                         \
    (26UL) /*!< tx_int_enable (Bit 26)                                */
#define I2C_Port_I2C_CFG_tx_int_enable_Msk                                                         \
    (0x4000000UL) /*!< tx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_CFG_rx_int_enable_Pos                                                         \
    (25UL) /*!< rx_int_enable (Bit 25)                                */
#define I2C_Port_I2C_CFG_rx_int_enable_Msk                                                         \
    (0x2000000UL) /*!< rx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_CFG_bus_error_int_enable_Pos                                                  \
    (24UL) /*!< bus_error_int_enable (Bit 24)                         */
#define I2C_Port_I2C_CFG_bus_error_int_enable_Msk                                                  \
    (0x1000000UL) /*!< bus_error_int_enable (Bitfield-Mask: 0x01)            */
#define I2C_Port_I2C_CFG_overrun_int_enable_Pos                                                    \
    (23UL) /*!< overrun_int_enable (Bit 23)                           */
#define I2C_Port_I2C_CFG_overrun_int_enable_Msk                                                    \
    (0x800000UL) /*!< overrun_int_enable (Bitfield-Mask: 0x01)              */
#define I2C_Port_I2C_CFG_stop_int_enable_Pos                                                       \
    (22UL) /*!< stop_int_enable (Bit 22)                              */
#define I2C_Port_I2C_CFG_stop_int_enable_Msk                                                       \
    (0x400000UL) /*!< stop_int_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_I2C_CFG_auto_ack_enable_Pos                                                       \
    (21UL) /*!< auto_ack_enable (Bit 21)                              */
#define I2C_Port_I2C_CFG_auto_ack_enable_Msk                                                       \
    (0x200000UL) /*!< auto_ack_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_I2C_CFG_slave_prescale_Pos                                                        \
    (16UL) /*!< slave_prescale (Bit 16)                               */
#define I2C_Port_I2C_CFG_slave_prescale_Msk                                                        \
    (0x1f0000UL) /*!< slave_prescale (Bitfield-Mask: 0x1f)                  */
#define I2C_Port_I2C_CFG_master_prescale_Pos                                                       \
    (8UL) /*!< master_prescale (Bit 8)                               */
#define I2C_Port_I2C_CFG_master_prescale_Msk                                                       \
    (0xff00UL) /*!< master_prescale (Bitfield-Mask: 0xff)                 */
#define I2C_Port_I2C_CFG_slave_address_Pos                                                         \
    (1UL) /*!< slave_address (Bit 1)                                 */
#define I2C_Port_I2C_CFG_slave_address_Msk                                                         \
    (0xfeUL) /*!< slave_address (Bitfield-Mask: 0x7f)                   */
#define I2C_Port_I2C_CFG_slave_Pos                                                                 \
    (0UL) /*!< slave (Bit 0)                                         */
#define I2C_Port_I2C_CFG_slave_Msk                                                                 \
    (0x1UL) /*!< slave (Bitfield-Mask: 0x01)                           */
/* =======================================================  I2C1_CTRL  ======================================================= */
#define I2C_Port_I2C_CTRL_last_data_status_Pos                                                     \
    (9UL) /*!< last_data_status (Bit 9)                              */
#define I2C_Port_I2C_CTRL_last_data_status_Msk                                                     \
    (0x200UL) /*!< last_data_status (Bitfield-Mask: 0x01)                */
#define I2C_Port_I2C_CTRL_enable_status_Pos                                                        \
    (8UL) /*!< enable_status (Bit 8)                                 */
#define I2C_Port_I2C_CTRL_enable_status_Msk                                                        \
    (0x100UL) /*!< enable_status (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_CTRL_last_data_Pos                                                            \
    (6UL) /*!< last_data (Bit 6)                                     */
#define I2C_Port_I2C_CTRL_last_data_Msk                                                            \
    (0x40UL) /*!< last_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_I2C_CTRL_stop_Pos                                                                 \
    (5UL) /*!< stop (Bit 5)                                          */
#define I2C_Port_I2C_CTRL_stop_Msk                                                                 \
    (0x20UL) /*!< stop (Bitfield-Mask: 0x01)                            */
#define I2C_Port_I2C_CTRL_nack_Pos                                                                 \
    (4UL) /*!< nack (Bit 4)                                          */
#define I2C_Port_I2C_CTRL_nack_Msk                                                                 \
    (0x10UL) /*!< nack (Bitfield-Mask: 0x01)                            */
#define I2C_Port_I2C_CTRL_ack_Pos                                                                  \
    (3UL) /*!< ack (Bit 3)                                           */
#define I2C_Port_I2C_CTRL_ack_Msk                                                                  \
    (0x8UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_I2C_CTRL_reset_Pos                                                                \
    (2UL) /*!< reset (Bit 2)                                         */
#define I2C_Port_I2C_CTRL_reset_Msk                                                                \
    (0x4UL) /*!< reset (Bitfield-Mask: 0x01)                           */
#define I2C_Port_I2C_CTRL_disable_i2c_Pos                                                          \
    (1UL) /*!< disable_i2c (Bit 1)                                   */
#define I2C_Port_I2C_CTRL_disable_i2c_Msk                                                          \
    (0x2UL) /*!< disable_i2c (Bitfield-Mask: 0x01)                     */
#define I2C_Port_I2C_CTRL_enable_Pos                                                               \
    (0UL) /*!< enable (Bit 0)                                        */
#define I2C_Port_I2C_CTRL_enable_Msk                                                               \
    (0x1UL) /*!< enable (Bitfield-Mask: 0x01)                          */
/* ====================================================  I2C1_ADDR_START  ==================================================== */
#define I2C_Port_I2C_ADDR_START_address_Pos                                                        \
    (1UL) /*!< address (Bit 1)                                       */
#define I2C_Port_I2C_ADDR_START_address_Msk                                                        \
    (0xfeUL) /*!< address (Bitfield-Mask: 0x7f)                         */
#define I2C_Port_I2C_ADDR_START_read_write_Pos                                                     \
    (0UL) /*!< read_write (Bit 0)                                    */
#define I2C_Port_I2C_ADDR_START_read_write_Msk                                                     \
    (0x1UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
/* ======================================================  I2C1_STATUS  ====================================================== */
#define I2C_Port_I2C_STATUS_stop_or_repeated_start_detected_Pos                                    \
    (26UL) /*!< stop_or_repeated_start_detected (Bit 26)        */
#define I2C_Port_I2C_STATUS_stop_or_repeated_start_detected_Msk                                    \
    (0x4000000UL) /*!< stop_or_repeated_start_detected (Bitfield-Mask: 0x01) */
#define I2C_Port_I2C_STATUS_repeated_start_detected_Pos                                            \
    (25UL) /*!< repeated_start_detected (Bit 25)                      */
#define I2C_Port_I2C_STATUS_repeated_start_detected_Msk                                            \
    (0x2000000UL) /*!< repeated_start_detected (Bitfield-Mask: 0x01)    */
#define I2C_Port_I2C_STATUS_bus_error_Pos                                                          \
    (22UL) /*!< bus_error (Bit 22)                                    */
#define I2C_Port_I2C_STATUS_bus_error_Msk                                                          \
    (0x400000UL) /*!< bus_error (Bitfield-Mask: 0x01)                       */
#define I2C_Port_I2C_STATUS_busy_Pos                                                               \
    (21UL) /*!< busy (Bit 21)                                         */
#define I2C_Port_I2C_STATUS_busy_Msk                                                               \
    (0x200000UL) /*!< busy (Bitfield-Mask: 0x01)                            */
#define I2C_Port_I2C_STATUS_start_pending_Pos                                                      \
    (20UL) /*!< start_pending (Bit 20)                                */
#define I2C_Port_I2C_STATUS_start_pending_Msk                                                      \
    (0x100000UL) /*!< start_pending (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_STATUS_master_mode_Pos                                                        \
    (19UL) /*!< master_mode (Bit 19)                                  */
#define I2C_Port_I2C_STATUS_master_mode_Msk                                                        \
    (0x80000UL) /*!< master_mode (Bitfield-Mask: 0x01)                     */
#define I2C_Port_I2C_STATUS_stop_detected_Pos                                                      \
    (18UL) /*!< stop_detected (Bit 18)                                */
#define I2C_Port_I2C_STATUS_stop_detected_Msk                                                      \
    (0x40000UL) /*!< stop_detected (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_STATUS_data_event_Pos                                                         \
    (17UL) /*!< data_event (Bit 17)                                   */
#define I2C_Port_I2C_STATUS_data_event_Msk                                                         \
    (0x20000UL) /*!< data_event (Bitfield-Mask: 0x01)                      */
#define I2C_Port_I2C_STATUS_tx_req_Pos                                                             \
    (16UL) /*!< tx_req (Bit 16)                                       */
#define I2C_Port_I2C_STATUS_tx_req_Msk                                                             \
    (0x10000UL) /*!< tx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_I2C_STATUS_rx_req_Pos                                                             \
    (15UL) /*!< rx_req (Bit 15)                                       */
#define I2C_Port_I2C_STATUS_rx_req_Msk                                                             \
    (0x8000UL) /*!< rx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_I2C_STATUS_clk_stretch_Pos                                                        \
    (14UL) /*!< clk_stretch (Bit 14)                                  */
#define I2C_Port_I2C_STATUS_clk_stretch_Msk                                                        \
    (0x4000UL) /*!< clk_stretch (Bitfield-Mask: 0x01)                     */
#define I2C_Port_I2C_STATUS_line_free_Pos                                                          \
    (13UL) /*!< line_free (Bit 13)                                    */
#define I2C_Port_I2C_STATUS_line_free_Msk                                                          \
    (0x2000UL) /*!< line_free (Bitfield-Mask: 0x01)                       */
#define I2C_Port_I2C_STATUS_addr_data_Pos                                                          \
    (12UL) /*!< addr_data (Bit 12)                                    */
#define I2C_Port_I2C_STATUS_addr_data_Msk                                                          \
    (0x1000UL) /*!< addr_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_I2C_STATUS_read_write_Pos                                                         \
    (11UL) /*!< read_write (Bit 11)                                   */
#define I2C_Port_I2C_STATUS_read_write_Msk                                                         \
    (0x800UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
#define I2C_Port_I2C_STATUS_gen_call_Pos                                                           \
    (10UL) /*!< gen_call (Bit 10)                                     */
#define I2C_Port_I2C_STATUS_gen_call_Msk                                                           \
    (0x400UL) /*!< gen_call (Bitfield-Mask: 0x01)                        */
#define I2C_Port_I2C_STATUS_ack_Pos                                                                \
    (9UL) /*!< ack (Bit 9)                                           */
#define I2C_Port_I2C_STATUS_ack_Msk                                                                \
    (0x200UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_I2C_STATUS_overrun_Pos                                                            \
    (8UL) /*!< overrun (Bit 8)                                       */
#define I2C_Port_I2C_STATUS_overrun_Msk                                                            \
    (0x100UL) /*!< overrun (Bitfield-Mask: 0x01)                         */
#define I2C_Port_I2C_STATUS_tx_req_set_Pos                                                         \
    (4UL) /*!< tx_req_set (Bit 4)                                    */
#define I2C_Port_I2C_STATUS_tx_req_set_Msk                                                         \
    (0x10UL) /*!< tx_req_set (Bitfield-Mask: 0x01)                      */
#define I2C_Port_I2C_STATUS_repeated_start_detected_clear_Pos                                      \
    (3UL) /*!< repeated_start_detected_clear (Bit 3)              */
#define I2C_Port_I2C_STATUS_repeated_start_detected_clear_Msk                                      \
    (0x8UL) /*!< repeated_start_detected_clear (Bitfield-Mask: 0x01) */
#define I2C_Port_I2C_STATUS_stop_detected_clear_Pos                                                \
    (2UL) /*!< stop_detected_clear (Bit 2)                           */
#define I2C_Port_I2C_STATUS_stop_detected_clear_Msk                                                \
    (0x4UL) /*!< stop_detected_clear (Bitfield-Mask: 0x01)             */
#define I2C_Port_I2C_STATUS_bus_error_clear_Pos                                                    \
    (1UL) /*!< bus_error_clear (Bit 1)                               */
#define I2C_Port_I2C_STATUS_bus_error_clear_Msk                                                    \
    (0x2UL) /*!< bus_error_clear (Bitfield-Mask: 0x01)                 */
#define I2C_Port_I2C_STATUS_overrun_clear_Pos                                                      \
    (0UL) /*!< overrun_clear (Bit 0)                                 */
#define I2C_Port_I2C_STATUS_overrun_clear_Msk                                                      \
    (0x1UL) /*!< overrun_clear (Bitfield-Mask: 0x01)                   */
/* =====================================================  I2C1_TX_DATA  ====================================================== */
#define I2C_Port_I2C_TX_DATA_tx_data_Pos                                                           \
    (0UL) /*!< tx_data (Bit 0)                                       */
#define I2C_Port_I2C_TX_DATA_tx_data_Msk                                                           \
    (0xffUL) /*!< tx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C1_RX_DATA  ====================================================== */
#define I2C_Port_I2C_RX_DATA_rx_data_Pos                                                           \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_I2C_RX_DATA_rx_data_Msk                                                           \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* ==================================================  I2C1_RX_DATA_MIRROR  ================================================== */
#define I2C_Port_I2C_RX_DATA_MIRROR_rx_data_Pos                                                    \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_I2C_RX_DATA_MIRROR_rx_data_Msk                                                    \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C1_INT_CFG  ====================================================== */
#define I2C_Port_I2C_INT_CFG_int_io_int_typ_Pos                                                    \
    (3UL) /*!< int_io_int_typ (Bit 3)                                */
#define I2C_Port_I2C_INT_CFG_int_io_int_typ_Msk                                                    \
    (0x8UL) /*!< int_io_int_typ (Bitfield-Mask: 0x01)                  */
#define I2C_Port_I2C_INT_CFG_int_io_int_pol_Pos                                                    \
    (2UL) /*!< int_io_int_pol (Bit 2)                                */
#define I2C_Port_I2C_INT_CFG_int_io_int_pol_Msk                                                    \
    (0x4UL) /*!< int_io_int_pol (Bitfield-Mask: 0x01)                  */
#define I2C_Port_I2C_INT_CFG_int_io_int_en_Pos                                                     \
    (1UL) /*!< int_io_int_en (Bit 1)                                 */
#define I2C_Port_I2C_INT_CFG_int_io_int_en_Msk                                                     \
    (0x2UL) /*!< int_io_int_en (Bitfield-Mask: 0x01)                   */
#define I2C_Port_I2C_INT_CFG_int_io_dir_Pos                                                        \
    (0UL) /*!< int_io_dir (Bit 0)                                    */
#define I2C_Port_I2C_INT_CFG_int_io_dir_Msk                                                        \
    (0x1UL) /*!< int_io_dir (Bitfield-Mask: 0x01)                      */
/* =====================================================  I2C1_INT_OUT  ====================================================== */
#define I2C_Port_I2C_INT_OUT_int_out_Pos                                                           \
    (0UL) /*!< int_out (Bit 0)                                       */
#define I2C_Port_I2C_INT_OUT_int_out_Msk                                                           \
    (0x1UL) /*!< int_out (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C1_INT_IN  ====================================================== */
#define I2C_Port_I2C_INT_IN_int_in_Pos                                                             \
    (0UL) /*!< int_in (Bit 0)                                        */
#define I2C_Port_I2C_INT_IN_int_in_Msk                                                             \
    (0x1UL) /*!< int_in (Bitfield-Mask: 0x01)                          */
/* =====================================================  I2C1_INT_STS  ====================================================== */
#define I2C_Port_I2C_INT_STS_int_sts_Pos                                                           \
    (0UL) /*!< int_sts (Bit 0)                                       */
#define I2C_Port_I2C_INT_STS_int_sts_Msk                                                           \
    (0x1UL) /*!< int_sts (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C1_ID_NUM  ====================================================== */
#define I2C_Port_I2C_ID_NUM_i2c_watchdog_Pos                                                       \
    (22UL) /*!< i2c_watchdog (Bit 22)                                 */
#define I2C_Port_I2C_ID_NUM_i2c_watchdog_Msk                                                       \
    (0x400000UL) /*!< i2c_watchdog (Bitfield-Mask: 0x01)                    */
#define I2C_Port_I2C_ID_NUM_i2c_debug_Pos                                                          \
    (21UL) /*!< i2c_debug (Bit 21)                                    */
#define I2C_Port_I2C_ID_NUM_i2c_debug_Msk                                                          \
    (0x200000UL) /*!< i2c_debug (Bitfield-Mask: 0x01)                       */
#define I2C_Port_I2C_ID_NUM_i2c_dma_Pos                                                            \
    (20UL) /*!< i2c_dma (Bit 20)                                      */
#define I2C_Port_I2C_ID_NUM_i2c_dma_Msk                                                            \
    (0x100000UL) /*!< i2c_dma (Bitfield-Mask: 0x01)                         */
#define I2C_Port_I2C_ID_NUM_i2c_number_Pos                                                         \
    (16UL) /*!< i2c_number (Bit 16)                                   */
#define I2C_Port_I2C_ID_NUM_i2c_number_Msk                                                         \
    (0xf0000UL) /*!< i2c_number (Bitfield-Mask: 0x0f)                      */
#define I2C_Port_I2C_ID_NUM_i2c_major_revision_Pos                                                 \
    (8UL) /*!< i2c_major_revision (Bit 8)                            */
#define I2C_Port_I2C_ID_NUM_i2c_major_revision_Msk                                                 \
    (0xff00UL) /*!< i2c_major_revision (Bitfield-Mask: 0xff)              */
#define I2C_Port_I2C_ID_NUM_i2c_minor_revision_Pos                                                 \
    (0UL) /*!< i2c_minor_revision (Bit 0)                            */
#define I2C_Port_I2C_ID_NUM_i2c_minor_revision_Msk                                                 \
    (0xffUL) /*!< i2c_minor_revision (Bitfield-Mask: 0xff)              */

/* =========================================================================================================================== */
/* ================                                        I2C_Port_2                                         ================ */
/* =========================================================================================================================== */
#if 0 /*TODO - code refactoring clean-up*/
/* =======================================================  I2C2_CFG  ======================================================== */
#define I2C_Port_2_I2C2_CFG_repeated_start_int_enable_Pos                                          \
    (30UL) /*!< repeated_start_int_enable (Bit 30)                    */
#define I2C_Port_2_I2C2_CFG_repeated_start_int_enable_Msk                                          \
    (0x40000000UL) /*!< repeated_start_int_enable (Bitfield-Mask: 0x01)  */
#define I2C_Port_2_I2C2_CFG_connect_in_standby_Pos                                                 \
    (29UL) /*!< connect_in_standby (Bit 29)                           */
#define I2C_Port_2_I2C2_CFG_connect_in_standby_Msk                                                 \
    (0x20000000UL) /*!< connect_in_standby (Bitfield-Mask: 0x01)              */
#define I2C_Port_2_I2C2_CFG_tx_dma_enable_Pos                                                      \
    (28UL) /*!< tx_dma_enable (Bit 28)                                */
#define I2C_Port_2_I2C2_CFG_tx_dma_enable_Msk                                                      \
    (0x10000000UL) /*!< tx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_CFG_rx_dma_enable_Pos                                                      \
    (27UL) /*!< rx_dma_enable (Bit 27)                                */
#define I2C_Port_2_I2C2_CFG_rx_dma_enable_Msk                                                      \
    (0x8000000UL) /*!< rx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_CFG_tx_int_enable_Pos                                                      \
    (26UL) /*!< tx_int_enable (Bit 26)                                */
#define I2C_Port_2_I2C2_CFG_tx_int_enable_Msk                                                      \
    (0x4000000UL) /*!< tx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_CFG_rx_int_enable_Pos                                                      \
    (25UL) /*!< rx_int_enable (Bit 25)                                */
#define I2C_Port_2_I2C2_CFG_rx_int_enable_Msk                                                      \
    (0x2000000UL) /*!< rx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_CFG_bus_error_int_enable_Pos                                               \
    (24UL) /*!< bus_error_int_enable (Bit 24)                         */
#define I2C_Port_2_I2C2_CFG_bus_error_int_enable_Msk                                               \
    (0x1000000UL) /*!< bus_error_int_enable (Bitfield-Mask: 0x01)            */
#define I2C_Port_2_I2C2_CFG_overrun_int_enable_Pos                                                 \
    (23UL) /*!< overrun_int_enable (Bit 23)                           */
#define I2C_Port_2_I2C2_CFG_overrun_int_enable_Msk                                                 \
    (0x800000UL) /*!< overrun_int_enable (Bitfield-Mask: 0x01)              */
#define I2C_Port_2_I2C2_CFG_stop_int_enable_Pos                                                    \
    (22UL) /*!< stop_int_enable (Bit 22)                              */
#define I2C_Port_2_I2C2_CFG_stop_int_enable_Msk                                                    \
    (0x400000UL) /*!< stop_int_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_2_I2C2_CFG_auto_ack_enable_Pos                                                    \
    (21UL) /*!< auto_ack_enable (Bit 21)                              */
#define I2C_Port_2_I2C2_CFG_auto_ack_enable_Msk                                                    \
    (0x200000UL) /*!< auto_ack_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_2_I2C2_CFG_slave_prescale_Pos                                                     \
    (16UL) /*!< slave_prescale (Bit 16)                               */
#define I2C_Port_2_I2C2_CFG_slave_prescale_Msk                                                     \
    (0x1f0000UL) /*!< slave_prescale (Bitfield-Mask: 0x1f)                  */
#define I2C_Port_2_I2C2_CFG_master_prescale_Pos                                                    \
    (8UL) /*!< master_prescale (Bit 8)                               */
#define I2C_Port_2_I2C2_CFG_master_prescale_Msk                                                    \
    (0xff00UL) /*!< master_prescale (Bitfield-Mask: 0xff)                 */
#define I2C_Port_2_I2C2_CFG_slave_address_Pos                                                      \
    (1UL) /*!< slave_address (Bit 1)                                 */
#define I2C_Port_2_I2C2_CFG_slave_address_Msk                                                      \
    (0xfeUL) /*!< slave_address (Bitfield-Mask: 0x7f)                   */
#define I2C_Port_2_I2C2_CFG_slave_Pos                                                              \
    (0UL) /*!< slave (Bit 0)                                         */
#define I2C_Port_2_I2C2_CFG_slave_Msk                                                              \
    (0x1UL) /*!< slave (Bitfield-Mask: 0x01)                           */
/* =======================================================  I2C2_CTRL  ======================================================= */
#define I2C_Port_2_I2C2_CTRL_last_data_status_Pos                                                  \
    (9UL) /*!< last_data_status (Bit 9)                              */
#define I2C_Port_2_I2C2_CTRL_last_data_status_Msk                                                  \
    (0x200UL) /*!< last_data_status (Bitfield-Mask: 0x01)                */
#define I2C_Port_2_I2C2_CTRL_enable_status_Pos                                                     \
    (8UL) /*!< enable_status (Bit 8)                                 */
#define I2C_Port_2_I2C2_CTRL_enable_status_Msk                                                     \
    (0x100UL) /*!< enable_status (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_CTRL_last_data_Pos                                                         \
    (6UL) /*!< last_data (Bit 6)                                     */
#define I2C_Port_2_I2C2_CTRL_last_data_Msk                                                         \
    (0x40UL) /*!< last_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_2_I2C2_CTRL_stop_Pos                                                              \
    (5UL) /*!< stop (Bit 5)                                          */
#define I2C_Port_2_I2C2_CTRL_stop_Msk                                                              \
    (0x20UL) /*!< stop (Bitfield-Mask: 0x01)                            */
#define I2C_Port_2_I2C2_CTRL_nack_Pos                                                              \
    (4UL) /*!< nack (Bit 4)                                          */
#define I2C_Port_2_I2C2_CTRL_nack_Msk                                                              \
    (0x10UL) /*!< nack (Bitfield-Mask: 0x01)                            */
#define I2C_Port_2_I2C2_CTRL_ack_Pos                                                               \
    (3UL) /*!< ack (Bit 3)                                           */
#define I2C_Port_2_I2C2_CTRL_ack_Msk                                                               \
    (0x8UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_2_I2C2_CTRL_reset_Pos                                                             \
    (2UL) /*!< reset (Bit 2)                                         */
#define I2C_Port_2_I2C2_CTRL_reset_Msk                                                             \
    (0x4UL) /*!< reset (Bitfield-Mask: 0x01)                           */
#define I2C_Port_2_I2C2_CTRL_disable_i2c_Pos                                                       \
    (1UL) /*!< disable_i2c (Bit 1)                                   */
#define I2C_Port_2_I2C2_CTRL_disable_i2c_Msk                                                       \
    (0x2UL) /*!< disable_i2c (Bitfield-Mask: 0x01)                     */
#define I2C_Port_2_I2C2_CTRL_enable_Pos                                                            \
    (0UL) /*!< enable (Bit 0)                                        */
#define I2C_Port_2_I2C2_CTRL_enable_Msk                                                            \
    (0x1UL) /*!< enable (Bitfield-Mask: 0x01)                          */
/* ====================================================  I2C2_ADDR_START  ==================================================== */
#define I2C_Port_2_I2C2_ADDR_START_address_Pos                                                     \
    (1UL) /*!< address (Bit 1)                                       */
#define I2C_Port_2_I2C2_ADDR_START_address_Msk                                                     \
    (0xfeUL) /*!< address (Bitfield-Mask: 0x7f)                         */
#define I2C_Port_2_I2C2_ADDR_START_read_write_Pos                                                  \
    (0UL) /*!< read_write (Bit 0)                                    */
#define I2C_Port_2_I2C2_ADDR_START_read_write_Msk                                                  \
    (0x1UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
/* ======================================================  I2C2_STATUS  ====================================================== */
#define I2C_Port_2_I2C2_STATUS_stop_or_repeated_start_detected_Pos                                 \
    (26UL) /*!< stop_or_repeated_start_detected (Bit 26)        */
#define I2C_Port_2_I2C2_STATUS_stop_or_repeated_start_detected_Msk                                 \
    (0x4000000UL) /*!< stop_or_repeated_start_detected (Bitfield-Mask: 0x01) */
#define I2C_Port_2_I2C2_STATUS_repeated_start_detected_Pos                                         \
    (25UL) /*!< repeated_start_detected (Bit 25)                      */
#define I2C_Port_2_I2C2_STATUS_repeated_start_detected_Msk                                         \
    (0x2000000UL) /*!< repeated_start_detected (Bitfield-Mask: 0x01)    */
#define I2C_Port_2_I2C2_STATUS_bus_error_Pos                                                       \
    (22UL) /*!< bus_error (Bit 22)                                    */
#define I2C_Port_2_I2C2_STATUS_bus_error_Msk                                                       \
    (0x400000UL) /*!< bus_error (Bitfield-Mask: 0x01)                       */
#define I2C_Port_2_I2C2_STATUS_busy_Pos                                                            \
    (21UL) /*!< busy (Bit 21)                                         */
#define I2C_Port_2_I2C2_STATUS_busy_Msk                                                            \
    (0x200000UL) /*!< busy (Bitfield-Mask: 0x01)                            */
#define I2C_Port_2_I2C2_STATUS_start_pending_Pos                                                   \
    (20UL) /*!< start_pending (Bit 20)                                */
#define I2C_Port_2_I2C2_STATUS_start_pending_Msk                                                   \
    (0x100000UL) /*!< start_pending (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_STATUS_master_mode_Pos                                                     \
    (19UL) /*!< master_mode (Bit 19)                                  */
#define I2C_Port_2_I2C2_STATUS_master_mode_Msk                                                     \
    (0x80000UL) /*!< master_mode (Bitfield-Mask: 0x01)                     */
#define I2C_Port_2_I2C2_STATUS_stop_detected_Pos                                                   \
    (18UL) /*!< stop_detected (Bit 18)                                */
#define I2C_Port_2_I2C2_STATUS_stop_detected_Msk                                                   \
    (0x40000UL) /*!< stop_detected (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_STATUS_data_event_Pos                                                      \
    (17UL) /*!< data_event (Bit 17)                                   */
#define I2C_Port_2_I2C2_STATUS_data_event_Msk                                                      \
    (0x20000UL) /*!< data_event (Bitfield-Mask: 0x01)                      */
#define I2C_Port_2_I2C2_STATUS_tx_req_Pos                                                          \
    (16UL) /*!< tx_req (Bit 16)                                       */
#define I2C_Port_2_I2C2_STATUS_tx_req_Msk                                                          \
    (0x10000UL) /*!< tx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_2_I2C2_STATUS_rx_req_Pos                                                          \
    (15UL) /*!< rx_req (Bit 15)                                       */
#define I2C_Port_2_I2C2_STATUS_rx_req_Msk                                                          \
    (0x8000UL) /*!< rx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_2_I2C2_STATUS_clk_stretch_Pos                                                     \
    (14UL) /*!< clk_stretch (Bit 14)                                  */
#define I2C_Port_2_I2C2_STATUS_clk_stretch_Msk                                                     \
    (0x4000UL) /*!< clk_stretch (Bitfield-Mask: 0x01)                     */
#define I2C_Port_2_I2C2_STATUS_line_free_Pos                                                       \
    (13UL) /*!< line_free (Bit 13)                                    */
#define I2C_Port_2_I2C2_STATUS_line_free_Msk                                                       \
    (0x2000UL) /*!< line_free (Bitfield-Mask: 0x01)                       */
#define I2C_Port_2_I2C2_STATUS_addr_data_Pos                                                       \
    (12UL) /*!< addr_data (Bit 12)                                    */
#define I2C_Port_2_I2C2_STATUS_addr_data_Msk                                                       \
    (0x1000UL) /*!< addr_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_2_I2C2_STATUS_read_write_Pos                                                      \
    (11UL) /*!< read_write (Bit 11)                                   */
#define I2C_Port_2_I2C2_STATUS_read_write_Msk                                                      \
    (0x800UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
#define I2C_Port_2_I2C2_STATUS_gen_call_Pos                                                        \
    (10UL) /*!< gen_call (Bit 10)                                     */
#define I2C_Port_2_I2C2_STATUS_gen_call_Msk                                                        \
    (0x400UL) /*!< gen_call (Bitfield-Mask: 0x01)                        */
#define I2C_Port_2_I2C2_STATUS_ack_Pos                                                             \
    (9UL) /*!< ack (Bit 9)                                           */
#define I2C_Port_2_I2C2_STATUS_ack_Msk                                                             \
    (0x200UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_2_I2C2_STATUS_overrun_Pos                                                         \
    (8UL) /*!< overrun (Bit 8)                                       */
#define I2C_Port_2_I2C2_STATUS_overrun_Msk                                                         \
    (0x100UL) /*!< overrun (Bitfield-Mask: 0x01)                         */
#define I2C_Port_2_I2C2_STATUS_tx_req_set_Pos                                                      \
    (4UL) /*!< tx_req_set (Bit 4)                                    */
#define I2C_Port_2_I2C2_STATUS_tx_req_set_Msk                                                      \
    (0x10UL) /*!< tx_req_set (Bitfield-Mask: 0x01)                      */
#define I2C_Port_2_I2C2_STATUS_repeated_start_detected_clear_Pos                                   \
    (3UL) /*!< repeated_start_detected_clear (Bit 3)              */
#define I2C_Port_2_I2C2_STATUS_repeated_start_detected_clear_Msk                                   \
    (0x8UL) /*!< repeated_start_detected_clear (Bitfield-Mask: 0x01) */
#define I2C_Port_2_I2C2_STATUS_stop_detected_clear_Pos                                             \
    (2UL) /*!< stop_detected_clear (Bit 2)                           */
#define I2C_Port_2_I2C2_STATUS_stop_detected_clear_Msk                                             \
    (0x4UL) /*!< stop_detected_clear (Bitfield-Mask: 0x01)             */
#define I2C_Port_2_I2C2_STATUS_bus_error_clear_Pos                                                 \
    (1UL) /*!< bus_error_clear (Bit 1)                               */
#define I2C_Port_2_I2C2_STATUS_bus_error_clear_Msk                                                 \
    (0x2UL) /*!< bus_error_clear (Bitfield-Mask: 0x01)                 */
#define I2C_Port_2_I2C2_STATUS_overrun_clear_Pos                                                   \
    (0UL) /*!< overrun_clear (Bit 0)                                 */
#define I2C_Port_2_I2C2_STATUS_overrun_clear_Msk                                                   \
    (0x1UL) /*!< overrun_clear (Bitfield-Mask: 0x01)                   */
/* =====================================================  I2C2_TX_DATA  ====================================================== */
#define I2C_Port_2_I2C2_TX_DATA_tx_data_Pos                                                        \
    (0UL) /*!< tx_data (Bit 0)                                       */
#define I2C_Port_2_I2C2_TX_DATA_tx_data_Msk                                                        \
    (0xffUL) /*!< tx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C2_RX_DATA  ====================================================== */
#define I2C_Port_2_I2C2_RX_DATA_rx_data_Pos                                                        \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_2_I2C2_RX_DATA_rx_data_Msk                                                        \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* ==================================================  I2C2_RX_DATA_MIRROR  ================================================== */
#define I2C_Port_2_I2C2_RX_DATA_MIRROR_rx_data_Pos                                                 \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_2_I2C2_RX_DATA_MIRROR_rx_data_Msk                                                 \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C2_INT_CFG  ====================================================== */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_typ_Pos                                                 \
    (3UL) /*!< int_io_int_typ (Bit 3)                                */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_typ_Msk                                                 \
    (0x8UL) /*!< int_io_int_typ (Bitfield-Mask: 0x01)                  */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_pol_Pos                                                 \
    (2UL) /*!< int_io_int_pol (Bit 2)                                */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_pol_Msk                                                 \
    (0x4UL) /*!< int_io_int_pol (Bitfield-Mask: 0x01)                  */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_en_Pos                                                  \
    (1UL) /*!< int_io_int_en (Bit 1)                                 */
#define I2C_Port_2_I2C2_INT_CFG_int_io_int_en_Msk                                                  \
    (0x2UL) /*!< int_io_int_en (Bitfield-Mask: 0x01)                   */
#define I2C_Port_2_I2C2_INT_CFG_int_io_dir_Pos                                                     \
    (0UL) /*!< int_io_dir (Bit 0)                                    */
#define I2C_Port_2_I2C2_INT_CFG_int_io_dir_Msk                                                     \
    (0x1UL) /*!< int_io_dir (Bitfield-Mask: 0x01)                      */
/* =====================================================  I2C2_INT_OUT  ====================================================== */
#define I2C_Port_2_I2C2_INT_OUT_int_out_Pos                                                        \
    (0UL) /*!< int_out (Bit 0)                                       */
#define I2C_Port_2_I2C2_INT_OUT_int_out_Msk                                                        \
    (0x1UL) /*!< int_out (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C2_INT_IN  ====================================================== */
#define I2C_Port_2_I2C2_INT_IN_int_in_Pos                                                          \
    (0UL) /*!< int_in (Bit 0)                                        */
#define I2C_Port_2_I2C2_INT_IN_int_in_Msk                                                          \
    (0x1UL) /*!< int_in (Bitfield-Mask: 0x01)                          */
/* =====================================================  I2C2_INT_STS  ====================================================== */
#define I2C_Port_2_I2C2_INT_STS_int_sts_Pos                                                        \
    (0UL) /*!< int_sts (Bit 0)                                       */
#define I2C_Port_2_I2C2_INT_STS_int_sts_Msk                                                        \
    (0x1UL) /*!< int_sts (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C2_ID_NUM  ====================================================== */
#define I2C_Port_2_I2C2_ID_NUM_i2c_watchdog_Pos                                                    \
    (22UL) /*!< i2c_watchdog (Bit 22)                                 */
#define I2C_Port_2_I2C2_ID_NUM_i2c_watchdog_Msk                                                    \
    (0x400000UL) /*!< i2c_watchdog (Bitfield-Mask: 0x01)                    */
#define I2C_Port_2_I2C2_ID_NUM_i2c_debug_Pos                                                       \
    (21UL) /*!< i2c_debug (Bit 21)                                    */
#define I2C_Port_2_I2C2_ID_NUM_i2c_debug_Msk                                                       \
    (0x200000UL) /*!< i2c_debug (Bitfield-Mask: 0x01)                       */
#define I2C_Port_2_I2C2_ID_NUM_i2c_dma_Pos                                                         \
    (20UL) /*!< i2c_dma (Bit 20)                                      */
#define I2C_Port_2_I2C2_ID_NUM_i2c_dma_Msk                                                         \
    (0x100000UL) /*!< i2c_dma (Bitfield-Mask: 0x01)                         */
#define I2C_Port_2_I2C2_ID_NUM_i2c_number_Pos                                                      \
    (16UL) /*!< i2c_number (Bit 16)                                   */
#define I2C_Port_2_I2C2_ID_NUM_i2c_number_Msk                                                      \
    (0xf0000UL) /*!< i2c_number (Bitfield-Mask: 0x0f)                      */
#define I2C_Port_2_I2C2_ID_NUM_i2c_major_revision_Pos                                              \
    (8UL) /*!< i2c_major_revision (Bit 8)                            */
#define I2C_Port_2_I2C2_ID_NUM_i2c_major_revision_Msk                                              \
    (0xff00UL) /*!< i2c_major_revision (Bitfield-Mask: 0xff)              */
#define I2C_Port_2_I2C2_ID_NUM_i2c_minor_revision_Pos                                              \
    (0UL) /*!< i2c_minor_revision (Bit 0)                            */
#define I2C_Port_2_I2C2_ID_NUM_i2c_minor_revision_Msk                                              \
    (0xffUL) /*!< i2c_minor_revision (Bitfield-Mask: 0xff)              */


/* =========================================================================================================================== */
/* ================                                        I2C_Port_3                                         ================ */
/* =========================================================================================================================== */

/* =======================================================  I2C3_CFG  ======================================================== */
#define I2C_Port_3_I2C3_CFG_repeated_start_int_enable_Pos                                          \
    (30UL) /*!< repeated_start_int_enable (Bit 30)                    */
#define I2C_Port_3_I2C3_CFG_repeated_start_int_enable_Msk                                          \
    (0x40000000UL) /*!< repeated_start_int_enable (Bitfield-Mask: 0x01)  */
#define I2C_Port_3_I2C3_CFG_connect_in_standby_Pos                                                 \
    (29UL) /*!< connect_in_standby (Bit 29)                           */
#define I2C_Port_3_I2C3_CFG_connect_in_standby_Msk                                                 \
    (0x20000000UL) /*!< connect_in_standby (Bitfield-Mask: 0x01)              */
#define I2C_Port_3_I2C3_CFG_tx_dma_enable_Pos                                                      \
    (28UL) /*!< tx_dma_enable (Bit 28)                                */
#define I2C_Port_3_I2C3_CFG_tx_dma_enable_Msk                                                      \
    (0x10000000UL) /*!< tx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_CFG_rx_dma_enable_Pos                                                      \
    (27UL) /*!< rx_dma_enable (Bit 27)                                */
#define I2C_Port_3_I2C3_CFG_rx_dma_enable_Msk                                                      \
    (0x8000000UL) /*!< rx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_CFG_tx_int_enable_Pos                                                      \
    (26UL) /*!< tx_int_enable (Bit 26)                                */
#define I2C_Port_3_I2C3_CFG_tx_int_enable_Msk                                                      \
    (0x4000000UL) /*!< tx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_CFG_rx_int_enable_Pos                                                      \
    (25UL) /*!< rx_int_enable (Bit 25)                                */
#define I2C_Port_3_I2C3_CFG_rx_int_enable_Msk                                                      \
    (0x2000000UL) /*!< rx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_CFG_bus_error_int_enable_Pos                                               \
    (24UL) /*!< bus_error_int_enable (Bit 24)                         */
#define I2C_Port_3_I2C3_CFG_bus_error_int_enable_Msk                                               \
    (0x1000000UL) /*!< bus_error_int_enable (Bitfield-Mask: 0x01)            */
#define I2C_Port_3_I2C3_CFG_overrun_int_enable_Pos                                                 \
    (23UL) /*!< overrun_int_enable (Bit 23)                           */
#define I2C_Port_3_I2C3_CFG_overrun_int_enable_Msk                                                 \
    (0x800000UL) /*!< overrun_int_enable (Bitfield-Mask: 0x01)              */
#define I2C_Port_3_I2C3_CFG_stop_int_enable_Pos                                                    \
    (22UL) /*!< stop_int_enable (Bit 22)                              */
#define I2C_Port_3_I2C3_CFG_stop_int_enable_Msk                                                    \
    (0x400000UL) /*!< stop_int_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_3_I2C3_CFG_auto_ack_enable_Pos                                                    \
    (21UL) /*!< auto_ack_enable (Bit 21)                              */
#define I2C_Port_3_I2C3_CFG_auto_ack_enable_Msk                                                    \
    (0x200000UL) /*!< auto_ack_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_3_I2C3_CFG_slave_prescale_Pos                                                     \
    (16UL) /*!< slave_prescale (Bit 16)                               */
#define I2C_Port_3_I2C3_CFG_slave_prescale_Msk                                                     \
    (0x1f0000UL) /*!< slave_prescale (Bitfield-Mask: 0x1f)                  */
#define I2C_Port_3_I2C3_CFG_master_prescale_Pos                                                    \
    (8UL) /*!< master_prescale (Bit 8)                               */
#define I2C_Port_3_I2C3_CFG_master_prescale_Msk                                                    \
    (0xff00UL) /*!< master_prescale (Bitfield-Mask: 0xff)                 */
#define I2C_Port_3_I2C3_CFG_slave_address_Pos                                                      \
    (1UL) /*!< slave_address (Bit 1)                                 */
#define I2C_Port_3_I2C3_CFG_slave_address_Msk                                                      \
    (0xfeUL) /*!< slave_address (Bitfield-Mask: 0x7f)                   */
#define I2C_Port_3_I2C3_CFG_slave_Pos                                                              \
    (0UL) /*!< slave (Bit 0)                                         */
#define I2C_Port_3_I2C3_CFG_slave_Msk                                                              \
    (0x1UL) /*!< slave (Bitfield-Mask: 0x01)                           */
/* =======================================================  I2C3_CTRL  ======================================================= */
#define I2C_Port_3_I2C3_CTRL_last_data_status_Pos                                                  \
    (9UL) /*!< last_data_status (Bit 9)                              */
#define I2C_Port_3_I2C3_CTRL_last_data_status_Msk                                                  \
    (0x200UL) /*!< last_data_status (Bitfield-Mask: 0x01)                */
#define I2C_Port_3_I2C3_CTRL_enable_status_Pos                                                     \
    (8UL) /*!< enable_status (Bit 8)                                 */
#define I2C_Port_3_I2C3_CTRL_enable_status_Msk                                                     \
    (0x100UL) /*!< enable_status (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_CTRL_last_data_Pos                                                         \
    (6UL) /*!< last_data (Bit 6)                                     */
#define I2C_Port_3_I2C3_CTRL_last_data_Msk                                                         \
    (0x40UL) /*!< last_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_3_I2C3_CTRL_stop_Pos                                                              \
    (5UL) /*!< stop (Bit 5)                                          */
#define I2C_Port_3_I2C3_CTRL_stop_Msk                                                              \
    (0x20UL) /*!< stop (Bitfield-Mask: 0x01)                            */
#define I2C_Port_3_I2C3_CTRL_nack_Pos                                                              \
    (4UL) /*!< nack (Bit 4)                                          */
#define I2C_Port_3_I2C3_CTRL_nack_Msk                                                              \
    (0x10UL) /*!< nack (Bitfield-Mask: 0x01)                            */
#define I2C_Port_3_I2C3_CTRL_ack_Pos                                                               \
    (3UL) /*!< ack (Bit 3)                                           */
#define I2C_Port_3_I2C3_CTRL_ack_Msk                                                               \
    (0x8UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_3_I2C3_CTRL_reset_Pos                                                             \
    (2UL) /*!< reset (Bit 2)                                         */
#define I2C_Port_3_I2C3_CTRL_reset_Msk                                                             \
    (0x4UL) /*!< reset (Bitfield-Mask: 0x01)                           */
#define I2C_Port_3_I2C3_CTRL_disable_i2c_Pos                                                       \
    (1UL) /*!< disable_i2c (Bit 1)                                   */
#define I2C_Port_3_I2C3_CTRL_disable_i2c_Msk                                                       \
    (0x2UL) /*!< disable_i2c (Bitfield-Mask: 0x01)                     */
#define I2C_Port_3_I2C3_CTRL_enable_Pos                                                            \
    (0UL) /*!< enable (Bit 0)                                        */
#define I2C_Port_3_I2C3_CTRL_enable_Msk                                                            \
    (0x1UL) /*!< enable (Bitfield-Mask: 0x01)                          */
/* ====================================================  I2C3_ADDR_START  ==================================================== */
#define I2C_Port_3_I2C3_ADDR_START_address_Pos                                                     \
    (1UL) /*!< address (Bit 1)                                       */
#define I2C_Port_3_I2C3_ADDR_START_address_Msk                                                     \
    (0xfeUL) /*!< address (Bitfield-Mask: 0x7f)                         */
#define I2C_Port_3_I2C3_ADDR_START_read_write_Pos                                                  \
    (0UL) /*!< read_write (Bit 0)                                    */
#define I2C_Port_3_I2C3_ADDR_START_read_write_Msk                                                  \
    (0x1UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
/* ======================================================  I2C3_STATUS  ====================================================== */
#define I2C_Port_3_I2C3_STATUS_stop_or_repeated_start_detected_Pos                                 \
    (26UL) /*!< stop_or_repeated_start_detected (Bit 26)        */
#define I2C_Port_3_I2C3_STATUS_stop_or_repeated_start_detected_Msk                                 \
    (0x4000000UL) /*!< stop_or_repeated_start_detected (Bitfield-Mask: 0x01) */
#define I2C_Port_3_I2C3_STATUS_repeated_start_detected_Pos                                         \
    (25UL) /*!< repeated_start_detected (Bit 25)                      */
#define I2C_Port_3_I2C3_STATUS_repeated_start_detected_Msk                                         \
    (0x2000000UL) /*!< repeated_start_detected (Bitfield-Mask: 0x01)    */
#define I2C_Port_3_I2C3_STATUS_bus_error_Pos                                                       \
    (22UL) /*!< bus_error (Bit 22)                                    */
#define I2C_Port_3_I2C3_STATUS_bus_error_Msk                                                       \
    (0x400000UL) /*!< bus_error (Bitfield-Mask: 0x01)                       */
#define I2C_Port_3_I2C3_STATUS_busy_Pos                                                            \
    (21UL) /*!< busy (Bit 21)                                         */
#define I2C_Port_3_I2C3_STATUS_busy_Msk                                                            \
    (0x200000UL) /*!< busy (Bitfield-Mask: 0x01)                            */
#define I2C_Port_3_I2C3_STATUS_start_pending_Pos                                                   \
    (20UL) /*!< start_pending (Bit 20)                                */
#define I2C_Port_3_I2C3_STATUS_start_pending_Msk                                                   \
    (0x100000UL) /*!< start_pending (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_STATUS_master_mode_Pos                                                     \
    (19UL) /*!< master_mode (Bit 19)                                  */
#define I2C_Port_3_I2C3_STATUS_master_mode_Msk                                                     \
    (0x80000UL) /*!< master_mode (Bitfield-Mask: 0x01)                     */
#define I2C_Port_3_I2C3_STATUS_stop_detected_Pos                                                   \
    (18UL) /*!< stop_detected (Bit 18)                                */
#define I2C_Port_3_I2C3_STATUS_stop_detected_Msk                                                   \
    (0x40000UL) /*!< stop_detected (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_STATUS_data_event_Pos                                                      \
    (17UL) /*!< data_event (Bit 17)                                   */
#define I2C_Port_3_I2C3_STATUS_data_event_Msk                                                      \
    (0x20000UL) /*!< data_event (Bitfield-Mask: 0x01)                      */
#define I2C_Port_3_I2C3_STATUS_tx_req_Pos                                                          \
    (16UL) /*!< tx_req (Bit 16)                                       */
#define I2C_Port_3_I2C3_STATUS_tx_req_Msk                                                          \
    (0x10000UL) /*!< tx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_3_I2C3_STATUS_rx_req_Pos                                                          \
    (15UL) /*!< rx_req (Bit 15)                                       */
#define I2C_Port_3_I2C3_STATUS_rx_req_Msk                                                          \
    (0x8000UL) /*!< rx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_3_I2C3_STATUS_clk_stretch_Pos                                                     \
    (14UL) /*!< clk_stretch (Bit 14)                                  */
#define I2C_Port_3_I2C3_STATUS_clk_stretch_Msk                                                     \
    (0x4000UL) /*!< clk_stretch (Bitfield-Mask: 0x01)                     */
#define I2C_Port_3_I2C3_STATUS_line_free_Pos                                                       \
    (13UL) /*!< line_free (Bit 13)                                    */
#define I2C_Port_3_I2C3_STATUS_line_free_Msk                                                       \
    (0x2000UL) /*!< line_free (Bitfield-Mask: 0x01)                       */
#define I2C_Port_3_I2C3_STATUS_addr_data_Pos                                                       \
    (12UL) /*!< addr_data (Bit 12)                                    */
#define I2C_Port_3_I2C3_STATUS_addr_data_Msk                                                       \
    (0x1000UL) /*!< addr_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_3_I2C3_STATUS_read_write_Pos                                                      \
    (11UL) /*!< read_write (Bit 11)                                   */
#define I2C_Port_3_I2C3_STATUS_read_write_Msk                                                      \
    (0x800UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
#define I2C_Port_3_I2C3_STATUS_gen_call_Pos                                                        \
    (10UL) /*!< gen_call (Bit 10)                                     */
#define I2C_Port_3_I2C3_STATUS_gen_call_Msk                                                        \
    (0x400UL) /*!< gen_call (Bitfield-Mask: 0x01)                        */
#define I2C_Port_3_I2C3_STATUS_ack_Pos                                                             \
    (9UL) /*!< ack (Bit 9)                                           */
#define I2C_Port_3_I2C3_STATUS_ack_Msk                                                             \
    (0x200UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_3_I2C3_STATUS_overrun_Pos                                                         \
    (8UL) /*!< overrun (Bit 8)                                       */
#define I2C_Port_3_I2C3_STATUS_overrun_Msk                                                         \
    (0x100UL) /*!< overrun (Bitfield-Mask: 0x01)                         */
#define I2C_Port_3_I2C3_STATUS_tx_req_set_Pos                                                      \
    (4UL) /*!< tx_req_set (Bit 4)                                    */
#define I2C_Port_3_I2C3_STATUS_tx_req_set_Msk                                                      \
    (0x10UL) /*!< tx_req_set (Bitfield-Mask: 0x01)                      */
#define I2C_Port_3_I2C3_STATUS_repeated_start_detected_clear_Pos                                   \
    (3UL) /*!< repeated_start_detected_clear (Bit 3)              */
#define I2C_Port_3_I2C3_STATUS_repeated_start_detected_clear_Msk                                   \
    (0x8UL) /*!< repeated_start_detected_clear (Bitfield-Mask: 0x01) */
#define I2C_Port_3_I2C3_STATUS_stop_detected_clear_Pos                                             \
    (2UL) /*!< stop_detected_clear (Bit 2)                           */
#define I2C_Port_3_I2C3_STATUS_stop_detected_clear_Msk                                             \
    (0x4UL) /*!< stop_detected_clear (Bitfield-Mask: 0x01)             */
#define I2C_Port_3_I2C3_STATUS_bus_error_clear_Pos                                                 \
    (1UL) /*!< bus_error_clear (Bit 1)                               */
#define I2C_Port_3_I2C3_STATUS_bus_error_clear_Msk                                                 \
    (0x2UL) /*!< bus_error_clear (Bitfield-Mask: 0x01)                 */
#define I2C_Port_3_I2C3_STATUS_overrun_clear_Pos                                                   \
    (0UL) /*!< overrun_clear (Bit 0)                                 */
#define I2C_Port_3_I2C3_STATUS_overrun_clear_Msk                                                   \
    (0x1UL) /*!< overrun_clear (Bitfield-Mask: 0x01)                   */
/* =====================================================  I2C3_TX_DATA  ====================================================== */
#define I2C_Port_3_I2C3_TX_DATA_tx_data_Pos                                                        \
    (0UL) /*!< tx_data (Bit 0)                                       */
#define I2C_Port_3_I2C3_TX_DATA_tx_data_Msk                                                        \
    (0xffUL) /*!< tx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C3_RX_DATA  ====================================================== */
#define I2C_Port_3_I2C3_RX_DATA_rx_data_Pos                                                        \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_3_I2C3_RX_DATA_rx_data_Msk                                                        \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* ==================================================  I2C3_RX_DATA_MIRROR  ================================================== */
#define I2C_Port_3_I2C3_RX_DATA_MIRROR_rx_data_Pos                                                 \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_3_I2C3_RX_DATA_MIRROR_rx_data_Msk                                                 \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C3_INT_CFG  ====================================================== */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_typ_Pos                                                 \
    (3UL) /*!< int_io_int_typ (Bit 3)                                */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_typ_Msk                                                 \
    (0x8UL) /*!< int_io_int_typ (Bitfield-Mask: 0x01)                  */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_pol_Pos                                                 \
    (2UL) /*!< int_io_int_pol (Bit 2)                                */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_pol_Msk                                                 \
    (0x4UL) /*!< int_io_int_pol (Bitfield-Mask: 0x01)                  */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_en_Pos                                                  \
    (1UL) /*!< int_io_int_en (Bit 1)                                 */
#define I2C_Port_3_I2C3_INT_CFG_int_io_int_en_Msk                                                  \
    (0x2UL) /*!< int_io_int_en (Bitfield-Mask: 0x01)                   */
#define I2C_Port_3_I2C3_INT_CFG_int_io_dir_Pos                                                     \
    (0UL) /*!< int_io_dir (Bit 0)                                    */
#define I2C_Port_3_I2C3_INT_CFG_int_io_dir_Msk                                                     \
    (0x1UL) /*!< int_io_dir (Bitfield-Mask: 0x01)                      */
/* =====================================================  I2C3_INT_OUT  ====================================================== */
#define I2C_Port_3_I2C3_INT_OUT_int_out_Pos                                                        \
    (0UL) /*!< int_out (Bit 0)                                       */
#define I2C_Port_3_I2C3_INT_OUT_int_out_Msk                                                        \
    (0x1UL) /*!< int_out (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C3_INT_IN  ====================================================== */
#define I2C_Port_3_I2C3_INT_IN_int_in_Pos                                                          \
    (0UL) /*!< int_in (Bit 0)                                        */
#define I2C_Port_3_I2C3_INT_IN_int_in_Msk                                                          \
    (0x1UL) /*!< int_in (Bitfield-Mask: 0x01)                          */
/* =====================================================  I2C3_INT_STS  ====================================================== */
#define I2C_Port_3_I2C3_INT_STS_int_sts_Pos                                                        \
    (0UL) /*!< int_sts (Bit 0)                                       */
#define I2C_Port_3_I2C3_INT_STS_int_sts_Msk                                                        \
    (0x1UL) /*!< int_sts (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C3_ID_NUM  ====================================================== */
#define I2C_Port_3_I2C3_ID_NUM_i2c_watchdog_Pos                                                    \
    (22UL) /*!< i2c_watchdog (Bit 22)                                 */
#define I2C_Port_3_I2C3_ID_NUM_i2c_watchdog_Msk                                                    \
    (0x400000UL) /*!< i2c_watchdog (Bitfield-Mask: 0x01)                    */
#define I2C_Port_3_I2C3_ID_NUM_i2c_debug_Pos                                                       \
    (21UL) /*!< i2c_debug (Bit 21)                                    */
#define I2C_Port_3_I2C3_ID_NUM_i2c_debug_Msk                                                       \
    (0x200000UL) /*!< i2c_debug (Bitfield-Mask: 0x01)                       */
#define I2C_Port_3_I2C3_ID_NUM_i2c_dma_Pos                                                         \
    (20UL) /*!< i2c_dma (Bit 20)                                      */
#define I2C_Port_3_I2C3_ID_NUM_i2c_dma_Msk                                                         \
    (0x100000UL) /*!< i2c_dma (Bitfield-Mask: 0x01)                         */
#define I2C_Port_3_I2C3_ID_NUM_i2c_number_Pos                                                      \
    (16UL) /*!< i2c_number (Bit 16)                                   */
#define I2C_Port_3_I2C3_ID_NUM_i2c_number_Msk                                                      \
    (0xf0000UL) /*!< i2c_number (Bitfield-Mask: 0x0f)                      */
#define I2C_Port_3_I2C3_ID_NUM_i2c_major_revision_Pos                                              \
    (8UL) /*!< i2c_major_revision (Bit 8)                            */
#define I2C_Port_3_I2C3_ID_NUM_i2c_major_revision_Msk                                              \
    (0xff00UL) /*!< i2c_major_revision (Bitfield-Mask: 0xff)              */
#define I2C_Port_3_I2C3_ID_NUM_i2c_minor_revision_Pos                                              \
    (0UL) /*!< i2c_minor_revision (Bit 0)                            */
#define I2C_Port_3_I2C3_ID_NUM_i2c_minor_revision_Msk                                              \
    (0xffUL) /*!< i2c_minor_revision (Bitfield-Mask: 0xff)              */


/* =========================================================================================================================== */
/* ================                                        I2C_Port_4                                         ================ */
/* =========================================================================================================================== */

/* =======================================================  I2C4_CFG  ======================================================== */
#define I2C_Port_4_I2C4_CFG_repeated_start_int_enable_Pos                                          \
    (30UL) /*!< repeated_start_int_enable (Bit 30)                    */
#define I2C_Port_4_I2C4_CFG_repeated_start_int_enable_Msk                                          \
    (0x40000000UL) /*!< repeated_start_int_enable (Bitfield-Mask: 0x01)  */
#define I2C_Port_4_I2C4_CFG_connect_in_standby_Pos                                                 \
    (29UL) /*!< connect_in_standby (Bit 29)                           */
#define I2C_Port_4_I2C4_CFG_connect_in_standby_Msk                                                 \
    (0x20000000UL) /*!< connect_in_standby (Bitfield-Mask: 0x01)              */
#define I2C_Port_4_I2C4_CFG_tx_dma_enable_Pos                                                      \
    (28UL) /*!< tx_dma_enable (Bit 28)                                */
#define I2C_Port_4_I2C4_CFG_tx_dma_enable_Msk                                                      \
    (0x10000000UL) /*!< tx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_CFG_rx_dma_enable_Pos                                                      \
    (27UL) /*!< rx_dma_enable (Bit 27)                                */
#define I2C_Port_4_I2C4_CFG_rx_dma_enable_Msk                                                      \
    (0x8000000UL) /*!< rx_dma_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_CFG_tx_int_enable_Pos                                                      \
    (26UL) /*!< tx_int_enable (Bit 26)                                */
#define I2C_Port_4_I2C4_CFG_tx_int_enable_Msk                                                      \
    (0x4000000UL) /*!< tx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_CFG_rx_int_enable_Pos                                                      \
    (25UL) /*!< rx_int_enable (Bit 25)                                */
#define I2C_Port_4_I2C4_CFG_rx_int_enable_Msk                                                      \
    (0x2000000UL) /*!< rx_int_enable (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_CFG_bus_error_int_enable_Pos                                               \
    (24UL) /*!< bus_error_int_enable (Bit 24)                         */
#define I2C_Port_4_I2C4_CFG_bus_error_int_enable_Msk                                               \
    (0x1000000UL) /*!< bus_error_int_enable (Bitfield-Mask: 0x01)            */
#define I2C_Port_4_I2C4_CFG_overrun_int_enable_Pos                                                 \
    (23UL) /*!< overrun_int_enable (Bit 23)                           */
#define I2C_Port_4_I2C4_CFG_overrun_int_enable_Msk                                                 \
    (0x800000UL) /*!< overrun_int_enable (Bitfield-Mask: 0x01)              */
#define I2C_Port_4_I2C4_CFG_stop_int_enable_Pos                                                    \
    (22UL) /*!< stop_int_enable (Bit 22)                              */
#define I2C_Port_4_I2C4_CFG_stop_int_enable_Msk                                                    \
    (0x400000UL) /*!< stop_int_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_4_I2C4_CFG_auto_ack_enable_Pos                                                    \
    (21UL) /*!< auto_ack_enable (Bit 21)                              */
#define I2C_Port_4_I2C4_CFG_auto_ack_enable_Msk                                                    \
    (0x200000UL) /*!< auto_ack_enable (Bitfield-Mask: 0x01)                 */
#define I2C_Port_4_I2C4_CFG_slave_prescale_Pos                                                     \
    (16UL) /*!< slave_prescale (Bit 16)                               */
#define I2C_Port_4_I2C4_CFG_slave_prescale_Msk                                                     \
    (0x1f0000UL) /*!< slave_prescale (Bitfield-Mask: 0x1f)                  */
#define I2C_Port_4_I2C4_CFG_master_prescale_Pos                                                    \
    (8UL) /*!< master_prescale (Bit 8)                               */
#define I2C_Port_4_I2C4_CFG_master_prescale_Msk                                                    \
    (0xff00UL) /*!< master_prescale (Bitfield-Mask: 0xff)                 */
#define I2C_Port_4_I2C4_CFG_slave_address_Pos                                                      \
    (1UL) /*!< slave_address (Bit 1)                                 */
#define I2C_Port_4_I2C4_CFG_slave_address_Msk                                                      \
    (0xfeUL) /*!< slave_address (Bitfield-Mask: 0x7f)                   */
#define I2C_Port_4_I2C4_CFG_slave_Pos                                                              \
    (0UL) /*!< slave (Bit 0)                                         */
#define I2C_Port_4_I2C4_CFG_slave_Msk                                                              \
    (0x1UL) /*!< slave (Bitfield-Mask: 0x01)                           */
/* =======================================================  I2C4_CTRL  ======================================================= */
#define I2C_Port_4_I2C4_CTRL_last_data_status_Pos                                                  \
    (9UL) /*!< last_data_status (Bit 9)                              */
#define I2C_Port_4_I2C4_CTRL_last_data_status_Msk                                                  \
    (0x200UL) /*!< last_data_status (Bitfield-Mask: 0x01)                */
#define I2C_Port_4_I2C4_CTRL_enable_status_Pos                                                     \
    (8UL) /*!< enable_status (Bit 8)                                 */
#define I2C_Port_4_I2C4_CTRL_enable_status_Msk                                                     \
    (0x100UL) /*!< enable_status (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_CTRL_last_data_Pos                                                         \
    (6UL) /*!< last_data (Bit 6)                                     */
#define I2C_Port_4_I2C4_CTRL_last_data_Msk                                                         \
    (0x40UL) /*!< last_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_4_I2C4_CTRL_stop_Pos                                                              \
    (5UL) /*!< stop (Bit 5)                                          */
#define I2C_Port_4_I2C4_CTRL_stop_Msk                                                              \
    (0x20UL) /*!< stop (Bitfield-Mask: 0x01)                            */
#define I2C_Port_4_I2C4_CTRL_nack_Pos                                                              \
    (4UL) /*!< nack (Bit 4)                                          */
#define I2C_Port_4_I2C4_CTRL_nack_Msk                                                              \
    (0x10UL) /*!< nack (Bitfield-Mask: 0x01)                            */
#define I2C_Port_4_I2C4_CTRL_ack_Pos                                                               \
    (3UL) /*!< ack (Bit 3)                                           */
#define I2C_Port_4_I2C4_CTRL_ack_Msk                                                               \
    (0x8UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_4_I2C4_CTRL_reset_Pos                                                             \
    (2UL) /*!< reset (Bit 2)                                         */
#define I2C_Port_4_I2C4_CTRL_reset_Msk                                                             \
    (0x4UL) /*!< reset (Bitfield-Mask: 0x01)                           */
#define I2C_Port_4_I2C4_CTRL_disable_i2c_Pos                                                       \
    (1UL) /*!< disable_i2c (Bit 1)                                   */
#define I2C_Port_4_I2C4_CTRL_disable_i2c_Msk                                                       \
    (0x2UL) /*!< disable_i2c (Bitfield-Mask: 0x01)                     */
#define I2C_Port_4_I2C4_CTRL_enable_Pos                                                            \
    (0UL) /*!< enable (Bit 0)                                        */
#define I2C_Port_4_I2C4_CTRL_enable_Msk                                                            \
    (0x1UL) /*!< enable (Bitfield-Mask: 0x01)                          */
/* ====================================================  I2C4_ADDR_START  ==================================================== */
#define I2C_Port_4_I2C4_ADDR_START_address_Pos                                                     \
    (1UL) /*!< address (Bit 1)                                       */
#define I2C_Port_4_I2C4_ADDR_START_address_Msk                                                     \
    (0xfeUL) /*!< address (Bitfield-Mask: 0x7f)                         */
#define I2C_Port_4_I2C4_ADDR_START_read_write_Pos                                                  \
    (0UL) /*!< read_write (Bit 0)                                    */
#define I2C_Port_4_I2C4_ADDR_START_read_write_Msk                                                  \
    (0x1UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
/* ======================================================  I2C4_STATUS  ====================================================== */
#define I2C_Port_4_I2C4_STATUS_stop_or_repeated_start_detected_Pos                                 \
    (26UL) /*!< stop_or_repeated_start_detected (Bit 26)        */
#define I2C_Port_4_I2C4_STATUS_stop_or_repeated_start_detected_Msk                                 \
    (0x4000000UL) /*!< stop_or_repeated_start_detected (Bitfield-Mask: 0x01) */
#define I2C_Port_4_I2C4_STATUS_repeated_start_detected_Pos                                         \
    (25UL) /*!< repeated_start_detected (Bit 25)                      */
#define I2C_Port_4_I2C4_STATUS_repeated_start_detected_Msk                                         \
    (0x2000000UL) /*!< repeated_start_detected (Bitfield-Mask: 0x01)    */
#define I2C_Port_4_I2C4_STATUS_bus_error_Pos                                                       \
    (22UL) /*!< bus_error (Bit 22)                                    */
#define I2C_Port_4_I2C4_STATUS_bus_error_Msk                                                       \
    (0x400000UL) /*!< bus_error (Bitfield-Mask: 0x01)                       */
#define I2C_Port_4_I2C4_STATUS_busy_Pos                                                            \
    (21UL) /*!< busy (Bit 21)                                         */
#define I2C_Port_4_I2C4_STATUS_busy_Msk                                                            \
    (0x200000UL) /*!< busy (Bitfield-Mask: 0x01)                            */
#define I2C_Port_4_I2C4_STATUS_start_pending_Pos                                                   \
    (20UL) /*!< start_pending (Bit 20)                                */
#define I2C_Port_4_I2C4_STATUS_start_pending_Msk                                                   \
    (0x100000UL) /*!< start_pending (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_STATUS_master_mode_Pos                                                     \
    (19UL) /*!< master_mode (Bit 19)                                  */
#define I2C_Port_4_I2C4_STATUS_master_mode_Msk                                                     \
    (0x80000UL) /*!< master_mode (Bitfield-Mask: 0x01)                     */
#define I2C_Port_4_I2C4_STATUS_stop_detected_Pos                                                   \
    (18UL) /*!< stop_detected (Bit 18)                                */
#define I2C_Port_4_I2C4_STATUS_stop_detected_Msk                                                   \
    (0x40000UL) /*!< stop_detected (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_STATUS_data_event_Pos                                                      \
    (17UL) /*!< data_event (Bit 17)                                   */
#define I2C_Port_4_I2C4_STATUS_data_event_Msk                                                      \
    (0x20000UL) /*!< data_event (Bitfield-Mask: 0x01)                      */
#define I2C_Port_4_I2C4_STATUS_tx_req_Pos                                                          \
    (16UL) /*!< tx_req (Bit 16)                                       */
#define I2C_Port_4_I2C4_STATUS_tx_req_Msk                                                          \
    (0x10000UL) /*!< tx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_4_I2C4_STATUS_rx_req_Pos                                                          \
    (15UL) /*!< rx_req (Bit 15)                                       */
#define I2C_Port_4_I2C4_STATUS_rx_req_Msk                                                          \
    (0x8000UL) /*!< rx_req (Bitfield-Mask: 0x01)                          */
#define I2C_Port_4_I2C4_STATUS_clk_stretch_Pos                                                     \
    (14UL) /*!< clk_stretch (Bit 14)                                  */
#define I2C_Port_4_I2C4_STATUS_clk_stretch_Msk                                                     \
    (0x4000UL) /*!< clk_stretch (Bitfield-Mask: 0x01)                     */
#define I2C_Port_4_I2C4_STATUS_line_free_Pos                                                       \
    (13UL) /*!< line_free (Bit 13)                                    */
#define I2C_Port_4_I2C4_STATUS_line_free_Msk                                                       \
    (0x2000UL) /*!< line_free (Bitfield-Mask: 0x01)                       */
#define I2C_Port_4_I2C4_STATUS_addr_data_Pos                                                       \
    (12UL) /*!< addr_data (Bit 12)                                    */
#define I2C_Port_4_I2C4_STATUS_addr_data_Msk                                                       \
    (0x1000UL) /*!< addr_data (Bitfield-Mask: 0x01)                       */
#define I2C_Port_4_I2C4_STATUS_read_write_Pos                                                      \
    (11UL) /*!< read_write (Bit 11)                                   */
#define I2C_Port_4_I2C4_STATUS_read_write_Msk                                                      \
    (0x800UL) /*!< read_write (Bitfield-Mask: 0x01)                      */
#define I2C_Port_4_I2C4_STATUS_gen_call_Pos                                                        \
    (10UL) /*!< gen_call (Bit 10)                                     */
#define I2C_Port_4_I2C4_STATUS_gen_call_Msk                                                        \
    (0x400UL) /*!< gen_call (Bitfield-Mask: 0x01)                        */
#define I2C_Port_4_I2C4_STATUS_ack_Pos                                                             \
    (9UL) /*!< ack (Bit 9)                                           */
#define I2C_Port_4_I2C4_STATUS_ack_Msk                                                             \
    (0x200UL) /*!< ack (Bitfield-Mask: 0x01)                             */
#define I2C_Port_4_I2C4_STATUS_overrun_Pos                                                         \
    (8UL) /*!< overrun (Bit 8)                                       */
#define I2C_Port_4_I2C4_STATUS_overrun_Msk                                                         \
    (0x100UL) /*!< overrun (Bitfield-Mask: 0x01)                         */
#define I2C_Port_4_I2C4_STATUS_tx_req_set_Pos                                                      \
    (4UL) /*!< tx_req_set (Bit 4)                                    */
#define I2C_Port_4_I2C4_STATUS_tx_req_set_Msk                                                      \
    (0x10UL) /*!< tx_req_set (Bitfield-Mask: 0x01)                      */
#define I2C_Port_4_I2C4_STATUS_repeated_start_detected_clear_Pos                                   \
    (3UL) /*!< repeated_start_detected_clear (Bit 3)              */
#define I2C_Port_4_I2C4_STATUS_repeated_start_detected_clear_Msk                                   \
    (0x8UL) /*!< repeated_start_detected_clear (Bitfield-Mask: 0x01) */
#define I2C_Port_4_I2C4_STATUS_stop_detected_clear_Pos                                             \
    (2UL) /*!< stop_detected_clear (Bit 2)                           */
#define I2C_Port_4_I2C4_STATUS_stop_detected_clear_Msk                                             \
    (0x4UL) /*!< stop_detected_clear (Bitfield-Mask: 0x01)             */
#define I2C_Port_4_I2C4_STATUS_bus_error_clear_Pos                                                 \
    (1UL) /*!< bus_error_clear (Bit 1)                               */
#define I2C_Port_4_I2C4_STATUS_bus_error_clear_Msk                                                 \
    (0x2UL) /*!< bus_error_clear (Bitfield-Mask: 0x01)                 */
#define I2C_Port_4_I2C4_STATUS_overrun_clear_Pos                                                   \
    (0UL) /*!< overrun_clear (Bit 0)                                 */
#define I2C_Port_4_I2C4_STATUS_overrun_clear_Msk                                                   \
    (0x1UL) /*!< overrun_clear (Bitfield-Mask: 0x01)                   */
/* =====================================================  I2C4_TX_DATA  ====================================================== */
#define I2C_Port_4_I2C4_TX_DATA_tx_data_Pos                                                        \
    (0UL) /*!< tx_data (Bit 0)                                       */
#define I2C_Port_4_I2C4_TX_DATA_tx_data_Msk                                                        \
    (0xffUL) /*!< tx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C4_RX_DATA  ====================================================== */
#define I2C_Port_4_I2C4_RX_DATA_rx_data_Pos                                                        \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_4_I2C4_RX_DATA_rx_data_Msk                                                        \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* ==================================================  I2C4_RX_DATA_MIRROR  ================================================== */
#define I2C_Port_4_I2C4_RX_DATA_MIRROR_rx_data_Pos                                                 \
    (0UL) /*!< rx_data (Bit 0)                                       */
#define I2C_Port_4_I2C4_RX_DATA_MIRROR_rx_data_Msk                                                 \
    (0xffUL) /*!< rx_data (Bitfield-Mask: 0xff)                         */
/* =====================================================  I2C4_INT_CFG  ====================================================== */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_typ_Pos                                                 \
    (3UL) /*!< int_io_int_typ (Bit 3)                                */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_typ_Msk                                                 \
    (0x8UL) /*!< int_io_int_typ (Bitfield-Mask: 0x01)                  */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_pol_Pos                                                 \
    (2UL) /*!< int_io_int_pol (Bit 2)                                */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_pol_Msk                                                 \
    (0x4UL) /*!< int_io_int_pol (Bitfield-Mask: 0x01)                  */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_en_Pos                                                  \
    (1UL) /*!< int_io_int_en (Bit 1)                                 */
#define I2C_Port_4_I2C4_INT_CFG_int_io_int_en_Msk                                                  \
    (0x2UL) /*!< int_io_int_en (Bitfield-Mask: 0x01)                   */
#define I2C_Port_4_I2C4_INT_CFG_int_io_dir_Pos                                                     \
    (0UL) /*!< int_io_dir (Bit 0)                                    */
#define I2C_Port_4_I2C4_INT_CFG_int_io_dir_Msk                                                     \
    (0x1UL) /*!< int_io_dir (Bitfield-Mask: 0x01)                      */
/* =====================================================  I2C4_INT_OUT  ====================================================== */
#define I2C_Port_4_I2C4_INT_OUT_int_out_Pos                                                        \
    (0UL) /*!< int_out (Bit 0)                                       */
#define I2C_Port_4_I2C4_INT_OUT_int_out_Msk                                                        \
    (0x1UL) /*!< int_out (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C4_INT_IN  ====================================================== */
#define I2C_Port_4_I2C4_INT_IN_int_in_Pos                                                          \
    (0UL) /*!< int_in (Bit 0)                                        */
#define I2C_Port_4_I2C4_INT_IN_int_in_Msk                                                          \
    (0x1UL) /*!< int_in (Bitfield-Mask: 0x01)                          */
/* =====================================================  I2C4_INT_STS  ====================================================== */
#define I2C_Port_4_I2C4_INT_STS_int_sts_Pos                                                        \
    (0UL) /*!< int_sts (Bit 0)                                       */
#define I2C_Port_4_I2C4_INT_STS_int_sts_Msk                                                        \
    (0x1UL) /*!< int_sts (Bitfield-Mask: 0x01)                         */
/* ======================================================  I2C4_ID_NUM  ====================================================== */
#define I2C_Port_4_I2C4_ID_NUM_i2c_watchdog_Pos                                                    \
    (22UL) /*!< i2c_watchdog (Bit 22)                                 */
#define I2C_Port_4_I2C4_ID_NUM_i2c_watchdog_Msk                                                    \
    (0x400000UL) /*!< i2c_watchdog (Bitfield-Mask: 0x01)                    */
#define I2C_Port_4_I2C4_ID_NUM_i2c_debug_Pos                                                       \
    (21UL) /*!< i2c_debug (Bit 21)                                    */
#define I2C_Port_4_I2C4_ID_NUM_i2c_debug_Msk                                                       \
    (0x200000UL) /*!< i2c_debug (Bitfield-Mask: 0x01)                       */
#define I2C_Port_4_I2C4_ID_NUM_i2c_dma_Pos                                                         \
    (20UL) /*!< i2c_dma (Bit 20)                                      */
#define I2C_Port_4_I2C4_ID_NUM_i2c_dma_Msk                                                         \
    (0x100000UL) /*!< i2c_dma (Bitfield-Mask: 0x01)                         */
#define I2C_Port_4_I2C4_ID_NUM_i2c_number_Pos                                                      \
    (16UL) /*!< i2c_number (Bit 16)                                   */
#define I2C_Port_4_I2C4_ID_NUM_i2c_number_Msk                                                      \
    (0xf0000UL) /*!< i2c_number (Bitfield-Mask: 0x0f)                      */
#define I2C_Port_4_I2C4_ID_NUM_i2c_major_revision_Pos                                              \
    (8UL) /*!< i2c_major_revision (Bit 8)                            */
#define I2C_Port_4_I2C4_ID_NUM_i2c_major_revision_Msk                                              \
    (0xff00UL) /*!< i2c_major_revision (Bitfield-Mask: 0xff)              */
#define I2C_Port_4_I2C4_ID_NUM_i2c_minor_revision_Pos                                              \
    (0UL) /*!< i2c_minor_revision (Bit 0)                            */
#define I2C_Port_4_I2C4_ID_NUM_i2c_minor_revision_Msk                                              \
    (0xffUL) /*!< i2c_minor_revision (Bitfield-Mask: 0xff)              */
#endif

/* =========================================================================================================================== */
/* ================                                   USB_Type_C_PD_Port_A                                    ================ */
/* =========================================================================================================================== */

/* =======================================================  USBC_CTRL  ======================================================= */
#define USB_Type_C_PD_Port_USBC_CTRL_USB_EN_Pos                                                    \
    (31UL) /*!< USB_EN (Bit 31)                                       */
#define USB_Type_C_PD_Port_USBC_CTRL_USB_EN_Msk                                                    \
    (0x80000000UL) /*!< USB_EN (Bitfield-Mask: 0x01)                          */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_MODE_Pos                                                  \
    (28UL) /*!< DRP_MODE (Bit 28)                                     */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_MODE_Msk                                                  \
    (0x30000000UL) /*!< DRP_MODE (Bitfield-Mask: 0x03)                        */
#define USB_Type_C_PD_Port_USBC_CTRL_FR_SWAP_INIT_Pos                                              \
    (24UL) /*!< FR_SWAP_INIT (Bit 24)                                 */
#define USB_Type_C_PD_Port_USBC_CTRL_FR_SWAP_INIT_Msk                                              \
    (0x1000000UL) /*!< FR_SWAP_INIT (Bitfield-Mask: 0x01)                  */
#define USB_Type_C_PD_Port_USBC_CTRL_CC_OVP_EN_Pos                                                 \
    (19UL) /*!< CC_OVP_EN (Bit 19)                                    */
#define USB_Type_C_PD_Port_USBC_CTRL_CC_OVP_EN_Msk                                                 \
    (0x80000UL) /*!< CC_OVP_EN (Bitfield-Mask: 0x01)                       */
#define USB_Type_C_PD_Port_USBC_CTRL_vSafe0V_EN_Pos                                                \
    (18UL) /*!< vSafe0V_EN (Bit 18)                                   */
#define USB_Type_C_PD_Port_USBC_CTRL_vSafe0V_EN_Msk                                                \
    (0x40000UL) /*!< vSafe0V_EN (Bitfield-Mask: 0x01)                      */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_Pos                                                 \
    (14UL) /*!< VCONN_OCP (Bit 14)                                    */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_Msk                                                 \
    (0x3c000UL) /*!< VCONN_OCP (Bitfield-Mask: 0x0f)                       */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_EN_Pos                                              \
    (13UL) /*!< VCONN_OCP_EN (Bit 13)                                 */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_EN_Msk                                              \
    (0x2000UL) /*!< VCONN_OCP_EN (Bitfield-Mask: 0x01)                    */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_EN_Pos                                                  \
    (12UL) /*!< VCONN_EN (Bit 12)                                     */
#define USB_Type_C_PD_Port_USBC_CTRL_VCONN_EN_Msk                                                  \
    (0x1000UL) /*!< VCONN_EN (Bitfield-Mask: 0x01)                        */
#define USB_Type_C_PD_Port_USBC_CTRL_CC_ORIENT_Pos                                                 \
    (11UL) /*!< CC_ORIENT (Bit 11)                                    */
#define USB_Type_C_PD_Port_USBC_CTRL_CC_ORIENT_Msk                                                 \
    (0x800UL) /*!< CC_ORIENT (Bitfield-Mask: 0x01)                       */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_EN_Pos                                                    \
    (10UL) /*!< DRP_EN (Bit 10)                                       */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_EN_Msk                                                    \
    (0x400UL) /*!< DRP_EN (Bitfield-Mask: 0x01)                          */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_TOGGLE_Pos                                                \
    (8UL) /*!< DRP_TOGGLE (Bit 8)                                    */
#define USB_Type_C_PD_Port_USBC_CTRL_DRP_TOGGLE_Msk                                                \
    (0x300UL) /*!< DRP_TOGGLE (Bitfield-Mask: 0x03)                      */
#define USB_Type_C_PD_Port_USBC_CTRL_RP2_VAL_Pos                                                   \
    (6UL) /*!< RP2_VAL (Bit 6)                                       */
#define USB_Type_C_PD_Port_USBC_CTRL_RP2_VAL_Msk                                                   \
    (0xc0UL) /*!< RP2_VAL (Bitfield-Mask: 0x03)                         */
#define USB_Type_C_PD_Port_USBC_CTRL_RP1_VAL_Pos                                                   \
    (4UL) /*!< RP1_VAL (Bit 4)                                       */
#define USB_Type_C_PD_Port_USBC_CTRL_RP1_VAL_Msk                                                   \
    (0x30UL) /*!< RP1_VAL (Bitfield-Mask: 0x03)                         */
#define USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_Pos                                                  \
    (2UL) /*!< CC2_TERM (Bit 2)                                      */
#define USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_Msk                                                  \
    (0xcUL) /*!< CC2_TERM (Bitfield-Mask: 0x03)                        */
#define USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_Pos                                                  \
    (0UL) /*!< CC1_TERM (Bit 0)                                      */
#define USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_Msk                                                  \
    (0x3UL) /*!< CC1_TERM (Bitfield-Mask: 0x03)                        */
/* =======================================================  USBC_STS  ======================================================== */
#define USB_Type_C_PD_Port_USBC_STS_VCONN_OCP_STS_Pos                                              \
    (12UL) /*!< VCONN_OCP_STS (Bit 12)                                */
#define USB_Type_C_PD_Port_USBC_STS_VCONN_OCP_STS_Msk                                              \
    (0x1000UL) /*!< VCONN_OCP_STS (Bitfield-Mask: 0x01)                   */
#define USB_Type_C_PD_Port_USBC_STS_OTP_STS_Pos                                                    \
    (11UL) /*!< OTP_STS (Bit 11)                                      */
#define USB_Type_C_PD_Port_USBC_STS_OTP_STS_Msk                                                    \
    (0x800UL) /*!< OTP_STS (Bitfield-Mask: 0x01)                         */
#define USB_Type_C_PD_Port_USBC_STS_vVBUS_VAL_STS_Pos                                              \
    (9UL) /*!< vVBUS_VAL_STS (Bit 9)                                 */
#define USB_Type_C_PD_Port_USBC_STS_vVBUS_VAL_STS_Msk                                              \
    (0x200UL) /*!< vVBUS_VAL_STS (Bitfield-Mask: 0x01)                   */
#define USB_Type_C_PD_Port_USBC_STS_vSafe0V_STS_Pos                                                \
    (8UL) /*!< vSafe0V_STS (Bit 8)                                   */
#define USB_Type_C_PD_Port_USBC_STS_vSafe0V_STS_Msk                                                \
    (0x100UL) /*!< vSafe0V_STS (Bitfield-Mask: 0x01)                     */
#define USB_Type_C_PD_Port_USBC_STS_DRP_STS_Pos                                                    \
    (6UL) /*!< DRP_STS (Bit 6)                                       */
#define USB_Type_C_PD_Port_USBC_STS_DRP_STS_Msk                                                    \
    (0xc0UL) /*!< DRP_STS (Bitfield-Mask: 0x03)                         */
#define USB_Type_C_PD_Port_USBC_STS_CC2_STS_Pos                                                    \
    (3UL) /*!< CC2_STS (Bit 3)                                       */
#define USB_Type_C_PD_Port_USBC_STS_CC2_STS_Msk                                                    \
    (0x38UL) /*!< CC2_STS (Bitfield-Mask: 0x07)                         */
#define USB_Type_C_PD_Port_USBC_STS_CC1_STS_Pos                                                    \
    (0UL) /*!< CC1_STS (Bit 0)                                       */
#define USB_Type_C_PD_Port_USBC_STS_CC1_STS_Msk                                                    \
    (0x7UL) /*!< CC1_STS (Bitfield-Mask: 0x07)                         */
/* =====================================================  USB_INTERRUPT  ===================================================== */
#define USB_Type_C_PD_Port_USB_INTERRUPT__I_rx_discard_Pos                                         \
    (29UL) /*!< _I_rx_discard (Bit 29)                                */
#define USB_Type_C_PD_Port_USB_INTERRUPT__I_rx_discard_Msk                                         \
    (0x20000000UL) /*!< _I_rx_discard (Bitfield-Mask: 0x01)           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_buferror_Pos                                         \
    (28UL) /*!< I_tx_buferror (Bit 28)                                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_buferror_Msk                                         \
    (0x10000000UL) /*!< I_tx_buferror (Bitfield-Mask: 0x01)           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_pd_activity_Pos                                         \
    (27UL) /*!< I_pd_activity (Bit 27)                                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_pd_activity_Msk                                         \
    (0x8000000UL) /*!< I_pd_activity (Bitfield-Mask: 0x01)            */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_success_Pos                                          \
    (26UL) /*!< I_tx_success (Bit 26)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_success_Msk                                          \
    (0x4000000UL) /*!< I_tx_success (Bitfield-Mask: 0x01)              */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_discard_Pos                                          \
    (25UL) /*!< I_tx_discard (Bit 25)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_discard_Msk                                          \
    (0x2000000UL) /*!< I_tx_discard (Bitfield-Mask: 0x01)              */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_fail_Pos                                             \
    (24UL) /*!< I_tx_fail (Bit 24)                                    */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_fail_Msk                                             \
    (0x1000000UL) /*!< I_tx_fail (Bitfield-Mask: 0x01)                    */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_retry_Pos                                            \
    (23UL) /*!< I_tx_retry (Bit 23)                                   */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_retry_Msk                                            \
    (0x800000UL) /*!< I_tx_retry (Bitfield-Mask: 0x01)                   */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_buf_rdy_Pos                                          \
    (22UL) /*!< I_tx_buf_rdy (Bit 22)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_tx_buf_rdy_Msk                                          \
    (0x400000UL) /*!< I_tx_buf_rdy (Bitfield-Mask: 0x01)               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_cbl_rst_Pos                                          \
    (21UL) /*!< I_rx_cbl_rst (Bit 21)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_cbl_rst_Msk                                          \
    (0x200000UL) /*!< I_rx_cbl_rst (Bitfield-Mask: 0x01)               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_hard_rst_Pos                                         \
    (20UL) /*!< I_rx_hard_rst (Bit 20)                                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_hard_rst_Msk                                         \
    (0x100000UL) /*!< I_rx_hard_rst (Bitfield-Mask: 0x01)             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_overflow_Pos                                         \
    (19UL) /*!< I_rx_overflow (Bit 19)                                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_overflow_Msk                                         \
    (0x80000UL) /*!< I_rx_overflow (Bitfield-Mask: 0x01)              */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_badcrc_Pos                                           \
    (18UL) /*!< I_rx_badcrc (Bit 18)                                  */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_badcrc_Msk                                           \
    (0x40000UL) /*!< I_rx_badcrc (Bitfield-Mask: 0x01)                  */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_success_Pos                                          \
    (17UL) /*!< I_rx_success (Bit 17)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_success_Msk                                          \
    (0x20000UL) /*!< I_rx_success (Bitfield-Mask: 0x01)                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_buf_rdy_Pos                                          \
    (16UL) /*!< I_rx_buf_rdy (Bit 16)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_rx_buf_rdy_Msk                                          \
    (0x10000UL) /*!< I_rx_buf_rdy (Bitfield-Mask: 0x01)                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_otp_Pos                                                 \
    (9UL) /*!< I_otp (Bit 9)                                         */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_otp_Msk                                                 \
    (0x200UL) /*!< I_otp (Bitfield-Mask: 0x01)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_fr_swap_det_Pos                                         \
    (8UL) /*!< I_fr_swap_det (Bit 8)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_fr_swap_det_Msk                                         \
    (0x100UL) /*!< I_fr_swap_det (Bitfield-Mask: 0x01)                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vconn_ocp_Pos                                           \
    (7UL) /*!< I_vconn_ocp (Bit 7)                                   */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vconn_ocp_Msk                                           \
    (0x80UL) /*!< I_vconn_ocp (Bitfield-Mask: 0x01)                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc_ovp_Pos                                              \
    (6UL) /*!< I_cc_ovp (Bit 6)                                      */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc_ovp_Msk                                              \
    (0x40UL) /*!< I_cc_ovp (Bitfield-Mask: 0x01)                        */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vVBUS_VAL_change_Pos                                    \
    (4UL) /*!< I_vVBUS_VAL_change (Bit 4)                        */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vVBUS_VAL_change_Msk                                    \
    (0x10UL) /*!< I_vVBUS_VAL_change (Bitfield-Mask: 0x01)       */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vSafe0V_chg_Pos                                         \
    (3UL) /*!< I_vSafe0V_chg (Bit 3)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_vSafe0V_chg_Msk                                         \
    (0x8UL) /*!< I_vSafe0V_chg (Bitfield-Mask: 0x01)                  */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_drp_change_Pos                                          \
    (2UL) /*!< I_drp_change (Bit 2)                                  */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_drp_change_Msk                                          \
    (0x4UL) /*!< I_drp_change (Bitfield-Mask: 0x01)                    */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc2_chg_Pos                                             \
    (1UL) /*!< I_cc2_chg (Bit 1)                                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc2_chg_Msk                                             \
    (0x2UL) /*!< I_cc2_chg (Bitfield-Mask: 0x01)                       */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc1_chg_Pos                                             \
    (0UL) /*!< I_cc1_chg (Bit 0)                                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_I_cc1_chg_Msk                                             \
    (0x1UL) /*!< I_cc1_chg (Bitfield-Mask: 0x01)                       */
/* ==================================================  USB_INTERRUPT_MASK  =================================================== */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_discard_Pos                                     \
    (29UL) /*!< M_rx_discard (Bit 29)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_discard_Msk                                     \
    (0x20000000UL) /*!< M_rx_discard (Bitfield-Mask: 0x01)        */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_buferror_Pos                                    \
    (28UL) /*!< M_tx_buferror (Bit 28)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_buferror_Msk                                    \
    (0x10000000UL) /*!< M_tx_buferror (Bitfield-Mask: 0x01)      */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_pd_activity_Pos                                    \
    (27UL) /*!< M_pd_activity (Bit 27)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_pd_activity_Msk                                    \
    (0x8000000UL) /*!< M_pd_activity (Bitfield-Mask: 0x01)       */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_success_Pos                                     \
    (26UL) /*!< M_tx_success (Bit 26)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_success_Msk                                     \
    (0x4000000UL) /*!< M_tx_success (Bitfield-Mask: 0x01)         */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_discard_Pos                                     \
    (25UL) /*!< M_tx_discard (Bit 25)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_discard_Msk                                     \
    (0x2000000UL) /*!< M_tx_discard (Bitfield-Mask: 0x01)         */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_fail_Pos                                        \
    (24UL) /*!< M_tx_fail (Bit 24)                                   */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_fail_Msk                                        \
    (0x1000000UL) /*!< M_tx_fail (Bitfield-Mask: 0x01)               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_retry_Pos                                       \
    (23UL) /*!< M_tx_retry (Bit 23)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_retry_Msk                                       \
    (0x800000UL) /*!< M_tx_retry (Bitfield-Mask: 0x01)              */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_buf_rdy_Pos                                     \
    (22UL) /*!< M_tx_buf_rdy (Bit 22)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_tx_buf_rdy_Msk                                     \
    (0x400000UL) /*!< M_tx_buf_rdy (Bitfield-Mask: 0x01)          */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_cbl_rst_Pos                                     \
    (21UL) /*!< M_rx_cbl_rst (Bit 21)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_cbl_rst_Msk                                     \
    (0x200000UL) /*!< M_rx_cbl_rst (Bitfield-Mask: 0x01)          */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_hard_rst_Pos                                    \
    (20UL) /*!< M_rx_hard_rst (Bit 20)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_hard_rst_Msk                                    \
    (0x100000UL) /*!< M_rx_hard_rst (Bitfield-Mask: 0x01)        */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_overflow_Pos                                    \
    (19UL) /*!< M_rx_overflow (Bit 19)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_overflow_Msk                                    \
    (0x80000UL) /*!< M_rx_overflow (Bitfield-Mask: 0x01)         */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_badcrc_Pos                                      \
    (18UL) /*!< M_rx_badcrc (Bit 18)                               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_badcrc_Msk                                      \
    (0x40000UL) /*!< M_rx_badcrc (Bitfield-Mask: 0x01)             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_success_Pos                                     \
    (17UL) /*!< M_rx_success (Bit 17)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_success_Msk                                     \
    (0x20000UL) /*!< M_rx_success (Bitfield-Mask: 0x01)           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_buf_rdy_Pos                                     \
    (16UL) /*!< M_rx_buf_rdy (Bit 16)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_rx_buf_rdy_Msk                                     \
    (0x10000UL) /*!< M_rx_buf_rdy (Bitfield-Mask: 0x01)           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_otp_Pos                                            \
    (9UL) /*!< M_otp (Bit 9)                                         */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_otp_Msk                                            \
    (0x200UL) /*!< M_otp (Bitfield-Mask: 0x01)                           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_fr_swap_det_Pos                                    \
    (8UL) /*!< M_fr_swap_det (Bit 8)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_fr_swap_det_Msk                                    \
    (0x100UL) /*!< M_fr_swap_det (Bitfield-Mask: 0x01)           */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vconn_ocp_Pos                                      \
    (7UL) /*!< M_vconn_ocp (Bit 7)                                 */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vconn_ocp_Msk                                      \
    (0x80UL) /*!< M_vconn_ocp (Bitfield-Mask: 0x01)                */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc_ovp_Pos                                         \
    (6UL) /*!< M_cc_ovp (Bit 6)                                      */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc_ovp_Msk                                         \
    (0x40UL) /*!< M_cc_ovp (Bitfield-Mask: 0x01)                      */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vVBUS_VAL_change_Pos                               \
    (4UL) /*!< M_vVBUS_VAL_change (Bit 4)                   */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vVBUS_VAL_change_Msk                               \
    (0x10UL) /*!< M_vVBUS_VAL_change (Bitfield-Mask: 0x01)  */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vSafe0V_chg_Pos                                    \
    (3UL) /*!< M_vSafe0V_chg (Bit 3)                             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_vSafe0V_chg_Msk                                    \
    (0x8UL) /*!< M_vSafe0V_chg (Bitfield-Mask: 0x01)             */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_drp_change_Pos                                     \
    (2UL) /*!< M_drp_change (Bit 2)                               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_drp_change_Msk                                     \
    (0x4UL) /*!< M_drp_change (Bitfield-Mask: 0x01)               */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc2_chg_Pos                                        \
    (1UL) /*!< M_cc2_chg (Bit 1)                                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc2_chg_Msk                                        \
    (0x2UL) /*!< M_cc2_chg (Bitfield-Mask: 0x01)                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc1_chg_Pos                                        \
    (0UL) /*!< M_cc1_chg (Bit 0)                                     */
#define USB_Type_C_PD_Port_USB_INTERRUPT_MASK_M_cc1_chg_Msk                                        \
    (0x1UL) /*!< M_cc1_chg (Bitfield-Mask: 0x01)                     */
/* =====================================================  USBPD_CONFIG  ====================================================== */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_PD_Pos                                                  \
    (31UL) /*!< EN_PD (Bit 31)                                        */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_PD_Msk                                                  \
    (0x80000000UL) /*!< EN_PD (Bitfield-Mask: 0x01)                           */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_BIST_RX_MODE_Pos                                        \
    (15UL) /*!< EN_BIST_RX_MODE (Bit 15)                             */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_BIST_RX_MODE_Msk                                        \
    (0x8000UL) /*!< EN_BIST_RX_MODE (Bitfield-Mask: 0x01)            */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_CABLE_RST_Pos                                           \
    (14UL) /*!< EN_CABLE_RST (Bit 14)                                 */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_CABLE_RST_Msk                                           \
    (0x4000UL) /*!< EN_CABLE_RST (Bitfield-Mask: 0x01)                  */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_HRD_RST_Pos                                             \
    (13UL) /*!< EN_HRD_RST (Bit 13)                                   */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_HRD_RST_Msk                                             \
    (0x2000UL) /*!< EN_HRD_RST (Bitfield-Mask: 0x01)                      */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP2_DBG_Pos                                            \
    (12UL) /*!< EN_SOP2_DBG (Bit 12)                                  */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP2_DBG_Msk                                            \
    (0x1000UL) /*!< EN_SOP2_DBG (Bitfield-Mask: 0x01)                    */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP1_DBG_Pos                                            \
    (11UL) /*!< EN_SOP1_DBG (Bit 11)                                  */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP1_DBG_Msk                                            \
    (0x800UL) /*!< EN_SOP1_DBG (Bitfield-Mask: 0x01)                     */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP2_Pos                                                \
    (10UL) /*!< EN_SOP2 (Bit 10)                                      */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP2_Msk                                                \
    (0x400UL) /*!< EN_SOP2 (Bitfield-Mask: 0x01)                         */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP1_Pos                                                \
    (9UL) /*!< EN_SOP1 (Bit 9)                                       */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP1_Msk                                                \
    (0x200UL) /*!< EN_SOP1 (Bitfield-Mask: 0x01)                         */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP_Pos                                                 \
    (8UL) /*!< EN_SOP (Bit 8)                                        */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_SOP_Msk                                                 \
    (0x100UL) /*!< EN_SOP (Bitfield-Mask: 0x01)                          */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_PD3P0_Pos                                               \
    (5UL) /*!< EN_PD3P0 (Bit 5)                                      */
#define USB_Type_C_PD_Port_USBPD_CONFIG_EN_PD3P0_Msk                                               \
    (0x20UL) /*!< EN_PD3P0 (Bitfield-Mask: 0x01)                        */
#define USB_Type_C_PD_Port_USBPD_CONFIG_CABLE_PLUG_Pos                                             \
    (4UL) /*!< CABLE_PLUG (Bit 4)                                    */
#define USB_Type_C_PD_Port_USBPD_CONFIG_CABLE_PLUG_Msk                                             \
    (0x10UL) /*!< CABLE_PLUG (Bitfield-Mask: 0x01)                      */
#define USB_Type_C_PD_Port_USBPD_CONFIG_POWER_ROLE_Pos                                             \
    (3UL) /*!< POWER_ROLE (Bit 3)                                    */
#define USB_Type_C_PD_Port_USBPD_CONFIG_POWER_ROLE_Msk                                             \
    (0x8UL) /*!< POWER_ROLE (Bitfield-Mask: 0x01)                      */
#define USB_Type_C_PD_Port_USBPD_CONFIG_DATA_ROLE_Pos                                              \
    (2UL) /*!< DATA_ROLE (Bit 2)                                     */
#define USB_Type_C_PD_Port_USBPD_CONFIG_DATA_ROLE_Msk                                              \
    (0x4UL) /*!< DATA_ROLE (Bitfield-Mask: 0x01)                       */
#define USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_Pos                                                 \
    (0UL) /*!< PD_REV (Bit 0)                                        */
#define USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_Msk                                                 \
    (0x3UL) /*!< PD_REV (Bitfield-Mask: 0x03)                          */
/* ====================================================  USBPD_TRANSMIT  ===================================================== */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_tx_sop_Pos                                               \
    (13UL) /*!< tx_sop (Bit 13)                                       */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_tx_sop_Msk                                               \
    (0xe000UL) /*!< tx_sop (Bitfield-Mask: 0x07)                          */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_retry_cnt_Pos                                            \
    (11UL) /*!< retry_cnt (Bit 11)                                    */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_retry_cnt_Msk                                            \
    (0x1800UL) /*!< retry_cnt (Bitfield-Mask: 0x03)                      */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_tx_byte_cnt_Pos                                          \
    (0UL) /*!< tx_byte_cnt (Bit 0)                                   */
#define USB_Type_C_PD_Port_USBPD_TRANSMIT_tx_byte_cnt_Msk                                          \
    (0x1ffUL) /*!< tx_byte_cnt (Bitfield-Mask: 0x1ff)                  */
/* =======================================================  USBPD_STS  ======================================================= */
#define USB_Type_C_PD_Port_USBPD_STS_TX_BUSY_STS_Pos                                               \
    (1UL) /*!< TX_BUSY_STS (Bit 1)                                   */
#define USB_Type_C_PD_Port_USBPD_STS_TX_BUSY_STS_Msk                                               \
    (0x2UL) /*!< TX_BUSY_STS (Bitfield-Mask: 0x01)                     */
#define USB_Type_C_PD_Port_USBPD_STS_PD_ACTIVITY_STS_Pos                                           \
    (0UL) /*!< PD_ACTIVITY_STS (Bit 0)                               */
#define USB_Type_C_PD_Port_USBPD_STS_PD_ACTIVITY_STS_Msk                                           \
    (0x1UL) /*!< PD_ACTIVITY_STS (Bitfield-Mask: 0x01)                 */
/* =====================================================  USBPD_DATA_TX  ===================================================== */
#define USB_Type_C_PD_Port_USBPD_DATA_TX_USBPD_DATA_TX_Pos                                         \
    (0UL) /*!< USBPD_DATA_TX (Bit 0)                                 */
#define USB_Type_C_PD_Port_USBPD_DATA_TX_USBPD_DATA_TX_Msk                                         \
    (0xffffffffUL) /*!< USBPD_DATA_TX (Bitfield-Mask: 0xffffffff)     */
/* =====================================================  USBPD_DATA_RX  ===================================================== */
#define USB_Type_C_PD_Port_USBPD_DATA_RX_USBPD_DATA_RX_Pos                                         \
    (0UL) /*!< USBPD_DATA_RX (Bit 0)                                 */
#define USB_Type_C_PD_Port_USBPD_DATA_RX_USBPD_DATA_RX_Msk                                         \
    (0xffffffffUL) /*!< USBPD_DATA_RX (Bitfield-Mask: 0xffffffff)     */
/* =====================================================  USB_IO_CONFIG  ===================================================== */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_O_SNK_Pos                                                 \
    (31UL) /*!< O_SNK (Bit 31)                                        */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_O_SNK_Msk                                                 \
    (0x80000000UL) /*!< O_SNK (Bitfield-Mask: 0x01)                           */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_O_SRC_SNK_Pos                                             \
    (30UL) /*!< O_SRC_SNK (Bit 30)                                    */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_O_SRC_SNK_Msk                                             \
    (0x40000000UL) /*!< O_SRC_SNK (Bitfield-Mask: 0x01)                   */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_Mode_Pos                                               \
    (2UL) /*!< FR_Mode (Bit 2)                                       */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_Mode_Msk                                               \
    (0xcUL) /*!< FR_Mode (Bitfield-Mask: 0x03)                         */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_O_SNK_Pos                                              \
    (1UL) /*!< FR_O_SNK (Bit 1)                                      */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_O_SNK_Msk                                              \
    (0x2UL) /*!< FR_O_SNK (Bitfield-Mask: 0x01)                        */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_O_SRC_SNK_Pos                                          \
    (0UL) /*!< FR_O_SRC_SNK (Bit 0)                                  */
#define USB_Type_C_PD_Port_USB_IO_CONFIG_FR_O_SRC_SNK_Msk                                          \
    (0x1UL) /*!< FR_O_SRC_SNK (Bitfield-Mask: 0x01)                    */
/* =======================================================  VBUS_CTRL  ======================================================= */
#define USB_Type_C_PD_Port_VBUS_CTRL_VBUS_DISCH_SEL_Pos                                            \
    (0UL) /*!< VBUS_DISCH_SEL (Bit 0)                                */
#define USB_Type_C_PD_Port_VBUS_CTRL_VBUS_DISCH_SEL_Msk                                            \
    (0x7UL) /*!< VBUS_DISCH_SEL (Bitfield-Mask: 0x07)                  */
/* ===================================================  USBPD_MSG_HEADER  ==================================================== */
#define USB_Type_C_PD_Port_USBPD_MSG_HEADER_MSG_HEADER_Pos                                         \
    (0UL) /*!< MSG_HEADER (Bit 0)                                    */
#define USB_Type_C_PD_Port_USBPD_MSG_HEADER_MSG_HEADER_Msk                                         \
    (0xffffUL) /*!< MSG_HEADER (Bitfield-Mask: 0xffff)                */

/* =========================================================================================================================== */
/* ================                               Legacy_DP_DM_Protocol_Port_A                                ================ */
/* =========================================================================================================================== */

/* ======================================================  USBCHG_CTRL  ====================================================== */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_CHG_Pos                                          \
    (13UL) /*!< EN_CHG (Bit 13)                                       */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_CHG_Msk                                          \
    (0x2000UL) /*!< EN_CHG (Bitfield-Mask: 0x01)                       */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_BC12_SW_Pos                                      \
    (12UL) /*!< EN_BC12_SW (Bit 12)                                */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_BC12_SW_Msk                                      \
    (0x1000UL) /*!< EN_BC12_SW (Bitfield-Mask: 0x01)               */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDIV_Pos                                         \
    (11UL) /*!< EN_RDIV (Bit 11)                                      */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDIV_Msk                                         \
    (0x800UL) /*!< EN_RDIV (Bitfield-Mask: 0x01)                      */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_Pos                                      \
    (9UL) /*!< EN_VDx_SRC (Bit 9)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_Msk                                      \
    (0x600UL) /*!< EN_VDx_SRC (Bitfield-Mask: 0x03)                */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_Pos                                      \
    (7UL) /*!< EN_IDx_SNK (Bit 7)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_Msk                                      \
    (0x180UL) /*!< EN_IDx_SNK (Bitfield-Mask: 0x03)                */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDM_DWN_Pos                                      \
    (6UL) /*!< EN_RDM_DWN (Bit 6)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDM_DWN_Msk                                      \
    (0x40UL) /*!< EN_RDM_DWN (Bitfield-Mask: 0x01)                 */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDP_DWN_Pos                                      \
    (5UL) /*!< EN_RDP_DWN (Bit 5)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDP_DWN_Msk                                      \
    (0x20UL) /*!< EN_RDP_DWN (Bitfield-Mask: 0x01)                 */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDCP_Pos                                         \
    (4UL) /*!< EN_RDCP (Bit 4)                                       */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDCP_Msk                                         \
    (0x10UL) /*!< EN_RDCP (Bitfield-Mask: 0x01)                       */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDAT_LKG_M_Pos                                   \
    (3UL) /*!< EN_RDAT_LKG_M (Bit 3)                            */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDAT_LKG_M_Msk                                   \
    (0x8UL) /*!< EN_RDAT_LKG_M (Bitfield-Mask: 0x01)            */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDAT_LKG_P_Pos                                   \
    (2UL) /*!< EN_RDAT_LKG_P (Bit 2)                            */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_RDAT_LKG_P_Msk                                   \
    (0x4UL) /*!< EN_RDAT_LKG_P (Bitfield-Mask: 0x01)            */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDP_SRC_Pos                                      \
    (1UL) /*!< EN_IDP_SRC (Bit 1)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDP_SRC_Msk                                      \
    (0x2UL) /*!< EN_IDP_SRC (Bitfield-Mask: 0x01)                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_HOST_SW_Pos                                      \
    (0UL) /*!< EN_HOST_SW (Bit 0)                                  */
#define Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_HOST_SW_Msk                                      \
    (0x1UL) /*!< EN_HOST_SW (Bitfield-Mask: 0x01)                  */
/* =====================================================  USB_PROT_CTRL  ===================================================== */
#define Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_USB_OVP_Pos                                    \
    (1UL) /*!< EN_USB_OVP (Bit 1)                                */
#define Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_USB_OVP_Msk                                    \
    (0x2UL) /*!< EN_USB_OVP (Bitfield-Mask: 0x01)                */
#define Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_USB_MOIS_Pos                                   \
    (0UL) /*!< EN_USB_MOIS (Bit 0)                              */
#define Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_USB_MOIS_Msk                                   \
    (0x1UL) /*!< EN_USB_MOIS (Bitfield-Mask: 0x01)              */
/* ======================================================  USBOVP_INT  ======================================================= */
#define Legacy_DP_DM_Protocol_Port_USBOVP_INT_I_OVP_DBNC_DONE_Pos                                  \
    (1UL) /*!< I_OVP_DBNC_DONE (Bit 1)                         */
#define Legacy_DP_DM_Protocol_Port_USBOVP_INT_I_OVP_DBNC_DONE_Msk                                  \
    (0x2UL) /*!< I_OVP_DBNC_DONE (Bitfield-Mask: 0x01)         */
#define Legacy_DP_DM_Protocol_Port_USBOVP_INT_I_USB_OVP_Pos                                        \
    (0UL) /*!< I_USB_OVP (Bit 0)                                     */
#define Legacy_DP_DM_Protocol_Port_USBOVP_INT_I_USB_OVP_Msk                                        \
    (0x1UL) /*!< I_USB_OVP (Bitfield-Mask: 0x01)                     */
/* ======================================================  USBOVP_MSK  ======================================================= */
#define Legacy_DP_DM_Protocol_Port_USBOVP_MSK_M_OVP_DBNC_DONE_Pos                                  \
    (1UL) /*!< M_OVP_DBNC_DONE (Bit 1)                         */
#define Legacy_DP_DM_Protocol_Port_USBOVP_MSK_M_OVP_DBNC_DONE_Msk                                  \
    (0x2UL) /*!< M_OVP_DBNC_DONE (Bitfield-Mask: 0x01)         */
#define Legacy_DP_DM_Protocol_Port_USBOVP_MSK_M_USB_OVP_Pos                                        \
    (0UL) /*!< M_USB_OVP (Bit 0)                                     */
#define Legacy_DP_DM_Protocol_Port_USBOVP_MSK_M_USB_OVP_Msk                                        \
    (0x1UL) /*!< M_USB_OVP (Bitfield-Mask: 0x01)                     */

/* =========================================================================================================================== */
/* ================                                       Flash_Control                                       ================ */
/* =========================================================================================================================== */

/* =======================================================  FLASH_CTL  ======================================================= */
#define Flash_Control_FLASH_CTL_MAIN_LOCK_Pos                                                      \
    (16UL) /*!< MAIN_LOCK (Bit 16)                                    */
#define Flash_Control_FLASH_CTL_MAIN_LOCK_Msk                                                      \
    (0x10000UL) /*!< MAIN_LOCK (Bitfield-Mask: 0x01)                       */
#define Flash_Control_FLASH_CTL_BYTE_SEL_Pos                                                       \
    (4UL) /*!< BYTE_SEL (Bit 4)                                      */
#define Flash_Control_FLASH_CTL_BYTE_SEL_Msk                                                       \
    (0x30UL) /*!< BYTE_SEL (Bitfield-Mask: 0x03)                        */
#define Flash_Control_FLASH_CTL_BYTE_PGM_Pos                                                       \
    (3UL) /*!< BYTE_PGM (Bit 3)                                      */
#define Flash_Control_FLASH_CTL_BYTE_PGM_Msk                                                       \
    (0x8UL) /*!< BYTE_PGM (Bitfield-Mask: 0x01)                        */
#define Flash_Control_FLASH_CTL_MASS_ERASE_Pos                                                     \
    (2UL) /*!< MASS_ERASE (Bit 2)                                    */
#define Flash_Control_FLASH_CTL_MASS_ERASE_Msk                                                     \
    (0x4UL) /*!< MASS_ERASE (Bitfield-Mask: 0x01)                      */
#define Flash_Control_FLASH_CTL_SECTOR_ERASE_Pos                                                   \
    (1UL) /*!< SECTOR_ERASE (Bit 1)                                  */
#define Flash_Control_FLASH_CTL_SECTOR_ERASE_Msk                                                   \
    (0x2UL) /*!< SECTOR_ERASE (Bitfield-Mask: 0x01)                    */
#define Flash_Control_FLASH_CTL_PGM_Pos                                                            \
    (0UL) /*!< PGM (Bit 0)                                           */
#define Flash_Control_FLASH_CTL_PGM_Msk                                                            \
    (0x1UL) /*!< PGM (Bitfield-Mask: 0x01)                             */
/* ======================================================  FLASH_ADDR  ======================================================= */
#define Flash_Control_FLASH_ADDR_FLASH_ADDR_Pos                                                    \
    (0UL) /*!< FLASH_ADDR (Bit 0)                                    */
#define Flash_Control_FLASH_ADDR_FLASH_ADDR_Msk                                                    \
    (0xffffffffUL) /*!< FLASH_ADDR (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  FLASH_DATA  ======================================================= */
#define Flash_Control_FLASH_DATA_FLASH_DATA_Pos                                                    \
    (0UL) /*!< FLASH_DATA (Bit 0)                                    */
#define Flash_Control_FLASH_DATA_FLASH_DATA_Msk                                                    \
    (0xffffffffUL) /*!< FLASH_DATA (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  FLASH_INT_EN  ====================================================== */
#define Flash_Control_FLASH_INT_EN_PROT_INT_EN_Pos                                                 \
    (2UL) /*!< PROT_INT_EN (Bit 2)                                   */
#define Flash_Control_FLASH_INT_EN_PROT_INT_EN_Msk                                                 \
    (0x4UL) /*!< PROT_INT_EN (Bitfield-Mask: 0x01)                     */
#define Flash_Control_FLASH_INT_EN_ERASE_INT_EN_Pos                                                \
    (1UL) /*!< ERASE_INT_EN (Bit 1)                                  */
#define Flash_Control_FLASH_INT_EN_ERASE_INT_EN_Msk                                                \
    (0x2UL) /*!< ERASE_INT_EN (Bitfield-Mask: 0x01)                    */
#define Flash_Control_FLASH_INT_EN_PGM_INT_EN_Pos                                                  \
    (0UL) /*!< PGM_INT_EN (Bit 0)                                    */
#define Flash_Control_FLASH_INT_EN_PGM_INT_EN_Msk                                                  \
    (0x1UL) /*!< PGM_INT_EN (Bitfield-Mask: 0x01)                      */
/* =====================================================  FLASH_INT_STS  ===================================================== */
#define Flash_Control_FLASH_INT_STS_I_PROT_Pos                                                     \
    (2UL) /*!< I_PROT (Bit 2)                                        */
#define Flash_Control_FLASH_INT_STS_I_PROT_Msk                                                     \
    (0x4UL) /*!< I_PROT (Bitfield-Mask: 0x01)                          */
#define Flash_Control_FLASH_INT_STS_I_ERASE_Pos                                                    \
    (1UL) /*!< I_ERASE (Bit 1)                                       */
#define Flash_Control_FLASH_INT_STS_I_ERASE_Msk                                                    \
    (0x2UL) /*!< I_ERASE (Bitfield-Mask: 0x01)                         */
#define Flash_Control_FLASH_INT_STS_I_PGM_Pos                                                      \
    (0UL) /*!< I_PGM (Bit 0)                                         */
#define Flash_Control_FLASH_INT_STS_I_PGM_Msk                                                      \
    (0x1UL) /*!< I_PGM (Bitfield-Mask: 0x01)                           */
/* =====================================================  FLASH_PROTO0  ====================================================== */
#define Flash_Control_FLASH_PROTO0_FLASH_PROTO0_Pos                                                \
    (0UL) /*!< FLASH_PROTO0 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO0_FLASH_PROTO0_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO0 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO1  ====================================================== */
#define Flash_Control_FLASH_PROTO1_FLASH_PROTO1_Pos                                                \
    (0UL) /*!< FLASH_PROTO1 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO1_FLASH_PROTO1_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO1 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO2  ====================================================== */
#define Flash_Control_FLASH_PROTO2_FLASH_PROTO2_Pos                                                \
    (0UL) /*!< FLASH_PROTO2 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO2_FLASH_PROTO2_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO2 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO3  ====================================================== */
#define Flash_Control_FLASH_PROTO3_FLASH_PROTO3_Pos                                                \
    (0UL) /*!< FLASH_PROTO3 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO3_FLASH_PROTO3_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO3 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO4  ====================================================== */
#define Flash_Control_FLASH_PROTO4_FLASH_PROTO4_Pos                                                \
    (0UL) /*!< FLASH_PROTO4 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO4_FLASH_PROTO4_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO4 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO5  ====================================================== */
#define Flash_Control_FLASH_PROTO5_FLASH_PROTO5_Pos                                                \
    (0UL) /*!< FLASH_PROTO5 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO5_FLASH_PROTO5_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO5 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO6  ====================================================== */
#define Flash_Control_FLASH_PROTO6_FLASH_PROTO6_Pos                                                \
    (0UL) /*!< FLASH_PROTO6 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO6_FLASH_PROTO6_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO6 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO7  ====================================================== */
#define Flash_Control_FLASH_PROTO7_FLASH_PROTO7_Pos                                                \
    (0UL) /*!< FLASH_PROTO7 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO7_FLASH_PROTO7_Msk                                                \
    (0xffffffffUL) /*!< FLASH_PROTO7 (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  FLASH_PROTO8  ====================================================== */
#define Flash_Control_FLASH_PROTO8_FLASH_PROTO8_Pos                                                \
    (0UL) /*!< FLASH_PROTO8 (Bit 0)                                  */
#define Flash_Control_FLASH_PROTO8_FLASH_PROTO8_Msk                                                \
    (0xffUL) /*!< FLASH_PROTO8 (Bitfield-Mask: 0xff)                    */
/* ====================================================  FLASH_KEY_MAIN  ===================================================== */
#define Flash_Control_FLASH_KEY_MAIN_FLASH_KEY_MAIN_Pos                                            \
    (0UL) /*!< FLASH_KEY_MAIN (Bit 0)                                */
#define Flash_Control_FLASH_KEY_MAIN_FLASH_KEY_MAIN_Msk                                            \
    (0xffffffffUL) /*!< FLASH_KEY_MAIN (Bitfield-Mask: 0xffffffff)         */
/* =====================================================  FLASH_KEY_NVR  ===================================================== */
#define Flash_Control_FLASH_KEY_NVR_FLASH_KEY_NVR_Pos                                              \
    (0UL) /*!< FLASH_KEY_NVR (Bit 0)                                 */
#define Flash_Control_FLASH_KEY_NVR_FLASH_KEY_NVR_Msk                                              \
    (0xffffffffUL) /*!< FLASH_KEY_NVR (Bitfield-Mask: 0xffffffff)            */
/* =====================================================  FLASH_NVR_CTL  ===================================================== */
#define Flash_Control_FLASH_NVR_CTL_NVR_LOCK_Pos                                                   \
    (16UL) /*!< NVR_LOCK (Bit 16)                                     */
#define Flash_Control_FLASH_NVR_CTL_NVR_LOCK_Msk                                                   \
    (0x10000UL) /*!< NVR_LOCK (Bitfield-Mask: 0x01)                        */
#define Flash_Control_FLASH_NVR_CTL_BYTE_SEL_Pos                                                   \
    (3UL) /*!< BYTE_SEL (Bit 3)                                      */
#define Flash_Control_FLASH_NVR_CTL_BYTE_SEL_Msk                                                   \
    (0x18UL) /*!< BYTE_SEL (Bitfield-Mask: 0x03)                        */
#define Flash_Control_FLASH_NVR_CTL_BYTE_PGM_Pos                                                   \
    (2UL) /*!< BYTE_PGM (Bit 2)                                      */
#define Flash_Control_FLASH_NVR_CTL_BYTE_PGM_Msk                                                   \
    (0x4UL) /*!< BYTE_PGM (Bitfield-Mask: 0x01)                        */
#define Flash_Control_FLASH_NVR_CTL_NVR_SECTOR_ERASE_Pos                                           \
    (1UL) /*!< NVR_SECTOR_ERASE (Bit 1)                              */
#define Flash_Control_FLASH_NVR_CTL_NVR_SECTOR_ERASE_Msk                                           \
    (0x2UL) /*!< NVR_SECTOR_ERASE (Bitfield-Mask: 0x01)                */
#define Flash_Control_FLASH_NVR_CTL_NVR_PGM_Pos                                                    \
    (0UL) /*!< NVR_PGM (Bit 0)                                       */
#define Flash_Control_FLASH_NVR_CTL_NVR_PGM_Msk                                                    \
    (0x1UL) /*!< NVR_PGM (Bitfield-Mask: 0x01)                         */

/* =========================================================================================================================== */
/* ================                                           TEST                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  TMREG0  ========================================================= */
#define TEST_TMREG0_DMUX_CODE_Pos                                                                  \
    (24UL) /*!< DMUX_CODE (Bit 24)                                    */
#define TEST_TMREG0_DMUX_CODE_Msk                                                                  \
    (0xff000000UL) /*!< DMUX_CODE (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG0_AMUX_CODE_Pos                                                                  \
    (16UL) /*!< AMUX_CODE (Bit 16)                                    */
#define TEST_TMREG0_AMUX_CODE_Msk                                                                  \
    (0xff0000UL) /*!< AMUX_CODE (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG0_DEBUG_EN_Pos                                                                   \
    (15UL) /*!< DEBUG_EN (Bit 15)                                     */
#define TEST_TMREG0_DEBUG_EN_Msk                                                                   \
    (0x8000UL) /*!< DEBUG_EN (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG0_mbist_test_en_Pos                                                              \
    (14UL) /*!< mbist_test_en (Bit 14)                                */
#define TEST_TMREG0_mbist_test_en_Msk                                                              \
    (0x4000UL) /*!< mbist_test_en (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG0_a_en_otp_Pos                                                                   \
    (13UL) /*!< a_en_otp (Bit 13)                                     */
#define TEST_TMREG0_a_en_otp_Msk                                                                   \
    (0x2000UL)                         /*!< a_en_otp (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG0_dis_otp_Pos (12UL) /*!< dis_otp (Bit 12)                                      */
#define TEST_TMREG0_dis_otp_Msk                                                                    \
    (0x1000UL) /*!< dis_otp (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG0_fast_i2c_Pos                                                                   \
    (11UL) /*!< fast_i2c (Bit 11)                                     */
#define TEST_TMREG0_fast_i2c_Msk                                                                   \
    (0x800UL) /*!< fast_i2c (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG0_EXT_CLK_EN_Pos                                                                 \
    (10UL) /*!< EXT_CLK_EN (Bit 10)                                   */
#define TEST_TMREG0_EXT_CLK_EN_Msk                                                                 \
    (0x400UL)                       /*!< EXT_CLK_EN (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG0_IDDq_Pos  (9UL) /*!< IDDq (Bit 9)                                          */
#define TEST_TMREG0_IDDq_Msk  (0x200UL) /*!< IDDq (Bitfield-Mask: 0x01)                            */
#define TEST_TMREG0_TM_EN_Pos (8UL) /*!< TM_EN (Bit 8)                                         */
#define TEST_TMREG0_TM_EN_Msk                                                                      \
    (0x100UL) /*!< TM_EN (Bitfield-Mask: 0x01)                           */
#define TEST_TMREG0_Version_ID_Pos                                                                 \
    (4UL) /*!< Version_ID (Bit 4)                                    */
#define TEST_TMREG0_Version_ID_Msk                                                                 \
    (0xf0UL) /*!< Version_ID (Bitfield-Mask: 0x0f)                      */
#define TEST_TMREG0_Revision_ID_Pos                                                                \
    (0UL) /*!< Revision_ID (Bit 0)                                   */
#define TEST_TMREG0_Revision_ID_Msk                                                                \
    (0xfUL) /*!< Revision_ID (Bitfield-Mask: 0x0f)                     */
/* ========================================================  TMREG1  ========================================================= */
#define TEST_TMREG1_ADC11_8_Pos (24UL) /*!< ADC11_8 (Bit 24)                                      */
#define TEST_TMREG1_ADC11_8_Msk                                                                    \
    (0xf000000UL)                     /*!< ADC11_8 (Bitfield-Mask: 0x0f)                         */
#define TEST_TMREG1_ADC7_0_Pos (16UL) /*!< ADC7_0 (Bit 16)                                       */
#define TEST_TMREG1_ADC7_0_Msk                                                                     \
    (0xff0000UL)                       /*!< ADC7_0 (Bitfield-Mask: 0xff)                          */
#define TEST_TMREG1_adc_avg_Pos (12UL) /*!< adc_avg (Bit 12)                                      */
#define TEST_TMREG1_adc_avg_Msk                                                                    \
    (0x1000UL) /*!< adc_avg (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG1_adc_scan_Pos                                                                   \
    (11UL) /*!< adc_scan (Bit 11)                                     */
#define TEST_TMREG1_adc_scan_Msk                                                                   \
    (0x800UL) /*!< adc_scan (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG1_adc_loop_Pos                                                                   \
    (10UL) /*!< adc_loop (Bit 10)                                     */
#define TEST_TMREG1_adc_loop_Msk                                                                   \
    (0x400UL) /*!< adc_loop (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG1_autoscale_n_Pos                                                                \
    (9UL) /*!< autoscale_n (Bit 9)                                   */
#define TEST_TMREG1_autoscale_n_Msk                                                                \
    (0x200UL)                          /*!< autoscale_n (Bitfield-Mask: 0x01)                     */
#define TEST_TMREG1_a_adc_en_Pos (8UL) /*!< a_adc_en (Bit 8)                                      */
#define TEST_TMREG1_a_adc_en_Msk                                                                   \
    (0x100UL) /*!< a_adc_en (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG1_a_en_itestb_dft_Pos                                                            \
    (7UL) /*!< a_en_itestb_dft (Bit 7)                               */
#define TEST_TMREG1_a_en_itestb_dft_Msk                                                            \
    (0x80UL) /*!< a_en_itestb_dft (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG1_a_en_itesta_dft_Pos                                                            \
    (6UL) /*!< a_en_itesta_dft (Bit 6)                               */
#define TEST_TMREG1_a_en_itesta_dft_Msk                                                            \
    (0x40UL) /*!< a_en_itesta_dft (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG1_a_en_ntc_isrc_Pos                                                              \
    (4UL) /*!< a_en_ntc_isrc (Bit 4)                                 */
#define TEST_TMREG1_a_en_ntc_isrc_Msk                                                              \
    (0x30UL) /*!< a_en_ntc_isrc (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG1_a_en_v3p0_Pos                                                                  \
    (3UL) /*!< a_en_v3p0 (Bit 3)                                     */
#define TEST_TMREG1_a_en_v3p0_Msk                                                                  \
    (0x8UL) /*!< a_en_v3p0 (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG1_a_en_clkhs_Pos                                                                 \
    (2UL) /*!< a_en_clkhs (Bit 2)                                    */
#define TEST_TMREG1_a_en_clkhs_Msk                                                                 \
    (0x4UL) /*!< a_en_clkhs (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG1_a_en_clkls_Pos                                                                 \
    (1UL) /*!< a_en_clkls (Bit 1)                                    */
#define TEST_TMREG1_a_en_clkls_Msk                                                                 \
    (0x2UL)                            /*!< a_en_clkls (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG1_a_en_ldo_Pos (0UL) /*!< a_en_ldo (Bit 0)                                      */
#define TEST_TMREG1_a_en_ldo_Msk                                                                   \
    (0x1UL) /*!< a_en_ldo (Bitfield-Mask: 0x01)                        */
/* ========================================================  TMREG2  ========================================================= */
#define TEST_TMREG2_a_en_bc12a_rdat_Pos                                                            \
    (30UL) /*!< a_en_bc12a_rdat (Bit 30)                              */
#define TEST_TMREG2_a_en_bc12a_rdat_Msk                                                            \
    (0xc0000000UL) /*!< a_en_bc12a_rdat (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG2_a_en_bc12a_rdwn_Pos                                                            \
    (28UL) /*!< a_en_bc12a_rdwn (Bit 28)                              */
#define TEST_TMREG2_a_en_bc12a_rdwn_Msk                                                            \
    (0x30000000UL) /*!< a_en_bc12a_rdwn (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG2_a_en_bc12a_v0p6_Pos                                                            \
    (26UL) /*!< a_en_bc12a_v0p6 (Bit 26)                              */
#define TEST_TMREG2_a_en_bc12a_v0p6_Msk                                                            \
    (0xc000000UL) /*!< a_en_bc12a_v0p6 (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG2_a_en_bc12a_isnk_Pos                                                            \
    (24UL) /*!< a_en_bc12a_isnk (Bit 24)                              */
#define TEST_TMREG2_a_en_bc12a_isnk_Msk                                                            \
    (0x3000000UL) /*!< a_en_bc12a_isnk (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG2_a_en_usb_dmb2h_Pos                                                             \
    (19UL) /*!< a_en_usb_dmb2h (Bit 19)                               */
#define TEST_TMREG2_a_en_usb_dmb2h_Msk                                                             \
    (0x80000UL) /*!< a_en_usb_dmb2h (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_usb_dpb2h_Pos                                                             \
    (18UL) /*!< a_en_usb_dpb2h (Bit 18)                               */
#define TEST_TMREG2_a_en_usb_dpb2h_Msk                                                             \
    (0x40000UL) /*!< a_en_usb_dpb2h (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_usb_dma2h_Pos                                                             \
    (17UL) /*!< a_en_usb_dma2h (Bit 17)                               */
#define TEST_TMREG2_a_en_usb_dma2h_Msk                                                             \
    (0x20000UL) /*!< a_en_usb_dma2h (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_usb_dpa2h_Pos                                                             \
    (16UL) /*!< a_en_usb_dpa2h (Bit 16)                               */
#define TEST_TMREG2_a_en_usb_dpa2h_Msk                                                             \
    (0x10000UL) /*!< a_en_usb_dpa2h (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_usb_ovpb_Pos                                                              \
    (14UL) /*!< a_en_usb_ovpb (Bit 14)                                */
#define TEST_TMREG2_a_en_usb_ovpb_Msk                                                              \
    (0x4000UL) /*!< a_en_usb_ovpb (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG2_a_en_usb_ovpa_Pos                                                              \
    (13UL) /*!< a_en_usb_ovpa (Bit 13)                                */
#define TEST_TMREG2_a_en_usb_ovpa_Msk                                                              \
    (0x2000UL) /*!< a_en_usb_ovpa (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG2_a_en_usb_ovp_cpb_Pos                                                           \
    (12UL) /*!< a_en_usb_ovp_cpb (Bit 12)                             */
#define TEST_TMREG2_a_en_usb_ovp_cpb_Msk                                                           \
    (0x1000UL) /*!< a_en_usb_ovp_cpb (Bitfield-Mask: 0x01)                */
#define TEST_TMREG2_a_en_usb_ovp_cpa_Pos                                                           \
    (11UL) /*!< a_en_usb_ovp_cpa (Bit 11)                             */
#define TEST_TMREG2_a_en_usb_ovp_cpa_Msk                                                           \
    (0x800UL) /*!< a_en_usb_ovp_cpa (Bitfield-Mask: 0x01)                */
#define TEST_TMREG2_a_en_usb_cp_Pos                                                                \
    (10UL) /*!< a_en_usb_cp (Bit 10)                                  */
#define TEST_TMREG2_a_en_usb_cp_Msk                                                                \
    (0x400UL) /*!< a_en_usb_cp (Bitfield-Mask: 0x01)                     */
#define TEST_TMREG2_a_en_usb_osc_Pos                                                               \
    (9UL) /*!< a_en_usb_osc (Bit 9)                                  */
#define TEST_TMREG2_a_en_usb_osc_Msk                                                               \
    (0x200UL) /*!< a_en_usb_osc (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG2_a_en_usb_ldo_Pos                                                               \
    (8UL) /*!< a_en_usb_ldo (Bit 8)                                  */
#define TEST_TMREG2_a_en_usb_ldo_Msk                                                               \
    (0x100UL) /*!< a_en_usb_ldo (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG2_a_en_vbus_lkg1_Pos                                                             \
    (7UL) /*!< a_en_vbus_lkg1 (Bit 7)                                */
#define TEST_TMREG2_a_en_vbus_lkg1_Msk                                                             \
    (0x80UL) /*!< a_en_vbus_lkg1 (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_vbusb_disch_Pos                                                           \
    (4UL) /*!< a_en_vbusb_disch (Bit 4)                              */
#define TEST_TMREG2_a_en_vbusb_disch_Msk                                                           \
    (0x70UL) /*!< a_en_vbusb_disch (Bitfield-Mask: 0x07)                */
#define TEST_TMREG2_a_en_vbus_lkg0_Pos                                                             \
    (3UL) /*!< a_en_vbus_lkg0 (Bit 3)                                */
#define TEST_TMREG2_a_en_vbus_lkg0_Msk                                                             \
    (0x8UL) /*!< a_en_vbus_lkg0 (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG2_a_en_vbusa_disch_Pos                                                           \
    (0UL) /*!< a_en_vbusa_disch (Bit 0)                              */
#define TEST_TMREG2_a_en_vbusa_disch_Msk                                                           \
    (0x7UL) /*!< a_en_vbusa_disch (Bitfield-Mask: 0x07)                */
/* ========================================================  TMREG3  ========================================================= */
#define TEST_TMREG3_a_en_cca_ovp_Pos                                                               \
    (29UL) /*!< a_en_cca_ovp (Bit 29)                                 */
#define TEST_TMREG3_a_en_cca_ovp_Msk                                                               \
    (0x60000000UL) /*!< a_en_cca_ovp (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG3_a_en_cc_cp_Pos                                                                 \
    (28UL) /*!< a_en_cc_cp (Bit 28)                                   */
#define TEST_TMREG3_a_en_cc_cp_Msk                                                                 \
    (0x10000000UL) /*!< a_en_cc_cp (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG3_a_en_hvccb_Pos                                                                 \
    (26UL) /*!< a_en_hvccb (Bit 26)                                   */
#define TEST_TMREG3_a_en_hvccb_Msk                                                                 \
    (0xc000000UL) /*!< a_en_hvccb (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG3_a_en_hvcca_Pos                                                                 \
    (24UL) /*!< a_en_hvcca (Bit 24)                                   */
#define TEST_TMREG3_a_en_hvcca_Msk                                                                 \
    (0x3000000UL) /*!< a_en_hvcca (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG3_a_en_dpb_mois_Pos                                                              \
    (20UL) /*!< a_en_dpb_mois (Bit 20)                                */
#define TEST_TMREG3_a_en_dpb_mois_Msk                                                              \
    (0x100000UL) /*!< a_en_dpb_mois (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG3_a_en_dcpb_res_Pos                                                              \
    (19UL) /*!< a_en_dcpb_res (Bit 19)                                */
#define TEST_TMREG3_a_en_dcpb_res_Msk                                                              \
    (0x80000UL) /*!< a_en_dcpb_res (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG3_a_en_hv_swb_Pos                                                                \
    (18UL) /*!< a_en_hv_swb (Bit 18)                                  */
#define TEST_TMREG3_a_en_hv_swb_Msk                                                                \
    (0x40000UL) /*!< a_en_hv_swb (Bitfield-Mask: 0x01)                     */
#define TEST_TMREG3_a_en_dpdmb_2p75_Pos                                                            \
    (17UL) /*!< a_en_dpdmb_2p75 (Bit 17)                              */
#define TEST_TMREG3_a_en_dpdmb_2p75_Msk                                                            \
    (0x20000UL) /*!< a_en_dpdmb_2p75 (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG3_a_en_dpb_dcd_Pos                                                               \
    (16UL) /*!< a_en_dpb_dcd (Bit 16)                                 */
#define TEST_TMREG3_a_en_dpb_dcd_Msk                                                               \
    (0x10000UL) /*!< a_en_dpb_dcd (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG3_a_en_bc12b_rdat_Pos                                                            \
    (14UL) /*!< a_en_bc12b_rdat (Bit 14)                              */
#define TEST_TMREG3_a_en_bc12b_rdat_Msk                                                            \
    (0xc000UL) /*!< a_en_bc12b_rdat (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG3_a_en_bc12b_rdwn_Pos                                                            \
    (12UL) /*!< a_en_bc12b_rdwn (Bit 12)                              */
#define TEST_TMREG3_a_en_bc12b_rdwn_Msk                                                            \
    (0x3000UL) /*!< a_en_bc12b_rdwn (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG3_a_en_bc12b_v0p6_Pos                                                            \
    (10UL) /*!< a_en_bc12b_v0p6 (Bit 10)                              */
#define TEST_TMREG3_a_en_bc12b_v0p6_Msk                                                            \
    (0xc00UL) /*!< a_en_bc12b_v0p6 (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG3_a_en_bc12b_isnk_Pos                                                            \
    (8UL) /*!< a_en_bc12b_isnk (Bit 8)                               */
#define TEST_TMREG3_a_en_bc12b_isnk_Msk                                                            \
    (0x300UL) /*!< a_en_bc12b_isnk (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG3_a_en_dpa_mois_Pos                                                              \
    (4UL) /*!< a_en_dpa_mois (Bit 4)                                 */
#define TEST_TMREG3_a_en_dpa_mois_Msk                                                              \
    (0x10UL) /*!< a_en_dpa_mois (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG3_a_en_dcpa_res_Pos                                                              \
    (3UL) /*!< a_en_dcpa_res (Bit 3)                                 */
#define TEST_TMREG3_a_en_dcpa_res_Msk                                                              \
    (0x8UL) /*!< a_en_dcpa_res (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG3_a_en_hv_swa_Pos                                                                \
    (2UL) /*!< a_en_hv_swa (Bit 2)                                   */
#define TEST_TMREG3_a_en_hv_swa_Msk                                                                \
    (0x4UL) /*!< a_en_hv_swa (Bitfield-Mask: 0x01)                     */
#define TEST_TMREG3_a_en_dpdma_2p75_Pos                                                            \
    (1UL) /*!< a_en_dpdma_2p75 (Bit 1)                               */
#define TEST_TMREG3_a_en_dpdma_2p75_Msk                                                            \
    (0x2UL) /*!< a_en_dpdma_2p75 (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG3_a_en_dpa_dcd_Pos                                                               \
    (0UL) /*!< a_en_dpa_dcd (Bit 0)                                  */
#define TEST_TMREG3_a_en_dpa_dcd_Msk                                                               \
    (0x1UL) /*!< a_en_dpa_dcd (Bitfield-Mask: 0x01)                    */
/* ========================================================  TMREG4  ========================================================= */
#define TEST_TMREG4_a_spd_a_Pos (28UL) /*!< a_spd_a (Bit 28)                                      */
#define TEST_TMREG4_a_spd_a_Msk                                                                    \
    (0x70000000UL) /*!< a_spd_a (Bitfield-Mask: 0x07)                         */
#define TEST_TMREG4_a_meas_cca_Pos                                                                 \
    (26UL) /*!< a_meas_cca (Bit 26)                                   */
#define TEST_TMREG4_a_meas_cca_Msk                                                                 \
    (0xc000000UL) /*!< a_meas_cca (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG4_a_en_cca_ra_Pos                                                                \
    (24UL) /*!< a_en_cca_ra (Bit 24)                                  */
#define TEST_TMREG4_a_en_cca_ra_Msk                                                                \
    (0x3000000UL) /*!< a_en_cca_ra (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG4_a_cca2_pu_val_Pos                                                              \
    (22UL) /*!< a_cca2_pu_val (Bit 22)                                */
#define TEST_TMREG4_a_cca2_pu_val_Msk                                                              \
    (0xc00000UL) /*!< a_cca2_pu_val (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG4_a_cca1_pu_val_Pos                                                              \
    (20UL) /*!< a_cca1_pu_val (Bit 20)                                */
#define TEST_TMREG4_a_cca1_pu_val_Msk                                                              \
    (0x300000UL) /*!< a_cca1_pu_val (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG4_a_en_cca_pu_Pos                                                                \
    (18UL) /*!< a_en_cca_pu (Bit 18)                                  */
#define TEST_TMREG4_a_en_cca_pu_Msk                                                                \
    (0xc0000UL) /*!< a_en_cca_pu (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG4_a_en_cca_pd_Pos                                                                \
    (16UL) /*!< a_en_cca_pd (Bit 16)                                  */
#define TEST_TMREG4_a_en_cca_pd_Msk                                                                \
    (0x30000UL) /*!< a_en_cca_pd (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG4_a_ocpb_range_Pos                                                               \
    (12UL) /*!< a_ocpb_range (Bit 12)                                 */
#define TEST_TMREG4_a_ocpb_range_Msk                                                               \
    (0xf000UL) /*!< a_ocpb_range (Bitfield-Mask: 0x0f)                    */
#define TEST_TMREG4_a_ocpa_range_Pos                                                               \
    (8UL) /*!< a_ocpa_range (Bit 8)                                  */
#define TEST_TMREG4_a_ocpa_range_Msk                                                               \
    (0xf00UL) /*!< a_ocpa_range (Bitfield-Mask: 0x0f)                    */
#define TEST_TMREG4_a_en_ccb_ovp_Pos                                                               \
    (6UL) /*!< a_en_ccb_ovp (Bit 6)                                  */
#define TEST_TMREG4_a_en_ccb_ovp_Msk                                                               \
    (0xc0UL) /*!< a_en_ccb_ovp (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG4_a_en_ocpb_Pos                                                                  \
    (5UL) /*!< a_en_ocpb (Bit 5)                                     */
#define TEST_TMREG4_a_en_ocpb_Msk                                                                  \
    (0x20UL) /*!< a_en_ocpb (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG4_a_en_ocpa_Pos                                                                  \
    (4UL) /*!< a_en_ocpa (Bit 4)                                     */
#define TEST_TMREG4_a_en_ocpa_Msk                                                                  \
    (0x10UL) /*!< a_en_ocpa (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG4_a_en_vconnb_Pos                                                                \
    (2UL) /*!< a_en_vconnb (Bit 2)                                   */
#define TEST_TMREG4_a_en_vconnb_Msk                                                                \
    (0xcUL) /*!< a_en_vconnb (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG4_a_en_vconna_Pos                                                                \
    (0UL) /*!< a_en_vconna (Bit 0)                                   */
#define TEST_TMREG4_a_en_vconna_Msk                                                                \
    (0x3UL) /*!< a_en_vconna (Bitfield-Mask: 0x03)                     */
/* ========================================================  TMREG5  ========================================================= */
#define TEST_TMREG5_a_en_cca_slice_vth_Pos                                                         \
    (29UL) /*!< a_en_cca_slice_vth (Bit 29)                           */
#define TEST_TMREG5_a_en_cca_slice_vth_Msk                                                         \
    (0x20000000UL) /*!< a_en_cca_slice_vth (Bitfield-Mask: 0x01)              */
#define TEST_TMREG5_a_en_rma_dft_Pos                                                               \
    (28UL) /*!< a_en_rma_dft (Bit 28)                                 */
#define TEST_TMREG5_a_en_rma_dft_Msk                                                               \
    (0x10000000UL) /*!< a_en_rma_dft (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG5_a_en_frw_pda_Pos                                                               \
    (27UL) /*!< a_en_frw_pda (Bit 27)                                 */
#define TEST_TMREG5_a_en_frw_pda_Msk                                                               \
    (0x8000000UL) /*!< a_en_frw_pda (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG5_a_pda_tx_Pos                                                                   \
    (26UL) /*!< a_pda_tx (Bit 26)                                     */
#define TEST_TMREG5_a_pda_tx_Msk                                                                   \
    (0x4000000UL) /*!< a_pda_tx (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG5_a_pda_txon_Pos                                                                 \
    (24UL) /*!< a_pda_txon (Bit 24)                                   */
#define TEST_TMREG5_a_pda_txon_Msk                                                                 \
    (0x3000000UL) /*!< a_pda_txon (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG5_a_slicea_hys_Pos                                                               \
    (22UL) /*!< a_slicea_hys (Bit 22)                                 */
#define TEST_TMREG5_a_slicea_hys_Msk                                                               \
    (0xc00000UL) /*!< a_slicea_hys (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG5_a_en_pdrxa_sel_Pos                                                             \
    (20UL) /*!< a_en_pdrxa_sel (Bit 20)                               */
#define TEST_TMREG5_a_en_pdrxa_sel_Msk                                                             \
    (0x300000UL) /*!< a_en_pdrxa_sel (Bitfield-Mask: 0x03)                  */
#define TEST_TMREG5_a_en_v1p125a_dft_Pos                                                           \
    (19UL) /*!< a_en_v1p125a_dft (Bit 19)                             */
#define TEST_TMREG5_a_en_v1p125a_dft_Msk                                                           \
    (0x80000UL) /*!< a_en_v1p125a_dft (Bitfield-Mask: 0x01)                */
#define TEST_TMREG5_a_en_cca_slice_Pos                                                             \
    (18UL) /*!< a_en_cca_slice (Bit 18)                               */
#define TEST_TMREG5_a_en_cca_slice_Msk                                                             \
    (0x40000UL) /*!< a_en_cca_slice (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG5_a_togglepdn_a_Pos                                                              \
    (17UL) /*!< a_togglepdn_a (Bit 17)                                */
#define TEST_TMREG5_a_togglepdn_a_Msk                                                              \
    (0x20000UL) /*!< a_togglepdn_a (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG5_a_en_1p125_bufa_Pos                                                            \
    (16UL) /*!< a_en_1p125_bufa (Bit 16)                              */
#define TEST_TMREG5_a_en_1p125_bufa_Msk                                                            \
    (0x10000UL) /*!< a_en_1p125_bufa (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG5_a_th3a_sela_Pos                                                                \
    (14UL) /*!< a_th3a_sela (Bit 14)                                  */
#define TEST_TMREG5_a_th3a_sela_Msk                                                                \
    (0xc000UL) /*!< a_th3a_sela (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG5_a_th1p5a_sela_Pos                                                              \
    (12UL) /*!< a_th1p5a_sela (Bit 12)                                */
#define TEST_TMREG5_a_th1p5a_sela_Msk                                                              \
    (0x3000UL) /*!< a_th1p5a_sela (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG5_a_thdef_sela_Pos                                                               \
    (10UL) /*!< a_thdef_sela (Bit 10)                                 */
#define TEST_TMREG5_a_thdef_sela_Msk                                                               \
    (0xc00UL) /*!< a_thdef_sela (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG5_a_thra_sela_Pos                                                                \
    (8UL) /*!< a_thra_sela (Bit 8)                                   */
#define TEST_TMREG5_a_thra_sela_Msk                                                                \
    (0x300UL) /*!< a_thra_sela (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG5_a_comp_cca_sel_Pos                                                             \
    (4UL) /*!< a_comp_cca_sel (Bit 4)                                */
#define TEST_TMREG5_a_comp_cca_sel_Msk                                                             \
    (0xf0UL) /*!< a_comp_cca_sel (Bitfield-Mask: 0x0f)                  */
#define TEST_TMREG5_a_en_cca_comp_Pos                                                              \
    (0UL) /*!< a_en_cca_comp (Bit 0)                                 */
#define TEST_TMREG5_a_en_cca_comp_Msk                                                              \
    (0xfUL) /*!< a_en_cca_comp (Bitfield-Mask: 0x0f)                   */
/* ========================================================  TMREG6  ========================================================= */
#define TEST_TMREG6_a_th3a_selb_Pos                                                                \
    (30UL) /*!< a_th3a_selb (Bit 30)                                  */
#define TEST_TMREG6_a_th3a_selb_Msk                                                                \
    (0xc0000000UL) /*!< a_th3a_selb (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG6_a_th1p5a_selb_Pos                                                              \
    (28UL) /*!< a_th1p5a_selb (Bit 28)                                */
#define TEST_TMREG6_a_th1p5a_selb_Msk                                                              \
    (0x30000000UL) /*!< a_th1p5a_selb (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG6_a_thdef_selb_Pos                                                               \
    (26UL) /*!< a_thdef_selb (Bit 26)                                 */
#define TEST_TMREG6_a_thdef_selb_Msk                                                               \
    (0xc000000UL) /*!< a_thdef_selb (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG6_a_thra_selb_Pos                                                                \
    (24UL) /*!< a_thra_selb (Bit 24)                                  */
#define TEST_TMREG6_a_thra_selb_Msk                                                                \
    (0x3000000UL) /*!< a_thra_selb (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG6_a_comp_ccb_se_Pos                                                              \
    (20UL) /*!< a_comp_ccb_se (Bit 20)                                */
#define TEST_TMREG6_a_comp_ccb_se_Msk                                                              \
    (0xf00000UL) /*!< a_comp_ccb_se (Bitfield-Mask: 0x0f)                   */
#define TEST_TMREG6_a_en_ccb_comp_Pos                                                              \
    (16UL) /*!< a_en_ccb_comp (Bit 16)                                */
#define TEST_TMREG6_a_en_ccb_comp_Msk                                                              \
    (0xf0000UL)                        /*!< a_en_ccb_comp (Bitfield-Mask: 0x0f)                   */
#define TEST_TMREG6_a_spd_b_Pos (12UL) /*!< a_spd_b (Bit 12)                                      */
#define TEST_TMREG6_a_spd_b_Msk                                                                    \
    (0x7000UL) /*!< a_spd_b (Bitfield-Mask: 0x07)                         */
#define TEST_TMREG6_a_meas_ccb_Pos                                                                 \
    (10UL) /*!< a_meas_ccb (Bit 10)                                   */
#define TEST_TMREG6_a_meas_ccb_Msk                                                                 \
    (0xc00UL) /*!< a_meas_ccb (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG6_a_en_ccb_ra_Pos                                                                \
    (8UL) /*!< a_en_ccb_ra (Bit 8)                                   */
#define TEST_TMREG6_a_en_ccb_ra_Msk                                                                \
    (0x300UL) /*!< a_en_ccb_ra (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG6_a_ccb2_pu_val_Pos                                                              \
    (6UL) /*!< a_ccb2_pu_val (Bit 6)                                 */
#define TEST_TMREG6_a_ccb2_pu_val_Msk                                                              \
    (0xc0UL) /*!< a_ccb2_pu_val (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG6_a_ccb1_pu_val_Pos                                                              \
    (4UL) /*!< a_ccb1_pu_val (Bit 4)                                 */
#define TEST_TMREG6_a_ccb1_pu_val_Msk                                                              \
    (0x30UL) /*!< a_ccb1_pu_val (Bitfield-Mask: 0x03)                   */
#define TEST_TMREG6_a_en_ccb_pu_Pos                                                                \
    (2UL) /*!< a_en_ccb_pu (Bit 2)                                   */
#define TEST_TMREG6_a_en_ccb_pu_Msk                                                                \
    (0xcUL) /*!< a_en_ccb_pu (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG6_a_en_ccb_pd_Pos                                                                \
    (0UL) /*!< a_en_ccb_pd (Bit 0)                                   */
#define TEST_TMREG6_a_en_ccb_pd_Msk                                                                \
    (0x3UL) /*!< a_en_ccb_pd (Bitfield-Mask: 0x03)                     */
/* ========================================================  TMREG7  ========================================================= */
#define TEST_TMREG7_Port_CFG15_8_Pos                                                               \
    (24UL) /*!< Port_CFG15_8 (Bit 24)                                 */
#define TEST_TMREG7_Port_CFG15_8_Msk                                                               \
    (0xff000000UL) /*!< Port_CFG15_8 (Bitfield-Mask: 0xff)                    */
#define TEST_TMREG7_Port_CFG7_0_Pos                                                                \
    (16UL) /*!< Port_CFG7_0 (Bit 16)                                  */
#define TEST_TMREG7_Port_CFG7_0_Msk                                                                \
    (0xff0000UL) /*!< Port_CFG7_0 (Bitfield-Mask: 0xff)                     */
#define TEST_TMREG7_a_en_ccb_slice_vth_Pos                                                         \
    (13UL) /*!< a_en_ccb_slice_vth (Bit 13)                           */
#define TEST_TMREG7_a_en_ccb_slice_vth_Msk                                                         \
    (0x2000UL) /*!< a_en_ccb_slice_vth (Bitfield-Mask: 0x01)              */
#define TEST_TMREG7_a_en_rmb_dft_Pos                                                               \
    (12UL) /*!< a_en_rmb_dft (Bit 12)                                 */
#define TEST_TMREG7_a_en_rmb_dft_Msk                                                               \
    (0x1000UL) /*!< a_en_rmb_dft (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG7_a_en_frw_pdb_Pos                                                               \
    (11UL) /*!< a_en_frw_pdb (Bit 11)                                 */
#define TEST_TMREG7_a_en_frw_pdb_Msk                                                               \
    (0x800UL) /*!< a_en_frw_pdb (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG7_a_pdb_tx_Pos                                                                   \
    (10UL) /*!< a_pdb_tx (Bit 10)                                     */
#define TEST_TMREG7_a_pdb_tx_Msk                                                                   \
    (0x400UL) /*!< a_pdb_tx (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG7_a_pdb_txon_Pos                                                                 \
    (8UL) /*!< a_pdb_txon (Bit 8)                                    */
#define TEST_TMREG7_a_pdb_txon_Msk                                                                 \
    (0x300UL) /*!< a_pdb_txon (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG7_a_sliceb_hys_Pos                                                               \
    (6UL) /*!< a_sliceb_hys (Bit 6)                                  */
#define TEST_TMREG7_a_sliceb_hys_Msk                                                               \
    (0xc0UL) /*!< a_sliceb_hys (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG7_a_en_pdrxb_sel_Pos                                                             \
    (4UL) /*!< a_en_pdrxb_sel (Bit 4)                                */
#define TEST_TMREG7_a_en_pdrxb_sel_Msk                                                             \
    (0x30UL) /*!< a_en_pdrxb_sel (Bitfield-Mask: 0x03)                  */
#define TEST_TMREG7_a_en_v1p125b_dft_Pos                                                           \
    (3UL) /*!< a_en_v1p125b_dft (Bit 3)                              */
#define TEST_TMREG7_a_en_v1p125b_dft_Msk                                                           \
    (0x8UL) /*!< a_en_v1p125b_dft (Bitfield-Mask: 0x01)                */
#define TEST_TMREG7_a_en_ccb_slice_Pos                                                             \
    (2UL) /*!< a_en_ccb_slice (Bit 2)                                */
#define TEST_TMREG7_a_en_ccb_slice_Msk                                                             \
    (0x4UL) /*!< a_en_ccb_slice (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG7_a_togglepdn_b_Pos                                                              \
    (1UL) /*!< a_togglepdn_b (Bit 1)                                 */
#define TEST_TMREG7_a_togglepdn_b_Msk                                                              \
    (0x2UL) /*!< a_togglepdn_b (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG7_a_en_1p125_bufb_Pos                                                            \
    (0UL) /*!< a_en_1p125_bufb (Bit 0)                               */
#define TEST_TMREG7_a_en_1p125_bufb_Msk                                                            \
    (0x1UL) /*!< a_en_1p125_bufb (Bitfield-Mask: 0x01)                 */
/* ========================================================  TMREG8  ========================================================= */
#define TEST_TMREG8_Port_PU19_16_Pos                                                               \
    (24UL) /*!< Port_PU19_16 (Bit 24)                                 */
#define TEST_TMREG8_Port_PU19_16_Msk                                                               \
    (0xf000000UL) /*!< Port_PU19_16 (Bitfield-Mask: 0x0f)                    */
#define TEST_TMREG8_Port_PU15_8_Pos                                                                \
    (16UL) /*!< Port_PU15_8 (Bit 16)                                  */
#define TEST_TMREG8_Port_PU15_8_Msk                                                                \
    (0xff0000UL) /*!< Port_PU15_8 (Bitfield-Mask: 0xff)                     */
#define TEST_TMREG8_Port_PU7_0_Pos                                                                 \
    (8UL) /*!< Port_PU7_0 (Bit 8)                                    */
#define TEST_TMREG8_Port_PU7_0_Msk                                                                 \
    (0xff00UL)                       /*!< Port_PU7_0 (Bitfield-Mask: 0xff)                      */
#define TEST_TMREG8_SWD_EN_Pos (7UL) /*!< SWD_EN (Bit 7)                                        */
#define TEST_TMREG8_SWD_EN_Msk                                                                     \
    (0x80UL) /*!< SWD_EN (Bitfield-Mask: 0x01)                          */
#define TEST_TMREG8_Port_CFG19_16_Pos                                                              \
    (0UL) /*!< Port_CFG19_16 (Bit 0)                                 */
#define TEST_TMREG8_Port_CFG19_16_Msk                                                              \
    (0xfUL) /*!< Port_CFG19_16 (Bitfield-Mask: 0x0f)                   */
/* ========================================================  TMREG9  ========================================================= */
#define TEST_TMREG9_GPIO_DIR7_0_Pos                                                                \
    (24UL) /*!< GPIO_DIR7_0 (Bit 24)                                  */
#define TEST_TMREG9_GPIO_DIR7_0_Msk                                                                \
    (0xff000000UL) /*!< GPIO_DIR7_0 (Bitfield-Mask: 0xff)                     */
#define TEST_TMREG9_Port_PD19_16_Pos                                                               \
    (16UL) /*!< Port_PD19_16 (Bit 16)                                 */
#define TEST_TMREG9_Port_PD19_16_Msk                                                               \
    (0xf0000UL) /*!< Port_PD19_16 (Bitfield-Mask: 0x0f)                    */
#define TEST_TMREG9_Port_PD15_8_Pos                                                                \
    (8UL) /*!< Port_PD15_8 (Bit 8)                                   */
#define TEST_TMREG9_Port_PD15_8_Msk                                                                \
    (0xff00UL) /*!< Port_PD15_8 (Bitfield-Mask: 0xff)                     */
#define TEST_TMREG9_Port_PD7_0_Pos                                                                 \
    (0UL) /*!< Port_PD7_0 (Bit 0)                                    */
#define TEST_TMREG9_Port_PD7_0_Msk                                                                 \
    (0xffUL) /*!< Port_PD7_0 (Bitfield-Mask: 0xff)                      */
/* ========================================================  TMREG10  ======================================================== */
#define TEST_TMREG10_CP2_good_die_Pos                                                              \
    (25UL) /*!< CP2_good_die (Bit 25)                                 */
#define TEST_TMREG10_CP2_good_die_Msk                                                              \
    (0x2000000UL) /*!< CP2_good_die (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG10_CP1_good_die_Pos                                                              \
    (24UL) /*!< CP1_good_die (Bit 24)                                 */
#define TEST_TMREG10_CP1_good_die_Msk                                                              \
    (0x1000000UL) /*!< CP1_good_die (Bitfield-Mask: 0x01)                    */
#define TEST_TMREG10_HPD_EN_B_Pos                                                                  \
    (19UL) /*!< HPD_EN_B (Bit 19)                                     */
#define TEST_TMREG10_HPD_EN_B_Msk                                                                  \
    (0x80000UL) /*!< HPD_EN_B (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG10_HPD_EN_A_Pos                                                                  \
    (18UL) /*!< HPD_EN_A (Bit 18)                                     */
#define TEST_TMREG10_HPD_EN_A_Msk                                                                  \
    (0x40000UL) /*!< HPD_EN_A (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG10_HPD_MODE_B_Pos                                                                \
    (17UL) /*!< HPD_MODE_B (Bit 17)                                   */
#define TEST_TMREG10_HPD_MODE_B_Msk                                                                \
    (0x20000UL) /*!< HPD_MODE_B (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG10_HPD_MODE_A_Pos                                                                \
    (16UL) /*!< HPD_MODE_A (Bit 16)                                   */
#define TEST_TMREG10_HPD_MODE_A_Msk                                                                \
    (0x10000UL) /*!< HPD_MODE_A (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG10_GPIO_DIR19_16_Pos                                                             \
    (8UL) /*!< GPIO_DIR19_16 (Bit 8)                                 */
#define TEST_TMREG10_GPIO_DIR19_16_Msk                                                             \
    (0xf00UL) /*!< GPIO_DIR19_16 (Bitfield-Mask: 0x0f)                   */
#define TEST_TMREG10_GPIO_DIR15_8_Pos                                                              \
    (0UL) /*!< GPIO_DIR15_8 (Bit 0)                                  */
#define TEST_TMREG10_GPIO_DIR15_8_Msk                                                              \
    (0xffUL) /*!< GPIO_DIR15_8 (Bitfield-Mask: 0xff)                    */
/* ========================================================  TMREG11  ======================================================== */
#define TEST_TMREG11_GPIO_IN_EN_19_16_Pos                                                          \
    (16UL) /*!< GPIO_IN_EN_19_16 (Bit 16)                             */
#define TEST_TMREG11_GPIO_IN_EN_19_16_Msk                                                          \
    (0xf0000UL) /*!< GPIO_IN_EN_19_16 (Bitfield-Mask: 0x0f)                */
#define TEST_TMREG11_GPIO_IN_EN_15_8_Pos                                                           \
    (8UL) /*!< GPIO_IN_EN_15_8 (Bit 8)                               */
#define TEST_TMREG11_GPIO_IN_EN_15_8_Msk                                                           \
    (0xff00UL) /*!< GPIO_IN_EN_15_8 (Bitfield-Mask: 0xff)                 */
#define TEST_TMREG11_GPIO_IN_EN_7_0_Pos                                                            \
    (0UL) /*!< GPIO_IN_EN_7_0 (Bit 0)                                */
#define TEST_TMREG11_GPIO_IN_EN_7_0_Msk                                                            \
    (0xffUL) /*!< GPIO_IN_EN_7_0 (Bitfield-Mask: 0xff)                  */
/* ========================================================  TMREG12  ======================================================== */
#define TEST_TMREG12_adc_ch_en_Pos                                                                 \
    (0UL) /*!< adc_ch_en (Bit 0)                                     */
#define TEST_TMREG12_adc_ch_en_Msk                                                                 \
    (0xfffUL) /*!< adc_ch_en (Bitfield-Mask: 0xfff)                      */
/* ========================================================  TMREG41  ======================================================== */
#define TEST_TMREG41_TRIM_STS3_Pos                                                                 \
    (24UL) /*!< TRIM_STS3 (Bit 24)                                    */
#define TEST_TMREG41_TRIM_STS3_Msk                                                                 \
    (0xff000000UL) /*!< TRIM_STS3 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG41_TRIM_STS2_Pos                                                                 \
    (16UL) /*!< TRIM_STS2 (Bit 16)                                    */
#define TEST_TMREG41_TRIM_STS2_Msk                                                                 \
    (0xff0000UL) /*!< TRIM_STS2 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG41_TRIM_STS1_Pos                                                                 \
    (8UL) /*!< TRIM_STS1 (Bit 8)                                     */
#define TEST_TMREG41_TRIM_STS1_Msk                                                                 \
    (0xff00UL) /*!< TRIM_STS1 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG41_TRIM_STS0_Pos                                                                 \
    (0UL) /*!< TRIM_STS0 (Bit 0)                                     */
#define TEST_TMREG41_TRIM_STS0_Msk                                                                 \
    (0xffUL) /*!< TRIM_STS0 (Bitfield-Mask: 0xff)                       */
/* ========================================================  TMREG42  ======================================================== */
#define TEST_TMREG42_TRIM_STS7_Pos                                                                 \
    (24UL) /*!< TRIM_STS7 (Bit 24)                                    */
#define TEST_TMREG42_TRIM_STS7_Msk                                                                 \
    (0xff000000UL) /*!< TRIM_STS7 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG42_TRIM_STS6_Pos                                                                 \
    (16UL) /*!< TRIM_STS6 (Bit 16)                                    */
#define TEST_TMREG42_TRIM_STS6_Msk                                                                 \
    (0xff0000UL) /*!< TRIM_STS6 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG42_TRIM_STS5_Pos                                                                 \
    (8UL) /*!< TRIM_STS5 (Bit 8)                                     */
#define TEST_TMREG42_TRIM_STS5_Msk                                                                 \
    (0xff00UL) /*!< TRIM_STS5 (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG42_TRIM_STS4_Pos                                                                 \
    (0UL) /*!< TRIM_STS4 (Bit 0)                                     */
#define TEST_TMREG42_TRIM_STS4_Msk                                                                 \
    (0xffUL) /*!< TRIM_STS4 (Bitfield-Mask: 0xff)                       */
/* ========================================================  TMREG43  ======================================================== */
#define TEST_TMREG43_TRIM_LOCK_Pos                                                                 \
    (15UL) /*!< TRIM_LOCK (Bit 15)                                    */
#define TEST_TMREG43_TRIM_LOCK_Msk                                                                 \
    (0x8000UL) /*!< TRIM_LOCK (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG43_a_trim_otp_Pos                                                                \
    (13UL) /*!< a_trim_otp (Bit 13)                                   */
#define TEST_TMREG43_a_trim_otp_Msk                                                                \
    (0x6000UL) /*!< a_trim_otp (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG43_TRIM_STS9_Pos                                                                 \
    (8UL) /*!< TRIM_STS9 (Bit 8)                                     */
#define TEST_TMREG43_TRIM_STS9_Msk                                                                 \
    (0x1f00UL) /*!< TRIM_STS9 (Bitfield-Mask: 0x1f)                       */
#define TEST_TMREG43_TRIM_STS8_Pos                                                                 \
    (0UL) /*!< TRIM_STS8 (Bit 0)                                     */
#define TEST_TMREG43_TRIM_STS8_Msk                                                                 \
    (0xffUL) /*!< TRIM_STS8 (Bitfield-Mask: 0xff)                       */
/* ========================================================  TMREG44  ======================================================== */
#define TEST_TMREG44_trim_write_cmplt_Pos                                                          \
    (31UL) /*!< trim_write_cmplt (Bit 31)                             */
#define TEST_TMREG44_trim_write_cmplt_Msk                                                          \
    (0x80000000UL) /*!< trim_write_cmplt (Bitfield-Mask: 0x01)                */
#define TEST_TMREG44_Trim_ewrite_Pos                                                               \
    (28UL) /*!< Trim_ewrite (Bit 28)                                  */
#define TEST_TMREG44_Trim_ewrite_Msk                                                               \
    (0x10000000UL) /*!< Trim_ewrite (Bitfield-Mask: 0x01)                     */
#define TEST_TMREG44_Trim_read_Pos                                                                 \
    (27UL) /*!< Trim_read (Bit 27)                                    */
#define TEST_TMREG44_Trim_read_Msk                                                                 \
    (0x8000000UL) /*!< Trim_read (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG44_Trim_write_Pos                                                                \
    (26UL) /*!< Trim_write (Bit 26)                                   */
#define TEST_TMREG44_Trim_write_Msk                                                                \
    (0x4000000UL) /*!< Trim_write (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG44_Trim_sim_Pos                                                                  \
    (25UL) /*!< Trim_sim (Bit 25)                                     */
#define TEST_TMREG44_Trim_sim_Msk                                                                  \
    (0x2000000UL) /*!< Trim_sim (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG44_Trim_Mode_Pos                                                                 \
    (24UL) /*!< Trim_Mode (Bit 24)                                    */
#define TEST_TMREG44_Trim_Mode_Msk                                                                 \
    (0x1000000UL) /*!< Trim_Mode (Bitfield-Mask: 0x01)                       */
/* ========================================================  TMREG45  ======================================================== */
#define TEST_TMREG45_a_trim_cc1_0_Pos                                                              \
    (30UL) /*!< a_trim_cc1_0 (Bit 30)                                 */
#define TEST_TMREG45_a_trim_cc1_0_Msk                                                              \
    (0xc0000000UL) /*!< a_trim_cc1_0 (Bitfield-Mask: 0x03)                    */
#define TEST_TMREG45_a_trim_vldo_Pos                                                               \
    (28UL) /*!< a_trim_vldo (Bit 28)                                  */
#define TEST_TMREG45_a_trim_vldo_Msk                                                               \
    (0x30000000UL) /*!< a_trim_vldo (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG45_a_trim_adcv_Pos                                                               \
    (24UL) /*!< a_trim_adcv (Bit 24)                                  */
#define TEST_TMREG45_a_trim_adcv_Msk                                                               \
    (0xf000000UL) /*!< a_trim_adcv (Bitfield-Mask: 0x0f)                     */
#define TEST_TMREG45_a_trim_ntci_Pos                                                               \
    (21UL) /*!< a_trim_ntci (Bit 21)                                  */
#define TEST_TMREG45_a_trim_ntci_Msk                                                               \
    (0xe00000UL) /*!< a_trim_ntci (Bitfield-Mask: 0x07)                     */
#define TEST_TMREG45_a_trim_clkls_Pos                                                              \
    (16UL) /*!< a_trim_clkls (Bit 16)                                 */
#define TEST_TMREG45_a_trim_clkls_Msk                                                              \
    (0x1f0000UL) /*!< a_trim_clkls (Bitfield-Mask: 0x1f)                    */
#define TEST_TMREG45_a_trim_clkhs_Pos                                                              \
    (12UL) /*!< a_trim_clkhs (Bit 12)                                 */
#define TEST_TMREG45_a_trim_clkhs_Msk                                                              \
    (0xf000UL) /*!< a_trim_clkhs (Bitfield-Mask: 0x0f)                    */
#define TEST_TMREG45_a_trim_icur_Pos                                                               \
    (8UL) /*!< a_trim_icur (Bit 8)                                   */
#define TEST_TMREG45_a_trim_icur_Msk                                                               \
    (0xf00UL) /*!< a_trim_icur (Bitfield-Mask: 0x0f)                     */
#define TEST_TMREG45_a_trim_ref_Pos                                                                \
    (0UL) /*!< a_trim_ref (Bit 0)                                    */
#define TEST_TMREG45_a_trim_ref_Msk                                                                \
    (0x1fUL) /*!< a_trim_ref (Bitfield-Mask: 0x1f)                      */
/* ========================================================  TMREG46  ======================================================== */
#define TEST_TMREG46_a_trim_usb8_6_Pos                                                             \
    (27UL) /*!< a_trim_usb8_6 (Bit 27)                                */
#define TEST_TMREG46_a_trim_usb8_6_Msk                                                             \
    (0x38000000UL) /*!< a_trim_usb8_6 (Bitfield-Mask: 0x07)                   */
#define TEST_TMREG46_a_trim_usb5_3_Pos                                                             \
    (24UL) /*!< a_trim_usb5_3 (Bit 24)                                */
#define TEST_TMREG46_a_trim_usb5_3_Msk                                                             \
    (0x7000000UL) /*!< a_trim_usb5_3 (Bitfield-Mask: 0x07)                   */
#define TEST_TMREG46_a_trim_usb2_0_Pos                                                             \
    (19UL) /*!< a_trim_usb2_0 (Bit 19)                                */
#define TEST_TMREG46_a_trim_usb2_0_Msk                                                             \
    (0x380000UL) /*!< a_trim_usb2_0 (Bitfield-Mask: 0x07)                   */
#define TEST_TMREG46_a_trim_cc19_17_Pos                                                            \
    (16UL) /*!< a_trim_cc19_17 (Bit 16)                               */
#define TEST_TMREG46_a_trim_cc19_17_Msk                                                            \
    (0x70000UL) /*!< a_trim_cc19_17 (Bitfield-Mask: 0x07)                  */
#define TEST_TMREG46_a_trim_cc16_14_Pos                                                            \
    (12UL) /*!< a_trim_cc16_14 (Bit 12)                               */
#define TEST_TMREG46_a_trim_cc16_14_Msk                                                            \
    (0x7000UL) /*!< a_trim_cc16_14 (Bitfield-Mask: 0x07)                  */
#define TEST_TMREG46_a_trim_cc13_12_Pos                                                            \
    (10UL) /*!< a_trim_cc13_12 (Bit 10)                               */
#define TEST_TMREG46_a_trim_cc13_12_Msk                                                            \
    (0xc00UL) /*!< a_trim_cc13_12 (Bitfield-Mask: 0x03)                  */
#define TEST_TMREG46_a_trim_cc11_10_Pos                                                            \
    (8UL) /*!< a_trim_cc11_10 (Bit 8)                                */
#define TEST_TMREG46_a_trim_cc11_10_Msk                                                            \
    (0x300UL) /*!< a_trim_cc11_10 (Bitfield-Mask: 0x03)                  */
#define TEST_TMREG46_a_trim_cc9_7_Pos                                                              \
    (5UL) /*!< a_trim_cc9_7 (Bit 5)                                  */
#define TEST_TMREG46_a_trim_cc9_7_Msk                                                              \
    (0xe0UL) /*!< a_trim_cc9_7 (Bitfield-Mask: 0x07)                    */
#define TEST_TMREG46_a_trim_cc6_4_Pos                                                              \
    (2UL) /*!< a_trim_cc6_4 (Bit 2)                                  */
#define TEST_TMREG46_a_trim_cc6_4_Msk                                                              \
    (0x1cUL) /*!< a_trim_cc6_4 (Bitfield-Mask: 0x07)                    */
#define TEST_TMREG46_a_trim_cc3_2_Pos                                                              \
    (0UL) /*!< a_trim_cc3_2 (Bit 0)                                  */
#define TEST_TMREG46_a_trim_cc3_2_Msk                                                              \
    (0x3UL) /*!< a_trim_cc3_2 (Bitfield-Mask: 0x03)                    */
/* ========================================================  TMREG47  ======================================================== */
#define TEST_TMREG47_TRIM_LOCK_Pos                                                                 \
    (15UL) /*!< TRIM_LOCK (Bit 15)                                    */
#define TEST_TMREG47_TRIM_LOCK_Msk                                                                 \
    (0x8000UL) /*!< TRIM_LOCK (Bitfield-Mask: 0x01)                       */
#define TEST_TMREG47_a_trim_otp_Pos                                                                \
    (13UL) /*!< a_trim_otp (Bit 13)                                   */
#define TEST_TMREG47_a_trim_otp_Msk                                                                \
    (0x6000UL) /*!< a_trim_otp (Bitfield-Mask: 0x03)                      */
#define TEST_TMREG47_trim_adc_offset_Pos                                                           \
    (8UL) /*!< trim_adc_offset (Bit 8)                               */
#define TEST_TMREG47_trim_adc_offset_Msk                                                           \
    (0x1f00UL) /*!< trim_adc_offset (Bitfield-Mask: 0x1f)                 */
#define TEST_TMREG47_a_slice_hys_Pos                                                               \
    (6UL) /*!< a_slice_hys (Bit 6)                                   */
#define TEST_TMREG47_a_slice_hys_Msk                                                               \
    (0xc0UL) /*!< a_slice_hys (Bitfield-Mask: 0x03)                     */
#define TEST_TMREG47_a_trim_usb14_13_Pos                                                           \
    (4UL) /*!< a_trim_usb14_13 (Bit 4)                               */
#define TEST_TMREG47_a_trim_usb14_13_Msk                                                           \
    (0x30UL) /*!< a_trim_usb14_13 (Bitfield-Mask: 0x03)                 */
#define TEST_TMREG47_a_trim_usb12_9_Pos                                                            \
    (0UL) /*!< a_trim_usb12_9 (Bit 0)                                */
#define TEST_TMREG47_a_trim_usb12_9_Msk                                                            \
    (0xfUL) /*!< a_trim_usb12_9 (Bitfield-Mask: 0x0f)                  */
/* ========================================================  TMREG48  ======================================================== */
#define TEST_TMREG48_TEST_EN_Pos                                                                   \
    (31UL) /*!< TEST_EN (Bit 31)                                      */
#define TEST_TMREG48_TEST_EN_Msk                                                                   \
    (0x80000000UL) /*!< TEST_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_HPDB_LSCLK_EN_Pos                                                             \
    (30UL) /*!< HPDB_LSCLK_EN (Bit 30)                                */
#define TEST_TMREG48_HPDB_LSCLK_EN_Msk                                                             \
    (0x40000000UL) /*!< HPDB_LSCLK_EN (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG48_HPDA_LSCLK_EN_Pos                                                             \
    (29UL) /*!< HPDA_LSCLK_EN (Bit 29)                                */
#define TEST_TMREG48_HPDA_LSCLK_EN_Msk                                                             \
    (0x20000000UL) /*!< HPDA_LSCLK_EN (Bitfield-Mask: 0x01)                   */
#define TEST_TMREG48_USBCHGB_CLK_EN_Pos                                                            \
    (26UL) /*!< USBCHGB_CLK_EN (Bit 26)                               */
#define TEST_TMREG48_USBCHGB_CLK_EN_Msk                                                            \
    (0x4000000UL) /*!< USBCHGB_CLK_EN (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG48_USBCHGA_CLK_EN_Pos                                                            \
    (25UL) /*!< USBCHGA_CLK_EN (Bit 25)                               */
#define TEST_TMREG48_USBCHGA_CLK_EN_Msk                                                            \
    (0x2000000UL) /*!< USBCHGA_CLK_EN (Bitfield-Mask: 0x01)                  */
#define TEST_TMREG48_USBPDB_HSCLK_EN_Pos                                                           \
    (24UL) /*!< USBPDB_HSCLK_EN (Bit 24)                              */
#define TEST_TMREG48_USBPDB_HSCLK_EN_Msk                                                           \
    (0x1000000UL) /*!< USBPDB_HSCLK_EN (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG48_USBPDA_HSCLK_EN_Pos                                                           \
    (23UL) /*!< USBPDA_HSCLK_EN (Bit 23)                              */
#define TEST_TMREG48_USBPDA_HSCLK_EN_Msk                                                           \
    (0x800000UL) /*!< USBPDA_HSCLK_EN (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG48_USBPDB_LSCLK_EN_Pos                                                           \
    (22UL) /*!< USBPDB_LSCLK_EN (Bit 22)                              */
#define TEST_TMREG48_USBPDB_LSCLK_EN_Msk                                                           \
    (0x400000UL) /*!< USBPDB_LSCLK_EN (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG48_USBPDA_LSCLK_EN_Pos                                                           \
    (21UL) /*!< USBPDA_LSCLK_EN (Bit 21)                              */
#define TEST_TMREG48_USBPDA_LSCLK_EN_Msk                                                           \
    (0x200000UL)                       /*!< USBPDA_LSCLK_EN (Bitfield-Mask: 0x01)                 */
#define TEST_TMREG48_DMA_EN_Pos (20UL) /*!< DMA_EN (Bit 20)                                       */
#define TEST_TMREG48_DMA_EN_Msk                                                                    \
    (0x100000UL) /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define TEST_TMREG48_FLASH_EN_Pos                                                                  \
    (19UL) /*!< FLASH_EN (Bit 19)                                     */
#define TEST_TMREG48_FLASH_EN_Msk                                                                  \
    (0x80000UL) /*!< FLASH_EN (Bitfield-Mask: 0x01)                        */
#define TEST_TMREG48_I2C4_EN_Pos                                                                   \
    (18UL) /*!< I2C4_EN (Bit 18)                                      */
#define TEST_TMREG48_I2C4_EN_Msk                                                                   \
    (0x40000UL) /*!< I2C4_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_I2C3_EN_Pos                                                                   \
    (17UL) /*!< I2C3_EN (Bit 17)                                      */
#define TEST_TMREG48_I2C3_EN_Msk                                                                   \
    (0x20000UL) /*!< I2C3_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_I2C2_EN_Pos                                                                   \
    (16UL) /*!< I2C2_EN (Bit 16)                                      */
#define TEST_TMREG48_I2C2_EN_Msk                                                                   \
    (0x10000UL) /*!< I2C2_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_I2C1_EN_Pos                                                                   \
    (15UL) /*!< I2C1_EN (Bit 15)                                      */
#define TEST_TMREG48_I2C1_EN_Msk                                                                   \
    (0x8000UL)                         /*!< I2C1_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_ADC_EN_Pos (10UL) /*!< ADC_EN (Bit 10)                                       */
#define TEST_TMREG48_ADC_EN_Msk                                                                    \
    (0x400UL)                          /*!< ADC_EN (Bitfield-Mask: 0x01)                          */
#define TEST_TMREG48_GPIO_EN_Pos (9UL) /*!< GPIO_EN (Bit 9)                                       */
#define TEST_TMREG48_GPIO_EN_Msk                                                                   \
    (0x200UL) /*!< GPIO_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_SYSTICK_EN_Pos                                                                \
    (5UL) /*!< SYSTICK_EN (Bit 5)                                    */
#define TEST_TMREG48_SYSTICK_EN_Msk                                                                \
    (0x20UL)                           /*!< SYSTICK_EN (Bitfield-Mask: 0x01)                      */
#define TEST_TMREG48_WUT_Pos     (4UL) /*!< WUT (Bit 4)                                           */
#define TEST_TMREG48_WUT_Msk     (0x10UL) /*!< WUT (Bitfield-Mask: 0x01)                             */
#define TEST_TMREG48_TIM1_EN_Pos (3UL) /*!< TIM1_EN (Bit 3)                                       */
#define TEST_TMREG48_TIM1_EN_Msk                                                                   \
    (0x8UL)                            /*!< TIM1_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_TIM0_EN_Pos (2UL) /*!< TIM0_EN (Bit 2)                                       */
#define TEST_TMREG48_TIM0_EN_Msk                                                                   \
    (0x4UL)                           /*!< TIM0_EN (Bitfield-Mask: 0x01)                         */
#define TEST_TMREG48_WDG_EN_Pos (1UL) /*!< WDG_EN (Bit 1)                                        */
#define TEST_TMREG48_WDG_EN_Msk                                                                    \
    (0x2UL) /*!< WDG_EN (Bitfield-Mask: 0x01)                          */
#define TEST_TMREG48_SYSCLK_EN_Pos                                                                 \
    (0UL) /*!< SYSCLK_EN (Bit 0)                                     */
#define TEST_TMREG48_SYSCLK_EN_Msk                                                                 \
    (0x1UL) /*!< SYSCLK_EN (Bitfield-Mask: 0x01)                       */
/* ========================================================  TMREG63  ======================================================== */
#define TEST_TMREG63_TEST_MODE_PW2_Pos                                                             \
    (24UL) /*!< TEST_MODE_PW2 (Bit 24)                                */
#define TEST_TMREG63_TEST_MODE_PW2_Msk                                                             \
    (0xff000000UL) /*!< TEST_MODE_PW2 (Bitfield-Mask: 0xff)                   */
#define TEST_TMREG63_TEST_MODE_PW1_Pos                                                             \
    (16UL) /*!< TEST_MODE_PW1 (Bit 16)                                */
#define TEST_TMREG63_TEST_MODE_PW1_Msk                                                             \
    (0xff0000UL) /*!< TEST_MODE_PW1 (Bitfield-Mask: 0xff)                   */
/* ========================================================  TMREG64  ======================================================== */
#define TEST_TMREG64_SCAN_MODE_Pos                                                                 \
    (24UL) /*!< SCAN_MODE (Bit 24)                                    */
#define TEST_TMREG64_SCAN_MODE_Msk                                                                 \
    (0xff000000UL) /*!< SCAN_MODE (Bitfield-Mask: 0xff)                       */
#define TEST_TMREG64_SRAM_IP_PW_Pos                                                                \
    (16UL) /*!< SRAM_IP_PW (Bit 16)                                   */
#define TEST_TMREG64_SRAM_IP_PW_Msk                                                                \
    (0xff0000UL) /*!< SRAM_IP_PW (Bitfield-Mask: 0xff)                      */
#define TEST_TMREG64_FLASH_IP_PW_Pos                                                               \
    (8UL) /*!< FLASH_IP_PW (Bit 8)                                   */
#define TEST_TMREG64_FLASH_IP_PW_Msk                                                               \
    (0xff00UL) /*!< FLASH_IP_PW (Bitfield-Mask: 0xff)                     */
#define TEST_TMREG64_TEST_MODE_PW3_Pos                                                             \
    (0UL) /*!< TEST_MODE_PW3 (Bit 0)                                 */
#define TEST_TMREG64_TEST_MODE_PW3_Msk                                                             \
    (0xffUL) /*!< TEST_MODE_PW3 (Bitfield-Mask: 0xff)                   */

/* =========================================================================================================================== */
/* ================                                        HPD_Port_A                                         ================ */
/* =========================================================================================================================== */

/* ======================================================  HPD_CONFIG  ======================================================= */
#define HPD_Port_HPD_CONFIG_HPD_MODE_Pos                                                           \
    (1UL) /*!< HPD_MODE (Bit 1)                                      */
#define HPD_Port_HPD_CONFIG_HPD_MODE_Msk                                                           \
    (0x2UL) /*!< HPD_MODE (Bitfield-Mask: 0x01)                        */
#define HPD_Port_HPD_CONFIG_HPD_EN_Pos                                                             \
    (0UL) /*!< HPD_EN (Bit 0)                                        */
#define HPD_Port_HPD_CONFIG_HPD_EN_Msk                                                             \
    (0x1UL) /*!< HPD_EN (Bitfield-Mask: 0x01)                          */
/* =======================================================  HPD_CNTRL  ======================================================= */
#define HPD_Port_HPD_CNTRL_HPD_TX_IRQ_Pos                                                          \
    (1UL) /*!< HPD_TX_IRQ (Bit 1)                                    */
#define HPD_Port_HPD_CNTRL_HPD_TX_IRQ_Msk                                                          \
    (0x2UL) /*!< HPD_TX_IRQ (Bitfield-Mask: 0x01)                      */
#define HPD_Port_HPD_CNTRL_HPD_TX_LEVEL_Pos                                                        \
    (0UL) /*!< HPD_TX_LEVEL (Bit 0)                                  */
#define HPD_Port_HPD_CNTRL_HPD_TX_LEVEL_Msk                                                        \
    (0x1UL) /*!< HPD_TX_LEVEL (Bitfield-Mask: 0x01)                    */
/* ========================================================  HPD_STS  ======================================================== */
#define HPD_Port_HPD_STS_HPD_IO_STATUS_Pos                                                         \
    (0UL) /*!< HPD_IO_STATUS (Bit 0)                                 */
#define HPD_Port_HPD_STS_HPD_IO_STATUS_Msk                                                         \
    (0x1UL) /*!< HPD_IO_STATUS (Bitfield-Mask: 0x01)                   */
/* ========================================================  HPD_INT  ======================================================== */
#define HPD_Port_HPD_INT_I_HPD_IRQ_SENT_Pos                                                        \
    (3UL) /*!< I_HPD_IRQ_SENT (Bit 3)                                */
#define HPD_Port_HPD_INT_I_HPD_IRQ_SENT_Msk                                                        \
    (0x8UL) /*!< I_HPD_IRQ_SENT (Bitfield-Mask: 0x01)                  */
#define HPD_Port_HPD_INT_I_HPD_IRQ_RCVD_Pos                                                        \
    (2UL) /*!< I_HPD_IRQ_RCVD (Bit 2)                                */
#define HPD_Port_HPD_INT_I_HPD_IRQ_RCVD_Msk                                                        \
    (0x4UL) /*!< I_HPD_IRQ_RCVD (Bitfield-Mask: 0x01)                  */
#define HPD_Port_HPD_INT_I_HPD_LOW_LEVEL_Pos                                                       \
    (1UL) /*!< I_HPD_LOW_LEVEL (Bit 1)                               */
#define HPD_Port_HPD_INT_I_HPD_LOW_LEVEL_Msk                                                       \
    (0x2UL) /*!< I_HPD_LOW_LEVEL (Bitfield-Mask: 0x01)                 */
#define HPD_Port_HPD_INT_I_HPD_HIGH_LEVEL_Pos                                                      \
    (0UL) /*!< I_HPD_HIGH_LEVEL (Bit 0)                              */
#define HPD_Port_HPD_INT_I_HPD_HIGH_LEVEL_Msk                                                      \
    (0x1UL) /*!< I_HPD_HIGH_LEVEL (Bitfield-Mask: 0x01)                */
/* ======================================================  HPD_INT_MSK  ====================================================== */
#define HPD_Port_HPD_INT_MSK_M_HPD_IRQ_SENT_Pos                                                    \
    (3UL) /*!< M_HPD_IRQ_SENT (Bit 3)                                */
#define HPD_Port_HPD_INT_MSK_M_HPD_IRQ_SENT_Msk                                                    \
    (0x8UL) /*!< M_HPD_IRQ_SENT (Bitfield-Mask: 0x01)                  */
#define HPD_Port_HPD_INT_MSK_M_HPD_IRQ_RCVD_Pos                                                    \
    (2UL) /*!< M_HPD_IRQ_RCVD (Bit 2)                                */
#define HPD_Port_HPD_INT_MSK_M_HPD_IRQ_RCVD_Msk                                                    \
    (0x4UL) /*!< M_HPD_IRQ_RCVD (Bitfield-Mask: 0x01)                  */
#define HPD_Port_HPD_INT_MSK_M_HPD_LOW_LEVEL_Pos                                                   \
    (1UL) /*!< M_HPD_LOW_LEVEL (Bit 1)                               */
#define HPD_Port_HPD_INT_MSK_M_HPD_LOW_LEVEL_Msk                                                   \
    (0x2UL) /*!< M_HPD_LOW_LEVEL (Bitfield-Mask: 0x01)                 */
#define HPD_Port_HPD_INT_MSK_M_HPD_HIGH_LEVEL_Pos                                                  \
    (0UL) /*!< M_HPD_HIGH_LEVEL (Bit 0)                              */
#define HPD_Port_HPD_INT_MSK_M_HPD_HIGH_LEVEL_Msk                                                  \
    (0x1UL) /*!< M_HPD_HIGH_LEVEL (Bitfield-Mask: 0x01)                */

/* =========================================================================================================================== */
/* ================                                           NVR1                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  TRIM1  ========================================================= */
#define NVR1_TRIM1_TRIM_DATA3_Pos                                                                  \
    (24UL) /*!< TRIM_DATA3 (Bit 24)                                   */
#define NVR1_TRIM1_TRIM_DATA3_Msk                                                                  \
    (0xff000000UL) /*!< TRIM_DATA3 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM1_TRIM_DATA2_Pos                                                                  \
    (16UL) /*!< TRIM_DATA2 (Bit 16)                                   */
#define NVR1_TRIM1_TRIM_DATA2_Msk                                                                  \
    (0xff0000UL) /*!< TRIM_DATA2 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM1_TRIM_DATA1_Pos                                                                  \
    (8UL) /*!< TRIM_DATA1 (Bit 8)                                    */
#define NVR1_TRIM1_TRIM_DATA1_Msk                                                                  \
    (0xff00UL) /*!< TRIM_DATA1 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM1_TRIM_DATA0_Pos                                                                  \
    (0UL) /*!< TRIM_DATA0 (Bit 0)                                    */
#define NVR1_TRIM1_TRIM_DATA0_Msk                                                                  \
    (0xffUL) /*!< TRIM_DATA0 (Bitfield-Mask: 0xff)                      */
/* =========================================================  TRIM2  ========================================================= */
#define NVR1_TRIM2_TRIM_DATA7_Pos                                                                  \
    (24UL) /*!< TRIM_DATA7 (Bit 24)                                   */
#define NVR1_TRIM2_TRIM_DATA7_Msk                                                                  \
    (0xff000000UL) /*!< TRIM_DATA7 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM2_TRIM_DATA6_Pos                                                                  \
    (16UL) /*!< TRIM_DATA6 (Bit 16)                                   */
#define NVR1_TRIM2_TRIM_DATA6_Msk                                                                  \
    (0xff0000UL) /*!< TRIM_DATA6 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM2_TRIM_DATA5_Pos                                                                  \
    (8UL) /*!< TRIM_DATA5 (Bit 8)                                    */
#define NVR1_TRIM2_TRIM_DATA5_Msk                                                                  \
    (0xff00UL) /*!< TRIM_DATA5 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM2_TRIM_DATA4_Pos                                                                  \
    (0UL) /*!< TRIM_DATA4 (Bit 0)                                    */
#define NVR1_TRIM2_TRIM_DATA4_Msk                                                                  \
    (0xffUL) /*!< TRIM_DATA4 (Bitfield-Mask: 0xff)                      */
/* =========================================================  TRIM3  ========================================================= */
#define NVR1_TRIM3_TRIM_DATA11_Pos                                                                 \
    (24UL) /*!< TRIM_DATA11 (Bit 24)                                  */
#define NVR1_TRIM3_TRIM_DATA11_Msk                                                                 \
    (0xff000000UL) /*!< TRIM_DATA11 (Bitfield-Mask: 0xff)                     */
#define NVR1_TRIM3_TRIM_DATA10_Pos                                                                 \
    (16UL) /*!< TRIM_DATA10 (Bit 16)                                  */
#define NVR1_TRIM3_TRIM_DATA10_Msk                                                                 \
    (0xff0000UL) /*!< TRIM_DATA10 (Bitfield-Mask: 0xff)                     */
#define NVR1_TRIM3_TRIM_DATA9_Pos                                                                  \
    (8UL) /*!< TRIM_DATA9 (Bit 8)                                    */
#define NVR1_TRIM3_TRIM_DATA9_Msk                                                                  \
    (0xff00UL) /*!< TRIM_DATA9 (Bitfield-Mask: 0xff)                      */
#define NVR1_TRIM3_TRIM_DATA8_Pos                                                                  \
    (0UL) /*!< TRIM_DATA8 (Bit 0)                                    */
#define NVR1_TRIM3_TRIM_DATA8_Msk                                                                  \
    (0xffUL) /*!< TRIM_DATA8 (Bitfield-Mask: 0xff)                      */

/* =========================================================================================================================== */
/* ================                                           NVR4                                            ================ */
/* =========================================================================================================================== */

/* =======================================================  SWD_LOCK  ======================================================== */
#define NVR4_SWD_LOCK_SWD_LOCK_Pos                                                                 \
    (0UL) /*!< SWD_LOCK (Bit 0)                                      */
#define NVR4_SWD_LOCK_SWD_LOCK_Msk                                                                 \
    (0xffffffffUL) /*!< SWD_LOCK (Bitfield-Mask: 0xffffffff)                  */

/* =========================================================================================================================== */
/* ================                                           NVR5                                            ================ */
/* =========================================================================================================================== */

/* =====================================================  CP1_Good_Die  ====================================================== */
#define NVR5_CP1_Good_Die_CP1_GOOD_DIE_Pos                                                         \
    (0UL) /*!< CP1_GOOD_DIE (Bit 0)                                  */
#define NVR5_CP1_Good_Die_CP1_GOOD_DIE_Msk                                                         \
    (0xffffUL) /*!< CP1_GOOD_DIE (Bitfield-Mask: 0xffff)                  */
/* =====================================================  CP2_Good_Die  ====================================================== */
#define NVR5_CP2_Good_Die_CP2_GOOD_DIE_Pos                                                         \
    (0UL) /*!< CP2_GOOD_DIE (Bit 0)                                  */
#define NVR5_CP2_Good_Die_CP2_GOOD_DIE_Msk                                                         \
    (0xffffUL) /*!< CP2_GOOD_DIE (Bitfield-Mask: 0xffff)                  */

/* =========================================================================================================================== */
/* ================                                  SYSTICK_Timer_Registers                                  ================ */
/* =========================================================================================================================== */

/* ======================================================  SYSTCK_CTL  ======================================================= */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_COUNTFLAG_Pos                                           \
    (16UL) /*!< COUNTFLAG (Bit 16)                                    */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_COUNTFLAG_Msk                                           \
    (0x10000UL) /*!< COUNTFLAG (Bitfield-Mask: 0x01)                      */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_CLKSOURCE_Pos                                           \
    (2UL) /*!< CLKSOURCE (Bit 2)                                     */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_CLKSOURCE_Msk                                           \
    (0x4UL) /*!< CLKSOURCE (Bitfield-Mask: 0x01)                       */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_TICKINT_Pos                                             \
    (1UL) /*!< TICKINT (Bit 1)                                       */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_TICKINT_Msk                                             \
    (0x2UL) /*!< TICKINT (Bitfield-Mask: 0x01)                         */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_ENABLE_Pos                                              \
    (0UL) /*!< ENABLE (Bit 0)                                        */
#define SYSTICK_Timer_Registers_SYSTCK_CTL_ENABLE_Msk                                              \
    (0x1UL) /*!< ENABLE (Bitfield-Mask: 0x01)                          */
/* ======================================================  SYSCTCK_RLD  ====================================================== */
#define SYSTICK_Timer_Registers_SYSCTCK_RLD_LOAD_Pos                                               \
    (0UL) /*!< LOAD (Bit 0)                                          */
#define SYSTICK_Timer_Registers_SYSCTCK_RLD_LOAD_Msk                                               \
    (0xffffffUL) /*!< LOAD (Bitfield-Mask: 0xffffff)                        */
/* ======================================================  SYSTCK_CNT  ======================================================= */
#define SYSTICK_Timer_Registers_SYSTCK_CNT_CNT_Pos                                                 \
    (0UL) /*!< CNT (Bit 0)                                           */
#define SYSTICK_Timer_Registers_SYSTCK_CNT_CNT_Msk                                                 \
    (0xffffffUL) /*!< CNT (Bitfield-Mask: 0xffffff)                         */

#if STACK_MON
#define TIMER_1_ONE_SEC                                                                            \
    (10000)       /*!< 1 Sec period in a 10 Khz derivative clk Timer 1      */
#define TIMER_1_FIVE_SEC                                                                           \
    (TIMER_1_ONE_SEC * 5) /*!< 5 Sec in a 10 Khz derivative clk Timer 1      */
#endif
/* =========================================================================================================================== */
/* ================                            Nested_Vector_Interrupt_Controller                             ================ */
/* =========================================================================================================================== */

/* =======================================================  NVIC_ISER  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_ISER_SETENA_Pos                                    \
    (0UL) /*!< SETENA (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_ISER_SETENA_Msk                                    \
    (0xffffffffUL) /*!< SETENA (Bitfield-Mask: 0xffffffff)         */
/* =======================================================  NVIC_ICER  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_ICER_CLRENA_Pos                                    \
    (0UL) /*!< CLRENA (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_ICER_CLRENA_Msk                                    \
    (0xffffffffUL) /*!< CLRENA (Bitfield-Mask: 0xffffffff)         */
/* =======================================================  NVIC_ISPR  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_ISPR_SETPEND_Pos                                   \
    (0UL) /*!< SETPEND (Bit 0)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_ISPR_SETPEND_Msk                                   \
    (0xffffffffUL) /*!< SETPEND (Bitfield-Mask: 0xffffffff)       */
/* =======================================================  NVIC_ICPR  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_ICPR_CLRPEND_Pos                                   \
    (0UL) /*!< CLRPEND (Bit 0)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_ICPR_CLRPEND_Msk                                   \
    (0xffffffffUL) /*!< CLRPEND (Bitfield-Mask: 0xffffffff)       */
/* =======================================================  NVIC_IPR0  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_3_Pos                                     \
    (24UL) /*!< PRI_3 (Bit 24)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_3_Msk                                     \
    (0xff000000UL) /*!< PRI_3 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_2_Pos                                     \
    (16UL) /*!< PRI_2 (Bit 16)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_2_Msk                                     \
    (0xff0000UL) /*!< PRI_2 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_1_Pos                                     \
    (8UL) /*!< PRI_1 (Bit 8)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_1_Msk                                     \
    (0xff00UL) /*!< PRI_1 (Bitfield-Mask: 0xff)                     */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_0_Pos                                     \
    (0UL) /*!< PRI_0 (Bit 0)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR0_PRI_0_Msk                                     \
    (0xffUL) /*!< PRI_0 (Bitfield-Mask: 0xff)                       */
/* =======================================================  NVIC_IPR1  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_7_Pos                                     \
    (24UL) /*!< PRI_7 (Bit 24)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_7_Msk                                     \
    (0xff000000UL) /*!< PRI_7 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_6_Pos                                     \
    (16UL) /*!< PRI_6 (Bit 16)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_6_Msk                                     \
    (0xff0000UL) /*!< PRI_6 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_5_Pos                                     \
    (8UL) /*!< PRI_5 (Bit 8)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_5_Msk                                     \
    (0xff00UL) /*!< PRI_5 (Bitfield-Mask: 0xff)                     */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_4_Pos                                     \
    (0UL) /*!< PRI_4 (Bit 0)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR1_PRI_4_Msk                                     \
    (0xffUL) /*!< PRI_4 (Bitfield-Mask: 0xff)                       */
/* =======================================================  NVIC_IPR2  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_11_Pos                                    \
    (24UL) /*!< PRI_11 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_11_Msk                                    \
    (0xff000000UL) /*!< PRI_11 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_10_Pos                                    \
    (16UL) /*!< PRI_10 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_10_Msk                                    \
    (0xff0000UL) /*!< PRI_10 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_9_Pos                                     \
    (8UL) /*!< PRI_9 (Bit 8)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_9_Msk                                     \
    (0xff00UL) /*!< PRI_9 (Bitfield-Mask: 0xff)                     */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_8_Pos                                     \
    (0UL) /*!< PRI_8 (Bit 0)                                        */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR2_PRI_8_Msk                                     \
    (0xffUL) /*!< PRI_8 (Bitfield-Mask: 0xff)                       */
/* =======================================================  NVIC_IPR3  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_15_Pos                                    \
    (24UL) /*!< PRI_15 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_15_Msk                                    \
    (0xff000000UL) /*!< PRI_15 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_14_Pos                                    \
    (16UL) /*!< PRI_14 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_14_Msk                                    \
    (0xff0000UL) /*!< PRI_14 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_13_Pos                                    \
    (8UL) /*!< PRI_13 (Bit 8)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_13_Msk                                    \
    (0xff00UL) /*!< PRI_13 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_12_Pos                                    \
    (0UL) /*!< PRI_12 (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR3_PRI_12_Msk                                    \
    (0xffUL) /*!< PRI_12 (Bitfield-Mask: 0xff)                     */
/* =======================================================  NVIC_IPR4  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_19_Pos                                    \
    (24UL) /*!< PRI_19 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_19_Msk                                    \
    (0xff000000UL) /*!< PRI_19 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_18_Pos                                    \
    (16UL) /*!< PRI_18 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_18_Msk                                    \
    (0xff0000UL) /*!< PRI_18 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_17_Pos                                    \
    (8UL) /*!< PRI_17 (Bit 8)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_17_Msk                                    \
    (0xff00UL) /*!< PRI_17 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_16_Pos                                    \
    (0UL) /*!< PRI_16 (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR4_PRI_16_Msk                                    \
    (0xffUL) /*!< PRI_16 (Bitfield-Mask: 0xff)                     */
/* =======================================================  NVIC_IPR5  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_23_Pos                                    \
    (24UL) /*!< PRI_23 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_23_Msk                                    \
    (0xff000000UL) /*!< PRI_23 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_22_Pos                                    \
    (16UL) /*!< PRI_22 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_22_Msk                                    \
    (0xff0000UL) /*!< PRI_22 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_21_Pos                                    \
    (8UL) /*!< PRI_21 (Bit 8)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_21_Msk                                    \
    (0xff00UL) /*!< PRI_21 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_20_Pos                                    \
    (0UL) /*!< PRI_20 (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR5_PRI_20_Msk                                    \
    (0xffUL) /*!< PRI_20 (Bitfield-Mask: 0xff)                     */
/* =======================================================  NVIC_IPR6  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_27_Pos                                    \
    (24UL) /*!< PRI_27 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_27_Msk                                    \
    (0xff000000UL) /*!< PRI_27 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_26_Pos                                    \
    (16UL) /*!< PRI_26 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_26_Msk                                    \
    (0xff0000UL) /*!< PRI_26 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_25_Pos                                    \
    (8UL) /*!< PRI_25 (Bit 8)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_25_Msk                                    \
    (0xff00UL) /*!< PRI_25 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_24_Pos                                    \
    (0UL) /*!< PRI_24 (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR6_PRI_24_Msk                                    \
    (0xffUL) /*!< PRI_24 (Bitfield-Mask: 0xff)                     */
/* =======================================================  NVIC_IPR7  ======================================================= */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_31_Pos                                    \
    (24UL) /*!< PRI_31 (Bit 24)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_31_Msk                                    \
    (0xff000000UL) /*!< PRI_31 (Bitfield-Mask: 0xff)               */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_30_Pos                                    \
    (16UL) /*!< PRI_30 (Bit 16)                                    */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_30_Msk                                    \
    (0xff0000UL) /*!< PRI_30 (Bitfield-Mask: 0xff)                 */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_29_Pos                                    \
    (8UL) /*!< PRI_29 (Bit 8)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_29_Msk                                    \
    (0xff00UL) /*!< PRI_29 (Bitfield-Mask: 0xff)                   */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_28_Pos                                    \
    (0UL) /*!< PRI_28 (Bit 0)                                      */
#define Nested_Vector_Interrupt_Controller_NVIC_IPR7_PRI_28_Msk                                    \
    (0xffUL) /*!< PRI_28 (Bitfield-Mask: 0xff)                     */

/* =========================================================================================================================== */
/* ================                                   System_Control_Block                                    ================ */
/* =========================================================================================================================== */

/* =========================================================  CPUID  ========================================================= */
#define System_Control_Block_CPUID_IMPLEMENTER_Pos                                                 \
    (24UL) /*!< IMPLEMENTER (Bit 24)                                  */
#define System_Control_Block_CPUID_IMPLEMENTER_Msk                                                 \
    (0xff000000UL) /*!< IMPLEMENTER (Bitfield-Mask: 0xff)                     */
#define System_Control_Block_CPUID_VARIANT_Pos                                                     \
    (20UL) /*!< VARIANT (Bit 20)                                      */
#define System_Control_Block_CPUID_VARIANT_Msk                                                     \
    (0xf00000UL) /*!< VARIANT (Bitfield-Mask: 0x0f)                         */
#define System_Control_Block_CPUID_ARCHITECTURE_Pos                                                \
    (16UL) /*!< ARCHITECTURE (Bit 16)                                 */
#define System_Control_Block_CPUID_ARCHITECTURE_Msk                                                \
    (0xf0000UL) /*!< ARCHITECTURE (Bitfield-Mask: 0x0f)                    */
#define System_Control_Block_CPUID_PARTNO_Pos                                                      \
    (4UL) /*!< PARTNO (Bit 4)                                        */
#define System_Control_Block_CPUID_PARTNO_Msk                                                      \
    (0xfff0UL) /*!< PARTNO (Bitfield-Mask: 0xfff)                         */
#define System_Control_Block_CPUID_REVISION_Pos                                                    \
    (0UL) /*!< REVISION (Bit 0)                                      */
#define System_Control_Block_CPUID_REVISION_Msk                                                    \
    (0xfUL) /*!< REVISION (Bitfield-Mask: 0x0f)                        */
/* =========================================================  ICSR  ========================================================== */
#define System_Control_Block_ICSR_NMIPENDSET_Pos                                                   \
    (31UL) /*!< NMIPENDSET (Bit 31)                                   */
#define System_Control_Block_ICSR_NMIPENDSET_Msk                                                   \
    (0x80000000UL) /*!< NMIPENDSET (Bitfield-Mask: 0x01)                      */
#define System_Control_Block_ICSR_PENDSVSET_Pos                                                    \
    (28UL) /*!< PENDSVSET (Bit 28)                                    */
#define System_Control_Block_ICSR_PENDSVSET_Msk                                                    \
    (0x10000000UL) /*!< PENDSVSET (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_ICSR_PENDSVCLR_Pos                                                    \
    (27UL) /*!< PENDSVCLR (Bit 27)                                    */
#define System_Control_Block_ICSR_PENDSVCLR_Msk                                                    \
    (0x8000000UL) /*!< PENDSVCLR (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_ICSR_PENDSTSET_Pos                                                    \
    (26UL) /*!< PENDSTSET (Bit 26)                                    */
#define System_Control_Block_ICSR_PENDSTSET_Msk                                                    \
    (0x4000000UL) /*!< PENDSTSET (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_ICSR_PENDSTCLR_Pos                                                    \
    (25UL) /*!< PENDSTCLR (Bit 25)                                    */
#define System_Control_Block_ICSR_PENDSTCLR_Msk                                                    \
    (0x2000000UL) /*!< PENDSTCLR (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_ICSR_VECTPENDING_Pos                                                  \
    (12UL) /*!< VECTPENDING (Bit 12)                                  */
#define System_Control_Block_ICSR_VECTPENDING_Msk                                                  \
    (0x3f000UL) /*!< VECTPENDING (Bitfield-Mask: 0x3f)                     */
/* =========================================================  VTOR  ========================================================== */
#define System_Control_Block_VTOR_TBLOFF_Pos                                                       \
    (7UL) /*!< TBLOFF (Bit 7)                                        */
#define System_Control_Block_VTOR_TBLOFF_Msk                                                       \
    (0xffffff80UL) /*!< TBLOFF (Bitfield-Mask: 0x1ffffff)                     */
/* =========================================================  AIRCR  ========================================================= */
#define System_Control_Block_AIRCR_VECTKEY_Pos                                                     \
    (16UL) /*!< VECTKEY (Bit 16)                                      */
#define System_Control_Block_AIRCR_VECTKEY_Msk                                                     \
    (0xffff0000UL) /*!< VECTKEY (Bitfield-Mask: 0xffff)                       */
#define System_Control_Block_AIRCR_ENDIANNESS_Pos                                                  \
    (15UL) /*!< ENDIANNESS (Bit 15)                                   */
#define System_Control_Block_AIRCR_ENDIANNESS_Msk                                                  \
    (0x8000UL) /*!< ENDIANNESS (Bitfield-Mask: 0x01)                      */
#define System_Control_Block_AIRCR_SYSRESETREQ_Pos                                                 \
    (2UL) /*!< SYSRESETREQ (Bit 2)                                   */
#define System_Control_Block_AIRCR_SYSRESETREQ_Msk                                                 \
    (0x4UL) /*!< SYSRESETREQ (Bitfield-Mask: 0x01)                     */
#define System_Control_Block_AIRCR_VECTCLRACTIVE_Pos                                               \
    (1UL) /*!< VECTCLRACTIVE (Bit 1)                                 */
#define System_Control_Block_AIRCR_VECTCLRACTIVE_Msk                                               \
    (0x2UL) /*!< VECTCLRACTIVE (Bitfield-Mask: 0x01)                   */
/* ==========================================================  SCR  ========================================================== */
#define System_Control_Block_SCR_SEVONPEND_Pos                                                     \
    (4UL) /*!< SEVONPEND (Bit 4)                                     */
#define System_Control_Block_SCR_SEVONPEND_Msk                                                     \
    (0x10UL) /*!< SEVONPEND (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_SCR_SLEEPDEEP_Pos                                                     \
    (2UL) /*!< SLEEPDEEP (Bit 2)                                     */
#define System_Control_Block_SCR_SLEEPDEEP_Msk                                                     \
    (0x4UL) /*!< SLEEPDEEP (Bitfield-Mask: 0x01)                       */
#define System_Control_Block_SCR_SLEEPONEXIT_Pos                                                   \
    (1UL) /*!< SLEEPONEXIT (Bit 1)                                   */
#define System_Control_Block_SCR_SLEEPONEXIT_Msk                                                   \
    (0x2UL) /*!< SLEEPONEXIT (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CCR  ========================================================== */
#define System_Control_Block_CCR_STKALIGN_Pos                                                      \
    (9UL) /*!< STKALIGN (Bit 9)                                      */
#define System_Control_Block_CCR_STKALIGN_Msk                                                      \
    (0x200UL) /*!< STKALIGN (Bitfield-Mask: 0x01)                        */
#define System_Control_Block_CCR_UNALIGN_TRP_Pos                                                   \
    (3UL) /*!< UNALIGN_TRP (Bit 3)                                   */
#define System_Control_Block_CCR_UNALIGN_TRP_Msk                                                   \
    (0x8UL) /*!< UNALIGN_TRP (Bitfield-Mask: 0x01)                     */
/* =========================================================  SHPR2  ========================================================= */
#define System_Control_Block_SHPR2_PRI_11_Pos                                                      \
    (24UL) /*!< PRI_11 (Bit 24)                                       */
#define System_Control_Block_SHPR2_PRI_11_Msk                                                      \
    (0xff000000UL) /*!< PRI_11 (Bitfield-Mask: 0xff)                          */
/* =========================================================  SHPR3  ========================================================= */
#define System_Control_Block_SHPR3_PRI_15_Pos                                                      \
    (24UL) /*!< PRI_15 (Bit 24)                                       */
#define System_Control_Block_SHPR3_PRI_15_Msk                                                      \
    (0xff000000UL) /*!< PRI_15 (Bitfield-Mask: 0xff)                          */
#define System_Control_Block_SHPR3_PRI_14_Pos                                                      \
    (16UL) /*!< PRI_14 (Bit 16)                                       */
#define System_Control_Block_SHPR3_PRI_14_Msk                                                      \
    (0xff0000UL) /*!< PRI_14 (Bitfield-Mask: 0xff)                          */

    /** @} */ /* End of group PosMask_peripherals */

    /* =========================================================================================================================== */
    /* ================                           Enumerated Values Peripheral Section                            ================ */
    /* =========================================================================================================================== */

    /** @addtogroup EnumValue_peripherals
  * @{
  */

    //TODO - revisit HERE!!!!!
    /* =========================================================================================================================== */
    /* ================                                   Clock_Management_Unit                                   ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV1   = 0,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV2   = 1,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV4   = 2,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV8   = 3,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV16  = 4,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV32  = 5,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV64  = 6,
        Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_DIV128 = 7
    } Clock_Management_Unit_CLK_CFG_SYSCLK_DIV_Enum;

    /* ========================================================  CLK_CFG  ======================================================== */
    typedef enum
    {
        Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_CLOCK_SLOW = 0,
        Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_CLK_SYS    = 1,
        Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_CLK_OFF    = 2
    } Clock_Management_Unit_ADCCLK_CFG_ADC_CLK_SEL_Enum;

    /* ======================================================  ADCCLK_CFG  ======================================================= */
    typedef enum
    {
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV1  = 0,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV2  = 1,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV4  = 2,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV6  = 3,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV12 = 4,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV24 = 5,
        Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_DIV48 = 6
    } Clock_Management_Unit_ADCCLK_CFG_ADC_DIV_Enum;

    typedef enum
    {
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_SRC_CLK_MAIN = 0,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_SRC_CLK_SLOW = 1,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_SRC_CLK_SYS  = 2,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_SRC_CLK_OFF  = 3,
    } Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_SRC_Enum;

    typedef enum
    {
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV1  = 0,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV2  = 1,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV4  = 2,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV6  = 3,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV8  = 4,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV10 = 5,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV12 = 6,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV14 = 7,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV16 = 8,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV18 = 9,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV20 = 10,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV24 = 11,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV26 = 12,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV28 = 13,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV30 = 14,
        Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_DIV32 = 15
    } Clock_Management_Unit_TIMERS_CLK_CFG_GPT_CLK_DIV_Enum;

    typedef enum
    {
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_CLK_MAIN = 0,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_CLK_SLOW = 1,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_CLK_SYS  = 2,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_CLK_OFF  = 3,
    } Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_SRC_Enum;

    typedef enum
    {
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV1  = 0,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV2  = 1,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV4  = 2,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV6  = 3,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV8  = 4,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV10 = 5,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV12 = 6,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV14 = 7,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV16 = 8,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV18 = 9,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV20 = 10,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV24 = 11,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV26 = 12,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV28 = 13,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV30 = 14,
        Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_DIV32 = 15
    } Clock_Management_Unit_TIMERS_CLK_CFG_WUT_CLK_DIV_Enum;

    typedef enum clk_sel_t
    {
        Clock_Management_Unit_Select_LS_Clock_Osc = 1,
        Clock_Management_Unit_Select_HS_Clock_Osc = 2,
    } Clock_Management_Unit_CLK_SEL_Enum;

    /* =========================================================================================================================== */
    /* ================                                   Power_Management_Unit                                   ================ */
    /* =========================================================================================================================== */

    /* =========================================================================================================================== */
    /* ================                                 WatchDog_Timer_Registers                                  ================ */
    /* =========================================================================================================================== */

    /* =========================================================================================================================== */
    /* ================                                          Timer_X                                        ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        Timer_GPT_TIMER1CONTROL_TIMER_PRESCALE_DIV1   = 0,
        Timer_GPT_TIMER1CONTROL_TIMER_PRESCALE_DIV16  = 1,
        Timer_GPT_TIMER1CONTROL_TIMER_PRESCALE_DIV256 = 2
    } Timer_GPT0_TIMER1CONTROL_TIMER_PRESCALE_Enum;

    /* =========================================================================================================================== */
    /* ================                                       Wake_Up_Timer                                       ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        Wake_Up_Timer_WUT_TIMER1CONTROL_TIMER_PRESCALE_DIV1   = 0,
        Wake_Up_Timer_WUT_TIMER1CONTROL_TIMER_PRESCALE_DIV16  = 1,
        Wake_Up_Timer_WUT_TIMER1CONTROL_TIMER_PRESCALE_DIV256 = 2,
    } Wake_Up_Timer_TIMER1CONTROL_TIMER_PRESCALE_Enum;

    typedef enum timer_type_t
    {
        Timer_Device_Type_Timer_0     = 1,
        Timer_Device_Type_Timer_1     = 2,
        TImer_Device_Type_WakeUpTimer = 3,
    } Timer_DEVICE_Enum;
    /* =========================================================================================================================== */
    /* ================                                  NTC_Port_A_B_Interface                                   ================ */
    /* =========================================================================================================================== */

    /* =========================================================================================================================== */
    /* ================                                      PORT_Interface                                       ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        PORT_Interface_ANA_EN_PORT_ANEN7_GPIO   = 0,
        PORT_Interface_ANA_EN_PORT_ANEN7_ANALOG = 1,
    } PORT_Interface_ANA_EN_PORT_ANEN7_Enum;

    typedef enum
    {
        PORT_Interface_ANA_EN_PORT_ANEN3_GPIO   = 0,
        PORT_Interface_ANA_EN_PORT_ANEN3_ANALOG = 1,
    } PORT_Interface_ANA_EN_PORT_ANEN3_Enum;

    typedef enum
    {
        PORT_Interface_ANA_EN_PORT_ANEN2_GPIO   = 0,
        PORT_Interface_ANA_EN_PORT_ANEN2_ANALOG = 1,
    } PORT_Interface_ANA_EN_PORT_ANEN2_Enum;

    typedef enum
    {
        PORT_Interface_PULL_UP_PORT_PU_0 = 0,
        PORT_Interface_PULL_UP_PORT_PU_1 = 1,
    } PORT_Interface_PULL_UP_PORT_PU_Enum;

    typedef enum
    {
        PORT_Interface_PULL_DOWN_PORT_PD_0 = 0,
        PORT_Interface_PULL_DOWN_PORT_PD_1 = 1,
    } PORT_Interface_PULL_DOWN_PORT_PD_Enum;

    typedef enum
    {
        PORT_Interface_NMI_CFG_BRO_00 = 0,
        PORT_Interface_NMI_CFG_BRO_01 = 1,
        PORT_Interface_NMI_CFG_BRO_10 = 2,
        PORT_Interface_NMI_CFG_BRO_11 = 3,
    } PORT_Interface_NMI_CFG_BRO_Enum;

    typedef enum
    {
        PORT_Interface_External_Interrupt_Select_GPIO13 = 0,
        PORT_Interface_External_Interrupt_Select_GPIO7  = 1,
        PORT_Interface_External_Interrupt_Select_GPIO15 = 2,
        PORT_Interface_External_Interrupt_Select_GPIO17 = 3
    } PORT_Interface_EXT_INT_SEL_Enum;
    /* =========================================================================================================================== */
    /* ================                                      GPIO_Interface                                       ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        GPIO_Interface_GPIO_DIR_GPIO_DIR_INPUT  = 0,
        GPIO_Interface_GPIO_DIR_GPIO_DIR_OUTPUT = 1,
    } GPIO_Interface_GPIO_DIR_GPIO_DIR_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_OD_GPIO_OD_PUSH_PULL  = 0,
        GPIO_Interface_GPIO_OD_GPIO_OD_OPEN_DRAIN = 1,
    } GPIO_Interface_GPIO_OD_GPIO_OD_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_OUT_GPIO_OUT_0 = 0,
        GPIO_Interface_GPIO_OUT_GPIO_OUT_1 = 1,
    } GPIO_Interface_GPIO_OUT_GPIO_OUT_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_IN_GPIO_IN_0 = 0,
        GPIO_Interface_GPIO_IN_GPIO_IN_1 = 1,
    } GPIO_Interface_GPIO_IN_GPIO_IN_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_IN_EN_GPIO_IN_EN_0 = 0,
        GPIO_Interface_GPIO_IN_EN_GPIO_IN_EN_1 = 1,
    } GPIO_Interface_GPIO_IN_EN_GPIO_IN_EN_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_INT_POL_GPIO_INT_POL_LOW_FALLING = 0,
        GPIO_Interface_GPIO_INT_POL_GPIO_INT_POL_HIGH_RISING = 1,
    } GPIO_Interface_GPIO_INT_POL_GPIO_INT_POL_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_INT_TYP_GPIO_INT_TYP_0 = 0,
        GPIO_Interface_GPIO_INT_TYP_GPIO_INT_TYP_1 = 1,
    } GPIO_Interface_GPIO_INT_TYP_GPIO_INT_TYP_Enum;

    typedef enum
    {
        GPIO_Interface_GPIO_INT_STS_GPIO_INT_STS_0 = 0,
        GPIO_Interface_GPIO_INT_STS_GPIO_INT_STS_1 = 1,
    } GPIO_Interface_GPIO_INT_STS_GPIO_INT_STS_Enum;

    /* =========================================================================================================================== */
    /* ================                                       ADC_Interface                                       ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH0 = 0,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH1 = 2,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH2 = 4,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH3 = 8,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH4 = 16,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH5 = 32,
        ADC_Interface_ADC_CH_EN_ADC_CH_EN_CH6 = 64
    } ADC_Interface_ADC_CH_EN_ADC_CH_EN_Enum;

    typedef enum
    {
        ADC_Interface_ADC_AUTO_RANGE_STATUS0_1MV = 0,
        ADC_Interface_ADC_AUTO_RANGE_STATUS0_2MV = 1,
        ADC_Interface_ADC_AUTO_RANGE_STATUS0_4MV = 2
    } ADC_Interface_ADC_AUTO_RANGE_STATUS0_Enum;

    typedef enum
    {
        ADC_Interface_ADC_AUTO_RANGE_STATUS4_1MV = 0,
        ADC_Interface_ADC_AUTO_RANGE_STATUS4_2MV = 1,
        ADC_Interface_ADC_AUTO_RANGE_STATUS4_4MV = 2
    } ADC_Interface_ADC_AUTO_RANGE_STATUS4_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_0_1MV = 0,
        ADC_Interface_ADC_RANGE_ADC_RANGE_0_2MV = 1,
        ADC_Interface_ADC_RANGE_ADC_RANGE_0_4MV = 2
    } ADC_Interface_ADC_RANGE_ADC_RANGE_0_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_1_4MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_1_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_2_4MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_2_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_3_1P25MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_3_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_4_1MV = 0,
        ADC_Interface_ADC_RANGE_ADC_RANGE_4_2MV = 1,
        ADC_Interface_ADC_RANGE_ADC_RANGE_4_4MV = 2
    } ADC_Interface_ADC_RANGE_ADC_RANGE_4_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_5_4MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_5_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_6_4MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_6_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_7_1P25MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_7_Enum;

    typedef enum
    {
        ADC_Interface_ADC_RANGE_ADC_RANGE_8_4MV = 0,
    } ADC_Interface_ADC_RANGE_ADC_RANGE_8_Enum;

    /* =========================================================================================================================== */
    /* ================                                            DMA                                            ================ */
    /* =========================================================================================================================== */

    /* =========================================================================================================================== */
    /* ================                                        I2C_Port                                        ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_0  = 0x00,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_1  = 0x01,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_2  = 0x02,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_3  = 0x03,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_4  = 0x04,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_5  = 0x05,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_6  = 0x06,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_13 = 0x0D,
        I2C_Port_I2C_CFG_SLAVE_PRESCALE_31 = 0x1F
    } I2C_Port_1_I2C_CFG_SLAVE_PRESCALE_Enum;

    typedef enum
    {
        I2C_Port_I2C_CFG_MASTER_PRESCALE_3   = 0x00,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_6   = 0x01,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_9   = 0x02,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_12  = 0x03,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_15  = 0x04,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_18  = 0x05,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_21  = 0x06,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_24  = 0x07,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_27  = 0x08,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_30  = 0x09,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_33  = 0x0A,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_36  = 0x0B,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_39  = 0x0C,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_42  = 0x0D,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_45  = 0x0E,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_48  = 0x0F,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_51  = 0x10,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_54  = 0x11,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_57  = 0x12,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_60  = 0x13,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_120 = 0x27,
        I2C_Port_I2C_CFG_MASTER_PRESCALE_768 = 0xFF
    } I2C_Port_I2C_CFG_MASTER_PRESCALE_Enum;

    /* =========================================================================================================================== */
    /* ================                                   USB_Type_C_PD_Port_A                                    ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_RA   = 0,
        USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_RP   = 1,
        USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_RD   = 2,
        USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_OPEN = 3
    } USB_Type_C_PD_Port_USBC_CTRL_CC1_TERM_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_RA   = 0,
        USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_RP   = 1,
        USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_RD   = 2,
        USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_OPEN = 3
    } USB_Type_C_PD_Port_USBC_CTRL_CC2_TERM_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_50MA = 4
    } USB_Type_C_PD_Port_USBC_CTRL_VCONN_OCP_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBC_STS_CC1_STS_SRC_OPEN = 0,
        USB_Type_C_PD_Port_USBC_STS_CC1_STS_SRC_RA   = 1,
        USB_Type_C_PD_Port_USBC_STS_CC1_STS_SRC_RD   = 2,
        USB_Type_C_PD_Port_USBC_STS_CC1_STS_UNK      = 3
    } USB_Type_C_PD_Port_USBC_STS_CC1_STS_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBC_STS_CC2_STS_SRC_OPEN = 0,
        USB_Type_C_PD_Port_USBC_STS_CC2_STS_SRC_RA   = 1,
        USB_Type_C_PD_Port_USBC_STS_CC2_STS_SRC_RD   = 2,
        USB_Type_C_PD_Port_USBC_STS_CC2_STS_UNK      = 3
    } USB_Type_C_PD_Port_USBC_STS_CC2_STS_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_REV1 = 0,
        USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_REV2 = 1,
        USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_REV3 = 2
    } USB_Type_C_PD_Port_USBPD_CONFIG_PD_REV_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBPD_TRANSMIT_RETRY_CNT_0 = 0,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_RETRY_CNT_1 = 1,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_RETRY_CNT_2 = 2,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_RETRY_CNT_3 = 3
    } USB_Type_C_PD_Port_USBPD_TRANSMIT_RETRY_CNT_Enum;

    typedef enum
    {
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_SOP         = 0,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_SOP_P       = 1,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_SOP_PP      = 2,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_DBG_P       = 3,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_DBG_PP      = 4,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_HARD_RESET  = 5,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_CABLE_RESET = 6,
        USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_BISTCM2     = 7
    } USB_Type_C_PD_Port_USBPD_TRANSMIT_TX_SOP_Enum;

    typedef enum
    {
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_DISABLED      = 0,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH0 = 1,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH1 = 2,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH2 = 3,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH3 = 4,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH4 = 5,
        USB_TYPE_C_PD_Port_VBUS_DISCH_SEL_R_VBUS_DISCH5 = 6,
    } USB_Type_C_PD_Port_VBUS_CONTROL_DISCHARGE_Enum;

    typedef enum
    {
        USB_TYPE_C_PD_PORT_FRSWAP_DISABLED               = 0,
        USB_TYPE_C_PD_PORT_FRSWAP_ENABLED_AS_INITIAL_SNK = 1,
        USB_TYPE_C_PD_PORT_FRSWAP_ENABLED_AS_INITIAL_SRC = 2,
        USB_TYPE_C_PD_PORT_FRSWAP_RESERVED               = 0,
    } USB_TYPE_C_PD_PORT_FRSWAP_FUNCTION_Enum;

    /* =========================================================================================================================== */
    /* ================                               Legacy_DP_DM_Protocol_Port_A                                ================ */
    /* =========================================================================================================================== */
    typedef enum
    {
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_NOT_CONNECTED = 0,
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_DP            = 1,
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_DM            = 2
    } Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_IDx_SNK_Enum;

    typedef enum
    {
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_NOT_CONNECTED = 0,
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_DP            = 1,
        Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_DM            = 2
    } Legacy_DP_DM_Protocol_Port_USBCHG_CTRL_EN_VDx_SRC_Enum;

    typedef enum
    {
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_DPDETACH_DBNC_500_uS  = 0,
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_DPDETACH_DBNC_800_uS  = 1,
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_DPDETACH_DBNC_1000_uS = 2,
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_DPDETACH_DBNC_1200_uS = 3,
    } Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_DPDETACH_DBNC_Enum;

    typedef enum
    {
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_RPMOS_HI_RPU_MOS_LO = 0,
        Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_RPMOS_HI_RPU_MOS_HI = 1,
    } Legacy_DP_DM_Protocol_Port_USB_PROT_CTRL_EN_RPMOS_HI_Enum;

    /* =========================================================================================================================== */
    /* ================                                       Flash_Control                                       ================ */
    /* =========================================================================================================================== */

    /* =======================================================  FLASH_CTL  ======================================================= */
    /* ======================================================  FLASH_ADDR  ======================================================= */
    /* ======================================================  FLASH_DATA  ======================================================= */
    /* =====================================================  FLASH_INT_EN  ====================================================== */
    /* =====================================================  FLASH_INT_STS  ===================================================== */
    /* =====================================================  FLASH_PROTO0  ====================================================== */
    /* =====================================================  FLASH_PROTO1  ====================================================== */
    /* =====================================================  FLASH_PROTO2  ====================================================== */
    /* =====================================================  FLASH_PROTO3  ====================================================== */
    /* =====================================================  FLASH_PROTO4  ====================================================== */
    /* =====================================================  FLASH_PROTO5  ====================================================== */
    /* =====================================================  FLASH_PROTO6  ====================================================== */
    /* =====================================================  FLASH_PROTO7  ====================================================== */
    /* =====================================================  FLASH_PROTO8  ====================================================== */
    /* ====================================================  FLASH_KEY_MAIN  ===================================================== */
    /* =====================================================  FLASH_KEY_NVR  ===================================================== */
    /* =====================================================  FLASH_NVR_CTL  ===================================================== */

    /* =========================================================================================================================== */
    /* ================                                           TEST                                            ================ */
    /* =========================================================================================================================== */

    /* ========================================================  TMREG0  ========================================================= */
    /* ========================================================  TMREG1  ========================================================= */
    /* ========================================================  TMREG2  ========================================================= */
    /* ========================================================  TMREG3  ========================================================= */
    /* ========================================================  TMREG4  ========================================================= */
    /* ========================================================  TMREG5  ========================================================= */
    /* ========================================================  TMREG6  ========================================================= */
    /* ========================================================  TMREG7  ========================================================= */
    /* ========================================================  TMREG8  ========================================================= */
    /* ========================================================  TMREG9  ========================================================= */
    /* ========================================================  TMREG10  ======================================================== */
    /* ========================================================  TMREG11  ======================================================== */
    /* ========================================================  TMREG12  ======================================================== */
    /* ========================================================  TMREG41  ======================================================== */
    /* ========================================================  TMREG42  ======================================================== */
    /* ========================================================  TMREG43  ======================================================== */
    /* ========================================================  TMREG44  ======================================================== */
    /* ========================================================  TMREG45  ======================================================== */
    /* ========================================================  TMREG46  ======================================================== */
    /* ========================================================  TMREG47  ======================================================== */
    /* ========================================================  TMREG48  ======================================================== */
    /* ========================================================  TMREG63  ======================================================== */
    /* ========================================================  TMREG64  ======================================================== */

    /* =========================================================================================================================== */
    /* ================                                        HPD_Port_A                                         ================ */
    /* =========================================================================================================================== */

    /* ======================================================  HPD_CONFIG  ======================================================= */
    /* =======================================================  HPD_CNTRL  ======================================================= */
    /* ========================================================  HPD_STS  ======================================================== */
    /* ========================================================  HPD_INT  ======================================================== */
    /* ======================================================  HPD_INT_MSK  ====================================================== */

    /* =========================================================================================================================== */
    /* ================                                        HPD_Port_B                                         ================ */
    /* =========================================================================================================================== */

    /* ======================================================  HPD_CONFIG  ======================================================= */
    /* =======================================================  HPD_CNTRL  ======================================================= */
    /* ========================================================  HPD_STS  ======================================================== */
    /* ========================================================  HPD_INT  ======================================================== */
    /* ======================================================  HPD_INT_MSK  ====================================================== */

    /* =========================================================================================================================== */
    /* ================                                           NVR1                                            ================ */
    /* =========================================================================================================================== */

    /* =========================================================  TRIM1  ========================================================= */
    /* =========================================================  TRIM2  ========================================================= */
    /* =========================================================  TRIM3  ========================================================= */

    /* =========================================================================================================================== */
    /* ================                                           NVR4                                            ================ */
    /* =========================================================================================================================== */

    /* =======================================================  SWD_LOCK  ======================================================== */

    /* =========================================================================================================================== */
    /* ================                                           NVR5                                            ================ */
    /* =========================================================================================================================== */

    /* =====================================================  CP1_Good_Die  ====================================================== */
    /* =====================================================  CP2_Good_Die  ====================================================== */

    /* =========================================================================================================================== */
    /* ================                                  SYSTICK_Timer_Registers                                  ================ */
    /* =========================================================================================================================== */

    /* ======================================================  SYSTCK_CTL  ======================================================= */
    /* ======================================================  SYSCTCK_RLD  ====================================================== */
    /* ======================================================  SYSTCK_CNT  ======================================================= */

    /* =========================================================================================================================== */
    /* ================                            Nested_Vector_Interrupt_Controller                             ================ */
    /* =========================================================================================================================== */

    /* =======================================================  NVIC_ISER  ======================================================= */
    /* =======================================================  NVIC_ICER  ======================================================= */
    /* =======================================================  NVIC_ISPR  ======================================================= */
    /* =======================================================  NVIC_ICPR  ======================================================= */
    /* =======================================================  NVIC_IPR0  ======================================================= */
    /* =======================================================  NVIC_IPR1  ======================================================= */
    /* =======================================================  NVIC_IPR2  ======================================================= */
    /* =======================================================  NVIC_IPR3  ======================================================= */
    /* =======================================================  NVIC_IPR4  ======================================================= */
    /* =======================================================  NVIC_IPR5  ======================================================= */
    /* =======================================================  NVIC_IPR6  ======================================================= */
    /* =======================================================  NVIC_IPR7  ======================================================= */

    /* =========================================================================================================================== */
    /* ================                                   System_Control_Block                                    ================ */
    /* =========================================================================================================================== */

    /* =========================================================  CPUID  ========================================================= */
    /* =========================================================  ICSR  ========================================================== */
    /* =========================================================  VTOR  ========================================================== */
    /* =========================================================  AIRCR  ========================================================= */
    /* ==========================================================  SCR  ========================================================== */
    /* ==========================================================  CCR  ========================================================== */
    /* =========================================================  SHPR2  ========================================================= */
    /* =========================================================  SHPR3  ========================================================= */

    /** @} */ /* End of group EnumValue_peripherals */

#ifdef __cplusplus
}
#endif

#endif /* FUSB15200_H */

/** @} */ /* End of group FUSB15200 */

/** @} */ /* End of group ON Semiconductor */
