{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495097096440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495097096455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 10:44:55 2017 " "Processing started: Thu May 18 10:44:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495097096455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097096455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS-System -c NIOS-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS-System -c NIOS-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097096455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495097104563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495097104563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS-Structure " "Found design unit 1: NIOS-Structure" {  } { { "NIOS.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/NIOS.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150218 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "NIOS.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/NIOS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150281 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150312 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150328 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_014" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_008 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_008" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097150993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097150993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_008 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_008" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_006" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151259 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151259 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151259 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151259 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151493 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_023_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_023_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151587 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_023 " "Found entity 2: nios_system_mm_interconnect_0_router_023" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_019_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_019_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151618 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_019 " "Found entity 2: nios_system_mm_interconnect_0_router_019" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_015_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151665 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_015 " "Found entity 2: nios_system_mm_interconnect_0_router_015" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_014_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151696 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_014 " "Found entity 2: nios_system_mm_interconnect_0_router_014" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_013_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151743 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_013 " "Found entity 2: nios_system_mm_interconnect_0_router_013" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_011_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_011_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151790 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_011 " "Found entity 2: nios_system_mm_interconnect_0_router_011" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_006_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151837 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_006 " "Found entity 2: nios_system_mm_interconnect_0_router_006" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151868 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151868 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151884 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151899 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151946 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495097151977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151977 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097151977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097151977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_Processor1_custom_instruction_master_multi_xconnect" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_System_PLL " "Found entity 1: nios_system_System_PLL" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SysID " "Found entity 1: nios_system_SysID" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Slider_Switches " "Found entity 1: nios_system_Slider_Switches" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152508 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1495097152540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Serial_Port " "Found entity 1: nios_system_Serial_Port" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SRAM " "Found entity 1: nios_system_SRAM" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_input_efifo_module " "Found entity 1: nios_system_SDRAM_input_efifo_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152665 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM " "Found entity 2: nios_system_SDRAM" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152665 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(238) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495097152696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(239) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495097152696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(240) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495097152696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(241) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495097152696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_test_component_ram_module " "Found entity 1: nios_system_SDRAM_test_component_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152696 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM_test_component " "Found entity 2: nios_system_SDRAM_test_component" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Red_LEDs " "Found entity 1: nios_system_Red_LEDs" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pushbuttons " "Found entity 1: nios_system_Pushbuttons" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2 " "Found entity 1: nios_system_Processor2" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_register_bank_a_module " "Found entity 1: nios_system_Processor2_cpu_register_bank_a_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Processor2_cpu_register_bank_b_module " "Found entity 2: nios_system_Processor2_cpu_register_bank_b_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Processor2_cpu_nios2_oci_debug " "Found entity 3: nios_system_Processor2_cpu_nios2_oci_debug" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Processor2_cpu_nios2_oci_break " "Found entity 4: nios_system_Processor2_cpu_nios2_oci_break" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Processor2_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_Processor2_cpu_nios2_oci_xbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Processor2_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_Processor2_cpu_nios2_oci_dbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Processor2_cpu_nios2_oci_itrace " "Found entity 7: nios_system_Processor2_cpu_nios2_oci_itrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Processor2_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_Processor2_cpu_nios2_oci_td_mode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Processor2_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_Processor2_cpu_nios2_oci_dtrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Processor2_cpu_nios2_oci_fifo " "Found entity 13: nios_system_Processor2_cpu_nios2_oci_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Processor2_cpu_nios2_oci_pib " "Found entity 14: nios_system_Processor2_cpu_nios2_oci_pib" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Processor2_cpu_nios2_oci_im " "Found entity 15: nios_system_Processor2_cpu_nios2_oci_im" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Processor2_cpu_nios2_performance_monitors " "Found entity 16: nios_system_Processor2_cpu_nios2_performance_monitors" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Processor2_cpu_nios2_avalon_reg " "Found entity 17: nios_system_Processor2_cpu_nios2_avalon_reg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Processor2_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_Processor2_cpu_ociram_sp_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Processor2_cpu_nios2_ocimem " "Found entity 19: nios_system_Processor2_cpu_nios2_ocimem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Processor2_cpu_nios2_oci " "Found entity 20: nios_system_Processor2_cpu_nios2_oci" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Processor2_cpu " "Found entity 21: nios_system_Processor2_cpu" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Processor2_cpu_debug_slave_sysclk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097152988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097152988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_tck " "Found entity 1: nios_system_Processor2_cpu_debug_slave_tck" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Processor2_cpu_debug_slave_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_test_bench " "Found entity 1: nios_system_Processor2_cpu_test_bench" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1 " "Found entity 1: nios_system_Processor1" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_register_bank_a_module " "Found entity 1: nios_system_Processor1_cpu_register_bank_a_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Processor1_cpu_register_bank_b_module " "Found entity 2: nios_system_Processor1_cpu_register_bank_b_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Processor1_cpu_nios2_oci_debug " "Found entity 3: nios_system_Processor1_cpu_nios2_oci_debug" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Processor1_cpu_nios2_oci_break " "Found entity 4: nios_system_Processor1_cpu_nios2_oci_break" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Processor1_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_Processor1_cpu_nios2_oci_xbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Processor1_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_Processor1_cpu_nios2_oci_dbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Processor1_cpu_nios2_oci_itrace " "Found entity 7: nios_system_Processor1_cpu_nios2_oci_itrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Processor1_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_Processor1_cpu_nios2_oci_td_mode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Processor1_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_Processor1_cpu_nios2_oci_dtrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Processor1_cpu_nios2_oci_fifo " "Found entity 13: nios_system_Processor1_cpu_nios2_oci_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Processor1_cpu_nios2_oci_pib " "Found entity 14: nios_system_Processor1_cpu_nios2_oci_pib" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Processor1_cpu_nios2_oci_im " "Found entity 15: nios_system_Processor1_cpu_nios2_oci_im" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Processor1_cpu_nios2_performance_monitors " "Found entity 16: nios_system_Processor1_cpu_nios2_performance_monitors" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Processor1_cpu_nios2_avalon_reg " "Found entity 17: nios_system_Processor1_cpu_nios2_avalon_reg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Processor1_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_Processor1_cpu_ociram_sp_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Processor1_cpu_nios2_ocimem " "Found entity 19: nios_system_Processor1_cpu_nios2_ocimem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Processor1_cpu_nios2_oci " "Found entity 20: nios_system_Processor1_cpu_nios2_oci" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Processor1_cpu " "Found entity 21: nios_system_Processor1_cpu" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Processor1_cpu_debug_slave_sysclk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_tck " "Found entity 1: nios_system_Processor1_cpu_debug_slave_tck" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Processor1_cpu_debug_slave_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_test_bench " "Found entity 1: nios_system_Processor1_cpu_test_bench" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153633 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153820 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153820 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153820 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Interval_Timer " "Found entity 1: nios_system_Interval_Timer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LEDs " "Found entity 1: nios_system_Green_LEDs" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097153992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097153992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_expansion_jp5.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_expansion_jp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP5 " "Found entity 1: nios_system_Expansion_JP5" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_CameraD5M_0-rtl " "Found design unit 1: nios_system_CameraD5M_0-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154055 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0 " "Found entity 1: nios_system_CameraD5M_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_avalon_st_adapter " "Found entity 1: nios_system_CameraD5M_0_avalon_st_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_decoder_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_decoder_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_video_decoder_0 " "Found entity 1: nios_system_CameraD5M_0_video_decoder_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_bayer_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_bayer_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_video_bayer_resampler_0 " "Found entity 1: nios_system_CameraD5M_0_video_bayer_resampler_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_detect-Behaviour " "Found design unit 1: cam_detect-Behaviour" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154370 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_detect " "Found entity 1: cam_detect" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_Audio_Subsystem-rtl " "Found design unit 1: nios_system_Audio_Subsystem-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154386 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem " "Found entity 1: nios_system_Audio_Subsystem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem_Audio_PLL " "Found entity 1: nios_system_Audio_Subsystem_Audio_PLL" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem_Audio " "Found entity 1: nios_system_Audio_Subsystem_Audio" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154662 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097154662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097154975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097154975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_AV_Config " "Found entity 1: nios_system_AV_Config" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097155021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097155021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_detect-Behaviour " "Found design unit 1: cam_detect-Behaviour" {  } { { "cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/cam_detect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097155037 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_detect " "Found entity 1: cam_detect" {  } { { "cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/cam_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097155037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097155037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(318) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1495097155271 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(328) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1495097155271 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(338) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1495097155271 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(682) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1495097155287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS " "Elaborating entity \"NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495097156196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:U0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:U0\"" {  } { { "NIOS.vhd" "U0" { Text "D:/intelFPGA_lite/16.1/NIOS-System/NIOS.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097156384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_AV_Config nios_system:U0\|nios_system_AV_Config:av_config " "Elaborating entity \"nios_system_AV_Config\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "av_config" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097156931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" "AV_Config_Auto_Init" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097157134 "|NIOS|nios_system:U0|nios_system_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" "Serial_Bus_Controller" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097157527 "|NIOS|nios_system:U0|nios_system_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"nios_system:U0\|nios_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097157668 "|NIOS|nios_system:U0|nios_system_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Audio_Subsystem nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem " "Elaborating entity \"nios_system_Audio_Subsystem\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "audio_subsystem" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Audio_Subsystem_Audio nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio " "Elaborating entity \"nios_system_Audio_Subsystem_Audio\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "audio" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097157964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097158067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097158161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097158255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097158317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097160276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097160284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097160284 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097160284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097160441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097160441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097160441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097160488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097160488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097160503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097160847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097160847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097160863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097161215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097161215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097161230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097161277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097161433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097161433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097161433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097161590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097161590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097161590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097161887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097161887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097161902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097163090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Audio_Subsystem_Audio_PLL nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"nios_system_Audio_Subsystem_Audio_PLL\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "audio_pll" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097164988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097165425 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097165425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altpll_dkb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097165628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097165628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "rst_controller" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:U0\|nios_system_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CameraD5M_0 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0 " "Elaborating entity \"nios_system_CameraD5M_0\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "camerad5m_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_detect nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|cam_detect:cam_detect_0 " "Elaborating entity \"cam_detect\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|cam_detect:cam_detect_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "cam_detect_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097165972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CameraD5M_0_video_bayer_resampler_0 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0 " "Elaborating entity \"nios_system_CameraD5M_0_video_bayer_resampler_0\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "video_bayer_resampler_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097166066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 nios_system_CameraD5M_0_video_bayer_resampler_0.v(184) " "Verilog HDL assignment warning at nios_system_CameraD5M_0_video_bayer_resampler_0.v(184): truncated value with size 32 to match size of target (12)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097166082 "|NIOS|nios_system:U0|nios_system_CameraD5M_0:camerad5m_0|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "bayern_pattern_shift_reg" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097166866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097166913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097166913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097166913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097166913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097166913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097166913 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097166913 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_ftr.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_ftr.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097167085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ftr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ftr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ftr " "Found entity 1: shift_taps_ftr" {  } { { "db/shift_taps_ftr.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_ftr.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097167085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097167085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ftr nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated " "Elaborating entity \"shift_taps_ftr\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oja1 " "Found entity 1: altsyncram_oja1" {  } { { "db/altsyncram_oja1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_oja1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097167304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097167304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oja1 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|altsyncram_oja1:altsyncram2 " "Elaborating entity \"altsyncram_oja1\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|altsyncram_oja1:altsyncram2\"" {  } { { "db/shift_taps_ftr.tdf" "altsyncram2" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_ftr.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kvf " "Found entity 1: cntr_kvf" {  } { { "db/cntr_kvf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_kvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097167527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097167527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kvf nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|cntr_kvf:cntr1 " "Elaborating entity \"cntr_kvf\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|cntr_kvf:cntr1\"" {  } { { "db/shift_taps_ftr.tdf" "cntr1" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_ftr.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ic " "Found entity 1: cmpr_9ic" {  } { { "db/cmpr_9ic.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_9ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097167809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097167809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ic nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|cntr_kvf:cntr1\|cmpr_9ic:cmpr4 " "Elaborating entity \"cmpr_9ic\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_ftr:auto_generated\|cntr_kvf:cntr1\|cmpr_9ic:cmpr4\"" {  } { { "db/cntr_kvf.tdf" "cmpr4" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_kvf.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CameraD5M_0_video_decoder_0 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0 " "Elaborating entity \"nios_system_CameraD5M_0_video_decoder_0\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "video_decoder_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" "Camera_Decoder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" "Video_In_Dual_Clock_FIFO" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097167996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097169956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097170003 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097170003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j6l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j6l1 " "Found entity 1: dcfifo_j6l1" {  } { { "db/dcfifo_j6l1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097170238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097170238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j6l1 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated " "Elaborating entity \"dcfifo_j6l1\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097170348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097170348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_j6l1.tdf" "rdptr_g_gray2bin" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097170566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097170566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_j6l1.tdf" "rdptr_g1p" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097170754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097170754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_j6l1.tdf" "wrptr_g1p" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b421 " "Found entity 1: altsyncram_b421" {  } { { "db/altsyncram_b421.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_b421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097170926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097170926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b421 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram " "Elaborating entity \"altsyncram_b421\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram\"" {  } { { "db/dcfifo_j6l1.tdf" "fifo_ram" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097170926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_brp" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_dgwp" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_j6l1.tdf" "ws_dgrp" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097171789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097171789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_video_decoder_0:video_decoder_0\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j6l1.tdf" "rdempty_eq_comp" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/dcfifo_j6l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CameraD5M_0_avalon_st_adapter nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_CameraD5M_0_avalon_st_adapter\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "avalon_st_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0 nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_avalon_st_adapter:avalon_st_adapter\|nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0\" for hierarchy \"nios_system:U0\|nios_system_CameraD5M_0:camerad5m_0\|nios_system_CameraD5M_0_avalon_st_adapter:avalon_st_adapter\|nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Expansion_JP5 nios_system:U0\|nios_system_Expansion_JP5:expansion_jp5 " "Elaborating entity \"nios_system_Expansion_JP5\" for hierarchy \"nios_system:U0\|nios_system_Expansion_JP5:expansion_jp5\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "expansion_jp5" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097171929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "flash" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"nios_system:U0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Green_LEDs nios_system:U0\|nios_system_Green_LEDs:green_leds " "Elaborating entity \"nios_system_Green_LEDs\" for hierarchy \"nios_system:U0\|nios_system_Green_LEDs:green_leds\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "green_leds" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Interval_Timer nios_system:U0\|nios_system_Interval_Timer:interval_timer " "Elaborating entity \"nios_system_Interval_Timer\" for hierarchy \"nios_system:U0\|nios_system_Interval_Timer:interval_timer\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "interval_timer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART nios_system:U0\|nios_system_JTAG_UART:jtag_uart " "Elaborating entity \"nios_system_JTAG_UART\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "jtag_uart" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_w nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w " "Elaborating entity \"nios_system_JTAG_UART_scfifo_w\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_w" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097172539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "wfifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097173492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097173536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097173536 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097173536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097173724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097173724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097173739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097173817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097173817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097173817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097173989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097173989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097174005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097174255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097174255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097174255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097174505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097174505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097174520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097174723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097174723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097174723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_r nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r " "Elaborating entity \"nios_system_JTAG_UART_scfifo_r\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_r" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097174865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "nios_system_JTAG_UART_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097176207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097176207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097176207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097176207 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097176207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:U0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097176551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_to_FPGA_Bridge nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"nios_system_JTAG_to_FPGA_Bridge\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "jtag_to_fpga_bridge" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097178790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097178900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097178994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097179197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097179228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097179228 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097179228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097179244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097179322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097179790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097180462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097180681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097180759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097180775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097180775 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097180775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097180775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097181322 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097181322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_to_FPGA_Bridge_timing_adt nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"nios_system_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097181829 "|NIOS|nios_system:U0|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|nios_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "b2p" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097181988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "p2b" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "transacto" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_to_FPGA_Bridge_b2p_adapter nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"nios_system_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097182410 "|NIOS|nios_system:U0|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|nios_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097182410 "|NIOS|nios_system:U0|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|nios_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_to_FPGA_Bridge_p2b_adapter nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"nios_system_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|nios_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper nios_system:U0\|fpoint_wrapper:nios2_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "nios2_floating_point" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097182723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183232 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097183232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_1od.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097183442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097183442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183598 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097183598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_d8c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097183754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097183754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Elaborating entity \"add_sub_d8c\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097183936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097183936 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097183936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_0lg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097184092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097184092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184232 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097184232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_ptb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097184461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097184461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097184832 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097184832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/mult_njt.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097184988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097184988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Elaborating entity \"mult_njt\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097184988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097185129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097185723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097185848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097185988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097186863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097187823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097187823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097187823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097187823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097187823 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097187823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097187995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097187995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097187995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188167 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097188167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_70f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097188261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097188261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188386 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097188386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_9ve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097188591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097188591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097188716 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097188716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gsh " "Found entity 1: add_sub_gsh" {  } { { "db/add_sub_gsh.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_gsh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097188966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097188966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gsh nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated " "Elaborating entity \"add_sub_gsh\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097188966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189128 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097189128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_glh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_glh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_glh " "Found entity 1: add_sub_glh" {  } { { "db/add_sub_glh.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_glh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097189234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097189234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_glh nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated " "Elaborating entity \"add_sub_glh\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189372 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097189372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6h " "Found entity 1: add_sub_l6h" {  } { { "db/add_sub_l6h.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_l6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097189497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097189497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6h nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated " "Elaborating entity \"add_sub_l6h\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189638 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097189638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097189895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097189895 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097189895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_fff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097190083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097190083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Elaborating entity \"add_sub_fff\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190130 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097190130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_onf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097190380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097190380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Elaborating entity \"add_sub_onf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097190645 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097190645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_seg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097190770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097190770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097190833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191465 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097191465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8qf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8qf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8qf " "Found entity 1: add_sub_8qf" {  } { { "db/add_sub_8qf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_8qf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097191684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097191684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8qf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated " "Elaborating entity \"add_sub_8qf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097191731 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097191731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097191762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192281 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097192281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eff " "Found entity 1: add_sub_eff" {  } { { "db/add_sub_eff.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_eff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097192484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097192484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eff nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated " "Elaborating entity \"add_sub_eff\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192578 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097192578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_dbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097192750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097192750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192828 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097192828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097192983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097192983 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097192983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097193201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097193201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193457 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097193457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9i " "Found entity 1: add_sub_n9i" {  } { { "db/add_sub_n9i.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_n9i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097193730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097193730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9i nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated " "Elaborating entity \"add_sub_n9i\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193855 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097193855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097193996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097193996 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097193996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hgf " "Found entity 1: add_sub_hgf" {  } { { "db/add_sub_hgf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_hgf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097194168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097194168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hgf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated " "Elaborating entity \"add_sub_hgf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194358 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097194358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gcf " "Found entity 1: add_sub_gcf" {  } { { "db/add_sub_gcf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_gcf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097194570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097194570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gcf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated " "Elaborating entity \"add_sub_gcf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097194618 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097194618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097194821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195071 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097195071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gff " "Found entity 1: add_sub_gff" {  } { { "db/add_sub_gff.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_gff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097195165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097195165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gff nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated " "Elaborating entity \"add_sub_gff\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195321 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097195321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_ebf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097195524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097195524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195615 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097195615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097195865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097195865 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097195865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fcf " "Found entity 1: add_sub_fcf" {  } { { "db/add_sub_fcf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_fcf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097196119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097196119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fcf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated " "Elaborating entity \"add_sub_fcf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196260 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097196260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196473 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097196473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5tc " "Found entity 1: mux_5tc" {  } { { "db/mux_5tc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/mux_5tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097196708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097196708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5tc nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated " "Elaborating entity \"mux_5tc\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097196849 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097196849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ig " "Found entity 1: cmpr_9ig" {  } { { "db/cmpr_9ig.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_9ig.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097196989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097196989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ig nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated " "Elaborating entity \"cmpr_9ig\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097196989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097197177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097197255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097197255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097197255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097197255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097197255 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097197255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_juc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_juc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_juc " "Found entity 1: mux_juc" {  } { { "db/mux_juc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/mux_juc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097197600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097197600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_juc nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated " "Elaborating entity \"mux_juc\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097197600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097197850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097198460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097205988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097206451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097206549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206550 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097206550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7tc " "Found entity 1: mux_7tc" {  } { { "db/mux_7tc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/mux_7tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097206737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097206737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7tc nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated " "Elaborating entity \"mux_7tc\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097206737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097206924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097206987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097206987 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097206987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_trf " "Found entity 1: add_sub_trf" {  } { { "db/add_sub_trf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_trf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097207221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097207221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_trf nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated " "Elaborating entity \"add_sub_trf\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207315 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097207315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgg " "Found entity 1: cmpr_qgg" {  } { { "db/cmpr_qgg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_qgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097207503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097207503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qgg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated " "Elaborating entity \"cmpr_qgg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207643 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097207643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgg " "Found entity 1: cmpr_pgg" {  } { { "db/cmpr_pgg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_pgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097207846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097207846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated " "Elaborating entity \"cmpr_pgg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097207975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097207975 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097207975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgg " "Found entity 1: cmpr_rgg" {  } { { "db/cmpr_rgg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_rgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097208084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097208084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rgg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated " "Elaborating entity \"cmpr_rgg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208240 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097208240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n9g " "Found entity 1: cmpr_n9g" {  } { { "db/cmpr_n9g.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_n9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097208459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097208459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n9g nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated " "Elaborating entity \"cmpr_n9g\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208600 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097208600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugg " "Found entity 1: cmpr_ugg" {  } { { "db/cmpr_ugg.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_ugg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097208803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097208803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugg nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated " "Elaborating entity \"cmpr_ugg\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097208896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097208896 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097208896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s9g " "Found entity 1: cmpr_s9g" {  } { { "db/cmpr_s9g.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_s9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097209047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097209047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s9g nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated " "Elaborating entity \"cmpr_s9g\" for hierarchy \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097209062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1 nios_system:U0\|nios_system_Processor1:processor1 " "Elaborating entity \"nios_system_Processor1\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "processor1" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097220618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu " "Elaborating entity \"nios_system_Processor1_cpu\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" "cpu" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097220684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_test_bench nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_test_bench:the_nios_system_Processor1_cpu_test_bench " "Elaborating entity \"nios_system_Processor1_cpu_test_bench\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_test_bench:the_nios_system_Processor1_cpu_test_bench\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_test_bench" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097221494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_register_bank_a_module nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a " "Elaborating entity \"nios_system_Processor1_cpu_register_bank_a_module\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "nios_system_Processor1_cpu_register_bank_a" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097221650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097221931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097221978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097221978 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097221978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097222181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097222181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_a_module:nios_system_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_register_bank_b_module nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_b_module:nios_system_Processor1_cpu_register_bank_b " "Elaborating entity \"nios_system_Processor1_cpu_register_bank_b_module\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_register_bank_b_module:nios_system_Processor1_cpu_register_bank_b\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "nios_system_Processor1_cpu_register_bank_b" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_debug nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_debug\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_debug:the_nios_system_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097222774 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097222774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_break nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_break:the_nios_system_Processor1_cpu_nios2_oci_break " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_break\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_break:the_nios_system_Processor1_cpu_nios2_oci_break\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097222789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_xbrk nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_xbrk:the_nios_system_Processor1_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_xbrk:the_nios_system_Processor1_cpu_nios2_oci_xbrk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_dbrk nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dbrk:the_nios_system_Processor1_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dbrk:the_nios_system_Processor1_cpu_nios2_oci_dbrk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_itrace nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_itrace:the_nios_system_Processor1_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_itrace:the_nios_system_Processor1_cpu_nios2_oci_itrace\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_dtrace nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dtrace:the_nios_system_Processor1_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dtrace:the_nios_system_Processor1_cpu_nios2_oci_dtrace\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_td_mode nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dtrace:the_nios_system_Processor1_cpu_nios2_oci_dtrace\|nios_system_Processor1_cpu_nios2_oci_td_mode:nios_system_Processor1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_dtrace:the_nios_system_Processor1_cpu_nios2_oci_dtrace\|nios_system_Processor1_cpu_nios2_oci_td_mode:nios_system_Processor1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "nios_system_Processor1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_fifo nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097223840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_fifo:the_nios_system_Processor1_cpu_nios2_oci_fifo\|nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_pib nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_pib:the_nios_system_Processor1_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_pib\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_pib:the_nios_system_Processor1_cpu_nios2_oci_pib\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_oci_im nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_im:the_nios_system_Processor1_cpu_nios2_oci_im " "Elaborating entity \"nios_system_Processor1_cpu_nios2_oci_im\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_oci_im:the_nios_system_Processor1_cpu_nios2_oci_im\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_avalon_reg nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_avalon_reg:the_nios_system_Processor1_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_Processor1_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_avalon_reg:the_nios_system_Processor1_cpu_nios2_avalon_reg\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_nios2_ocimem nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem " "Elaborating entity \"nios_system_Processor1_cpu_nios2_ocimem\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_ociram_sp_ram_module nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_Processor1_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "nios_system_Processor1_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097224846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097224846 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097224846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097225143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097225143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_nios2_ocimem:the_nios_system_Processor1_cpu_nios2_ocimem\|nios_system_Processor1_cpu_ociram_sp_ram_module:nios_system_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_debug_slave_wrapper nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_Processor1_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "the_nios_system_Processor1_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_debug_slave_tck nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|nios_system_Processor1_cpu_debug_slave_tck:the_nios_system_Processor1_cpu_debug_slave_tck " "Elaborating entity \"nios_system_Processor1_cpu_debug_slave_tck\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|nios_system_Processor1_cpu_debug_slave_tck:the_nios_system_Processor1_cpu_debug_slave_tck\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "the_nios_system_Processor1_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_cpu_debug_slave_sysclk nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|nios_system_Processor1_cpu_debug_slave_sysclk:the_nios_system_Processor1_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_Processor1_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|nios_system_Processor1_cpu_debug_slave_sysclk:the_nios_system_Processor1_cpu_debug_slave_sysclk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "the_nios_system_Processor1_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "nios_system_Processor1_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097225784 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097225784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:U0\|nios_system_Processor1:processor1\|nios_system_Processor1_cpu:cpu\|nios_system_Processor1_cpu_nios2_oci:the_nios_system_Processor1_cpu_nios2_oci\|nios_system_Processor1_cpu_debug_slave_wrapper:the_nios_system_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097225924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2 nios_system:U0\|nios_system_Processor2:processor2 " "Elaborating entity \"nios_system_Processor2\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "processor2" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097226133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu " "Elaborating entity \"nios_system_Processor2_cpu\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" "cpu" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097226227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_test_bench nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_test_bench:the_nios_system_Processor2_cpu_test_bench " "Elaborating entity \"nios_system_Processor2_cpu_test_bench\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_test_bench:the_nios_system_Processor2_cpu_test_bench\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_test_bench" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097226800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_register_bank_a_module nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_register_bank_a_module:nios_system_Processor2_cpu_register_bank_a " "Elaborating entity \"nios_system_Processor2_cpu_register_bank_a_module\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_register_bank_a_module:nios_system_Processor2_cpu_register_bank_a\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "nios_system_Processor2_cpu_register_bank_a" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097226925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_register_bank_b_module nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_register_bank_b_module:nios_system_Processor2_cpu_register_bank_b " "Elaborating entity \"nios_system_Processor2_cpu_register_bank_b_module\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_register_bank_b_module:nios_system_Processor2_cpu_register_bank_b\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "nios_system_Processor2_cpu_register_bank_b" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_debug nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_debug:the_nios_system_Processor2_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_debug\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_debug:the_nios_system_Processor2_cpu_nios2_oci_debug\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_break nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_break:the_nios_system_Processor2_cpu_nios2_oci_break " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_break\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_break:the_nios_system_Processor2_cpu_nios2_oci_break\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_xbrk nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_xbrk:the_nios_system_Processor2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_xbrk:the_nios_system_Processor2_cpu_nios2_oci_xbrk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_dbrk nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dbrk:the_nios_system_Processor2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dbrk:the_nios_system_Processor2_cpu_nios2_oci_dbrk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_itrace nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_itrace:the_nios_system_Processor2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_itrace:the_nios_system_Processor2_cpu_nios2_oci_itrace\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_dtrace nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dtrace:the_nios_system_Processor2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dtrace:the_nios_system_Processor2_cpu_nios2_oci_dtrace\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097227879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_td_mode nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dtrace:the_nios_system_Processor2_cpu_nios2_oci_dtrace\|nios_system_Processor2_cpu_nios2_oci_td_mode:nios_system_Processor2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_dtrace:the_nios_system_Processor2_cpu_nios2_oci_dtrace\|nios_system_Processor2_cpu_nios2_oci_td_mode:nios_system_Processor2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "nios_system_Processor2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_fifo nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_fifo:the_nios_system_Processor2_cpu_nios2_oci_fifo\|nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_pib nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_pib:the_nios_system_Processor2_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_pib\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_pib:the_nios_system_Processor2_cpu_nios2_oci_pib\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_oci_im nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_im:the_nios_system_Processor2_cpu_nios2_oci_im " "Elaborating entity \"nios_system_Processor2_cpu_nios2_oci_im\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_oci_im:the_nios_system_Processor2_cpu_nios2_oci_im\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_avalon_reg nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_avalon_reg:the_nios_system_Processor2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_Processor2_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_avalon_reg:the_nios_system_Processor2_cpu_nios2_avalon_reg\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_nios2_ocimem nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_ocimem:the_nios_system_Processor2_cpu_nios2_ocimem " "Elaborating entity \"nios_system_Processor2_cpu_nios2_ocimem\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_ocimem:the_nios_system_Processor2_cpu_nios2_ocimem\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097228853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_ociram_sp_ram_module nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_ocimem:the_nios_system_Processor2_cpu_nios2_ocimem\|nios_system_Processor2_cpu_ociram_sp_ram_module:nios_system_Processor2_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_Processor2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_nios2_ocimem:the_nios_system_Processor2_cpu_nios2_ocimem\|nios_system_Processor2_cpu_ociram_sp_ram_module:nios_system_Processor2_cpu_ociram_sp_ram\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "nios_system_Processor2_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_debug_slave_wrapper nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_Processor2_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "the_nios_system_Processor2_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_debug_slave_tck nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper\|nios_system_Processor2_cpu_debug_slave_tck:the_nios_system_Processor2_cpu_debug_slave_tck " "Elaborating entity \"nios_system_Processor2_cpu_debug_slave_tck\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper\|nios_system_Processor2_cpu_debug_slave_tck:the_nios_system_Processor2_cpu_debug_slave_tck\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" "the_nios_system_Processor2_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor2_cpu_debug_slave_sysclk nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper\|nios_system_Processor2_cpu_debug_slave_sysclk:the_nios_system_Processor2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_Processor2_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:U0\|nios_system_Processor2:processor2\|nios_system_Processor2_cpu:cpu\|nios_system_Processor2_cpu_nios2_oci:the_nios_system_Processor2_cpu_nios2_oci\|nios_system_Processor2_cpu_debug_slave_wrapper:the_nios_system_Processor2_cpu_debug_slave_wrapper\|nios_system_Processor2_cpu_debug_slave_sysclk:the_nios_system_Processor2_cpu_debug_slave_sysclk\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" "the_nios_system_Processor2_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pushbuttons nios_system:U0\|nios_system_Pushbuttons:pushbuttons " "Elaborating entity \"nios_system_Pushbuttons\" for hierarchy \"nios_system:U0\|nios_system_Pushbuttons:pushbuttons\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "pushbuttons" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Pushbuttons.v(94) " "Verilog HDL or VHDL warning at nios_system_Pushbuttons.v(94): object \"data\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097229865 "|NIOS|nios_system:U0|nios_system_Pushbuttons:pushbuttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Red_LEDs nios_system:U0\|nios_system_Red_LEDs:red_leds " "Elaborating entity \"nios_system_Red_LEDs\" for hierarchy \"nios_system:U0\|nios_system_Red_LEDs:red_leds\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "red_leds" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097229947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM nios_system:U0\|nios_system_SDRAM:sdram " "Elaborating entity \"nios_system_SDRAM\" for hierarchy \"nios_system:U0\|nios_system_SDRAM:sdram\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "sdram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM_input_efifo_module nios_system:U0\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module " "Elaborating entity \"nios_system_SDRAM_input_efifo_module\" for hierarchy \"nios_system:U0\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "the_nios_system_SDRAM_input_efifo_module" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SRAM nios_system:U0\|nios_system_SRAM:sram " "Elaborating entity \"nios_system_SRAM\" for hierarchy \"nios_system:U0\|nios_system_SRAM:sram\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "sram" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Serial_Port nios_system:U0\|nios_system_Serial_Port:serial_port " "Elaborating entity \"nios_system_Serial_Port\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "serial_port" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" "RS232_In_Deserializer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097230948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097230948 "|NIOS|nios_system:U0|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097231112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097232120 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097232120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b341 " "Found entity 1: scfifo_b341" {  } { { "db/scfifo_b341.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_b341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097232373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097232373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b341 nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated " "Elaborating entity \"scfifo_b341\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_uq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_uq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_uq31 " "Found entity 1: a_dpfifo_uq31" {  } { { "db/a_dpfifo_uq31.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_uq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097232436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097232436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_uq31 nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo " "Elaborating entity \"a_dpfifo_uq31\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\"" {  } { { "db/scfifo_b341.tdf" "dpfifo" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/scfifo_b341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqb1 " "Found entity 1: altsyncram_fqb1" {  } { { "db/altsyncram_fqb1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_fqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097232752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097232752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqb1 nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_fqb1:FIFOram " "Elaborating entity \"altsyncram_fqb1\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_fqb1:FIFOram\"" {  } { { "db/a_dpfifo_uq31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/a_dpfifo_uq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios_system:U0\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" "RS232_Out_Serializer" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097232910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Slider_Switches nios_system:U0\|nios_system_Slider_Switches:slider_switches " "Elaborating entity \"nios_system_Slider_Switches\" for hierarchy \"nios_system:U0\|nios_system_Slider_Switches:slider_switches\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "slider_switches" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097233803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Slider_Switches.v(91) " "Verilog HDL or VHDL warning at nios_system_Slider_Switches.v(91): object \"data\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097233803 "|NIOS|nios_system:U0|nios_system_Slider_Switches:slider_switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SysID nios_system:U0\|nios_system_SysID:sysid " "Elaborating entity \"nios_system_SysID\" for hierarchy \"nios_system:U0\|nios_system_SysID:sysid\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "sysid" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097233881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_System_PLL nios_system:U0\|nios_system_System_PLL:system_pll " "Elaborating entity \"nios_system_System_PLL\" for hierarchy \"nios_system:U0\|nios_system_System_PLL:system_pll\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "system_pll" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097233912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" "sys_pll" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097233928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097233990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097234084 ""}  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097234084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097234193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097234193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"nios_system:U0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_system:U0\|altera_customins_master_translator:processor1_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_system:U0\|altera_customins_master_translator:processor1_custom_instruction_master_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "processor1_custom_instruction_master_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234256 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1495097234271 "|NIOS|nios_system:U0|altera_customins_master_translator:processor1_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Processor1_custom_instruction_master_multi_xconnect nios_system:U0\|nios_system_Processor1_custom_instruction_master_multi_xconnect:processor1_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_system_Processor1_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_system:U0\|nios_system_Processor1_custom_instruction_master_multi_xconnect:processor1_custom_instruction_master_multi_xconnect\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "processor1_custom_instruction_master_multi_xconnect" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system:U0\|altera_customins_slave_translator:processor1_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system:U0\|altera_customins_slave_translator:processor1_custom_instruction_master_multi_slave_translator0\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "processor1_custom_instruction_master_multi_slave_translator0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097234412 "|NIOS|nios_system:U0|altera_customins_slave_translator:processor1_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097234412 "|NIOS|nios_system:U0|altera_customins_slave_translator:processor1_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495097234428 "|NIOS|nios_system:U0|altera_customins_slave_translator:processor1_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "mm_interconnect_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097234554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor2_data_master_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor2_data_master_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor1_instruction_master_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor1_instruction_master_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_2nd_core_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_2nd_core_avalon_jtag_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_2nd_core_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "serial_port_avalon_rs232_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camerad5m_0_camera_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camerad5m_0_camera_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "camerad5m_0_camera_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor2_debug_mem_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor2_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097239944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "flash_flash_data_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "flash_flash_erase_control_translator" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_data_master_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor2_data_master_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_data_master_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor1_data_master_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_instruction_master_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor1_instruction_master_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_instruction_master_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "processor2_instruction_master_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097240963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097241057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097241182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097241338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097241935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097242435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097242466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097242574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097242836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097243924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_router_004\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_system_mm_interconnect_0_router_006\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_011 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"nios_system_mm_interconnect_0_router_011\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_011:router_011\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_011" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097244892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_011_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_011:router_011\|nios_system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_011:router_011\|nios_system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_013 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"nios_system_mm_interconnect_0_router_013\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_013" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_013_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\|nios_system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\|nios_system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"nios_system_mm_interconnect_0_router_014\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_014" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_015 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"nios_system_mm_interconnect_0_router_015\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_015" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_015_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\|nios_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\|nios_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_019 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"nios_system_mm_interconnect_0_router_019\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_019:router_019\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_019" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_019_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_019:router_019\|nios_system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_019:router_019\|nios_system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"nios_system_mm_interconnect_0_router_023\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_023" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023_default_decode nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_023_default_decode\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097245991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_002 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_003 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_006 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_006" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097246890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_008 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_008\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_008" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_001 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_008 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_008\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_008" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097247965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_002 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_003 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097248880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097249005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_rsp_width_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097249067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097249130 "|NIOS|nios_system:U0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097249130 "|NIOS|nios_system:U0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495097249130 "|NIOS|nios_system:U0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_cmd_width_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 8049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097249422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 8078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097249641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097249688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_014 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_014\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter_014" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 8484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0\" for hierarchy \"nios_system:U0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" "error_adapter_0" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:U0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:U0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "irq_mapper" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:U0\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:U0\|nios_system_rst_controller:rst_controller\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "rst_controller" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 2141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250219 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at nios_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495097250219 "|NIOS|nios_system:U0|nios_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:U0\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:U0\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:U0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:U0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097250406 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1495097270958 "|NIOS|nios_system:U0|nios_system_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1495097273623 "|NIOS|nios_system:U0|nios_system_Audio_Subsystem:audio_subsystem|nios_system_Audio_Subsystem_Audio_PLL:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1495097278089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.18.10:48:10 Progress: Loading sldad134cfd/alt_sld_fab_wrapper_hw.tcl " "2017.05.18.10:48:10 Progress: Loading sldad134cfd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097290475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097298439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097299223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097305557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097306026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097306609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097307252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097307315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097307361 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1495097308221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad134cfd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad134cfd/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097309284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097309284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097309787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097309787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097309803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097309803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097310115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097310115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097310583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097310583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097310583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/ip/sldad134cfd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097310912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097310912 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "316 " "Ignored 316 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "316 " "Ignored 316 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1495097351619 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1495097351619 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:U0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495097474321 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1495097474321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097474586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_system:U0\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097474586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097474586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097474836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097474836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097475280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097475280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097475280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097475280 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097475280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t5n " "Found entity 1: shift_taps_t5n" {  } { { "db/shift_taps_t5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_t5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097475459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097475459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62b1 " "Found entity 1: altsyncram_62b1" {  } { { "db/altsyncram_62b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_62b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097475771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097475771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097476068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097476068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097476209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097476209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_fah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097476443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097476443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097477319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097477319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097477319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097477319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097477319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m5n " "Found entity 1: shift_taps_m5n" {  } { { "db/shift_taps_m5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_m5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097477539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097477539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2b1 " "Found entity 1: altsyncram_a2b1" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_a2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097477758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097477758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0rf " "Found entity 1: cntr_0rf" {  } { { "db/cntr_0rf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_0rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097478117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097478117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mah " "Found entity 1: cntr_mah" {  } { { "db/cntr_mah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_mah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097478446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097478446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097479586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097479586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097479586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097479586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097479586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56n " "Found entity 1: shift_taps_56n" {  } { { "db/shift_taps_56n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_56n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097479824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097479824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2b1 " "Found entity 1: altsyncram_m2b1" {  } { { "db/altsyncram_m2b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_m2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097480121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097480121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097480340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097480340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lah " "Found entity 1: cntr_lah" {  } { { "db/cntr_lah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_lah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097480694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097480694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097481712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097481712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097481712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097481712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097481712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q5n " "Found entity 1: shift_taps_q5n" {  } { { "db/shift_taps_q5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_q5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097481946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097481946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02b1 " "Found entity 1: altsyncram_02b1" {  } { { "db/altsyncram_02b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_02b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097482149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097482149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_qqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097482377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097482377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_gah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097482650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097482650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097483751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097483751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097483751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097483751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097483751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o5n " "Found entity 1: shift_taps_o5n" {  } { { "db/shift_taps_o5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_o5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097483908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_s1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097484189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097484189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oqf " "Found entity 1: cntr_oqf" {  } { { "db/cntr_oqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_oqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097484554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097484554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eah " "Found entity 1: cntr_eah" {  } { { "db/cntr_eah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_eah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097484882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097484882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097486127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097486127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097486127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097486127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097486127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n5n " "Found entity 1: shift_taps_n5n" {  } { { "db/shift_taps_n5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_n5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097486386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097486386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2b1 " "Found entity 1: altsyncram_b2b1" {  } { { "db/altsyncram_b2b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_b2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097486620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097486620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_1rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097486917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097486917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nah " "Found entity 1: cntr_nah" {  } { { "db/cntr_nah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_nah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097487167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097487167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097488230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097488230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097488230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097488230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097488230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u5n " "Found entity 1: shift_taps_u5n" {  } { { "db/shift_taps_u5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_u5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097488448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097488448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42b1 " "Found entity 1: altsyncram_42b1" {  } { { "db/altsyncram_42b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_42b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097488605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097488605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_sqf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097488964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097488964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_jah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097489261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097489261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097490294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097490294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097490294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097490294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097490294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r5n " "Found entity 1: shift_taps_r5n" {  } { { "db/shift_taps_r5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_r5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097490434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097490434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12b1 " "Found entity 1: altsyncram_12b1" {  } { { "db/altsyncram_12b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_12b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097490622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097490622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_rqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097490906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097490906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097491234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097491234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hah " "Found entity 1: cntr_hah" {  } { { "db/cntr_hah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_hah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097491510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097491510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097492830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097492831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097492831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097492831 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097492831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p5n " "Found entity 1: shift_taps_p5n" {  } { { "db/shift_taps_p5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_p5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097493035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097493035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1b1 " "Found entity 1: altsyncram_t1b1" {  } { { "db/altsyncram_t1b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_t1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097493238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097493238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_tqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097493566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097493566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iah " "Found entity 1: cntr_iah" {  } { { "db/cntr_iah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_iah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097493879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097493879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097495251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097495266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097495266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097495266 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097495266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s5n " "Found entity 1: shift_taps_s5n" {  } { { "db/shift_taps_s5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_s5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097495485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097495485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_o1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097495751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097495751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_mqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097495938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097495938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cah " "Found entity 1: cntr_cah" {  } { { "db/cntr_cah.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_cah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097496220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097496220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097497147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097497147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097497147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097497147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097497147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v5n " "Found entity 1: shift_taps_v5n" {  } { { "db/shift_taps_v5n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_v5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097497366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097497366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6va1 " "Found entity 1: altsyncram_6va1" {  } { { "db/altsyncram_6va1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_6va1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097497569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097497569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_cpf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097497819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097497819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39h " "Found entity 1: cntr_39h" {  } { { "db/cntr_39h.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_39h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097498022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097498022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097499414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097499430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097499430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097499430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097499430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f4n " "Found entity 1: shift_taps_f4n" {  } { { "db/shift_taps_f4n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_f4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097499633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097499633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7va1 " "Found entity 1: altsyncram_7va1" {  } { { "db/altsyncram_7va1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_7va1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097499930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097499930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097500736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097500736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097501033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097501033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09h " "Found entity 1: cntr_09h" {  } { { "db/cntr_09h.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_09h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097501491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097501491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097502350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097502350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097502350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097502350 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097502350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_d4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097502538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097502538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0va1 " "Found entity 1: altsyncram_0va1" {  } { { "db/altsyncram_0va1.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_0va1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097502850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097502850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097503246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097503246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097503559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097503559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495097504457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"nios_system:U0\|fpoint_wrapper:nios2_floating_point_2nd_core\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097504457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097504457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495097504457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495097504457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_06n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_06n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_06n " "Found entity 1: shift_taps_06n" {  } { { "db/shift_taps_06n.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/shift_taps_06n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097504595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097504595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b961 " "Found entity 1: altsyncram_b961" {  } { { "db/altsyncram_b961.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/altsyncram_b961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097504798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495097504798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495097505141 ""}  } {  } 0 12021 "Found %2!llu! 