--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3536 paths analyzed, 908 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.786ns.
--------------------------------------------------------------------------------
Slack:                  11.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (5.839ns logic, 2.893ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack:                  11.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.B1       net (fanout=5)        0.534   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1_SW2
    SLICE_X7Y54.A5       net (fanout=1)        0.230   N8
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.671ns (5.863ns logic, 2.808ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  11.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.B6       net (fanout=5)        0.156   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.B        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW0
    SLICE_X7Y54.A1       net (fanout=1)        0.539   N6
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.578ns (5.839ns logic, 2.739ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack:                  11.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X5Y54.B2       net (fanout=6)        1.254   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X5Y54.B        Tilo                  0.259   io_seg_2_OBUF
                                                       M_p2_tens_d<0>111
    SLICE_X7Y54.C2       net (fanout=1)        0.939   M_p2_tens_d<0>11
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (5.628ns logic, 2.907ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack:                  11.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X5Y54.B1       net (fanout=7)        1.187   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X5Y54.B        Tilo                  0.259   io_seg_2_OBUF
                                                       M_p2_tens_d<0>111
    SLICE_X7Y54.C2       net (fanout=1)        0.939   M_p2_tens_d<0>11
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (5.628ns logic, 2.840ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack:                  11.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P9       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X5Y54.B3       net (fanout=7)        1.097   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[9]
    SLICE_X5Y54.B        Tilo                  0.259   io_seg_2_OBUF
                                                       M_p2_tens_d<0>111
    SLICE_X7Y54.C2       net (fanout=1)        0.939   M_p2_tens_d<0>11
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.378ns (5.628ns logic, 2.750ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack:                  11.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y53.A2       net (fanout=6)        1.338   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X6Y53.A        Tilo                  0.235   M_p2_tens_d[4]
                                                       M_p2_tens_d<4>1
    SLICE_X7Y54.D2       net (fanout=3)        0.842   M_p2_tens_d[4]
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (5.604ns logic, 2.741ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack:                  11.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P7       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X5Y54.B4       net (fanout=7)        1.053   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[7]
    SLICE_X5Y54.B        Tilo                  0.259   io_seg_2_OBUF
                                                       M_p2_tens_d<0>111
    SLICE_X7Y54.C2       net (fanout=1)        0.939   M_p2_tens_d<0>11
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (5.628ns logic, 2.706ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack:                  11.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.D1       net (fanout=5)        0.675   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (5.604ns logic, 2.685ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  11.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P7       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A3       net (fanout=7)        1.002   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[7]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (5.839ns logic, 2.446ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack:                  11.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.269ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y53.A2       net (fanout=6)        1.338   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X6Y53.A        Tilo                  0.235   M_p2_tens_d[4]
                                                       M_p2_tens_d<4>1
    SLICE_X7Y54.A2       net (fanout=3)        0.732   M_p2_tens_d[4]
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.269ns (5.604ns logic, 2.665ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack:                  11.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X7Y53.A1       net (fanout=6)        1.369   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X7Y53.A        Tilo                  0.259   M_p2_tens_d[6]
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o171
    SLICE_X7Y54.C3       net (fanout=3)        0.556   a[7]_a[9]_MUX_2023_o
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.267ns (5.628ns logic, 2.639ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack:                  11.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y53.A1       net (fanout=7)        1.232   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y53.A        Tilo                  0.235   M_p2_tens_d[4]
                                                       M_p2_tens_d<4>1
    SLICE_X7Y54.D2       net (fanout=3)        0.842   M_p2_tens_d[4]
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (5.604ns logic, 2.635ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack:                  11.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P5       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A4       net (fanout=7)        0.952   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[5]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.235ns (5.839ns logic, 2.396ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack:                  11.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P7       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A3       net (fanout=7)        1.002   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[7]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.B1       net (fanout=5)        0.534   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1_SW2
    SLICE_X7Y54.A5       net (fanout=1)        0.230   N8
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (5.863ns logic, 2.361ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack:                  11.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.217ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P5       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X5Y54.B5       net (fanout=7)        0.936   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[5]
    SLICE_X5Y54.B        Tilo                  0.259   io_seg_2_OBUF
                                                       M_p2_tens_d<0>111
    SLICE_X7Y54.C2       net (fanout=1)        0.939   M_p2_tens_d<0>11
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.217ns (5.628ns logic, 2.589ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack:                  11.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X7Y53.A1       net (fanout=6)        1.369   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X7Y53.A        Tilo                  0.259   M_p2_tens_d[6]
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o171
    SLICE_X7Y54.D6       net (fanout=3)        0.620   a[7]_a[9]_MUX_2023_o
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (5.628ns logic, 2.550ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack:                  11.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P5       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A4       net (fanout=7)        0.952   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[5]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.B1       net (fanout=5)        0.534   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1_SW2
    SLICE_X7Y54.A5       net (fanout=1)        0.230   N8
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (5.863ns logic, 2.311ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack:                  11.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y53.A1       net (fanout=7)        1.232   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y53.A        Tilo                  0.235   M_p2_tens_d[4]
                                                       M_p2_tens_d<4>1
    SLICE_X7Y54.A2       net (fanout=3)        0.732   M_p2_tens_d[4]
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (5.604ns logic, 2.559ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  11.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X7Y53.A2       net (fanout=7)        1.242   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X7Y53.A        Tilo                  0.259   M_p2_tens_d[6]
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o171
    SLICE_X7Y54.C3       net (fanout=3)        0.556   a[7]_a[9]_MUX_2023_o
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.140ns (5.628ns logic, 2.512ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack:                  11.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P7       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A3       net (fanout=7)        1.002   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[7]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.B6       net (fanout=5)        0.156   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.B        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW0
    SLICE_X7Y54.A1       net (fanout=1)        0.539   N6
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.131ns (5.839ns logic, 2.292ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  11.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A5       net (fanout=6)        0.842   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.125ns (5.839ns logic, 2.286ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack:                  11.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.C5       net (fanout=5)        0.345   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.C        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<1>11
    DSP48_X0Y13.B1       net (fanout=1)        0.714   M_p2_tens_d[1]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.112ns (5.604ns logic, 2.508ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack:                  11.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P9       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A6       net (fanout=7)        0.820   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[9]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.103ns (5.839ns logic, 2.264ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  11.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P9       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y53.A3       net (fanout=7)        1.076   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[9]
    SLICE_X6Y53.A        Tilo                  0.235   M_p2_tens_d[4]
                                                       M_p2_tens_d<4>1
    SLICE_X7Y54.D2       net (fanout=3)        0.842   M_p2_tens_d[4]
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (5.604ns logic, 2.479ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack:                  11.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P5       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A4       net (fanout=7)        0.952   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[5]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.B6       net (fanout=5)        0.156   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.B        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW0
    SLICE_X7Y54.A1       net (fanout=1)        0.539   N6
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.081ns (5.839ns logic, 2.242ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack:                  11.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          M_p2_tens_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to M_p2_tens_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A1       net (fanout=7)        1.449   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X6Y54.C1       net (fanout=5)        0.551   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X6Y54.C        Tilo                  0.235   N7
                                                       M_p2_tens_d<0>1_SW1
    SLICE_X7Y54.A4       net (fanout=1)        0.298   N7
    SLICE_X7Y54.CLK      Tas                   0.373   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
                                                       M_p2_tens_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.079ns (5.781ns logic, 2.298ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  11.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P6       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X6Y54.A5       net (fanout=6)        0.842   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[6]
    SLICE_X6Y54.A        Tilo                  0.235   N7
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o161
    SLICE_X7Y54.B1       net (fanout=5)        0.534   Madd_a[9]_GND_28_o_add_15_OUT[9:0]_Madd_lut[6]
    SLICE_X7Y54.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1_SW2
    SLICE_X7Y54.A5       net (fanout=1)        0.230   N8
    SLICE_X7Y54.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<0>1
    DSP48_X0Y13.B0       net (fanout=1)        0.595   M_p2_tens_d[0]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.064ns (5.863ns logic, 2.201ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          Maddsub_n0184 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.635 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to Maddsub_n0184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   M_ctr_value[1]
                                                       ctr/M_ctr_q_23
    SLICE_X11Y51.C1      net (fanout=6)        0.723   M_ctr_value[1]
    SLICE_X11Y51.C       Tilo                  0.259   M_ctr_value[1]
                                                       ctr/M_ctr_q[37]_GND_18_o_equal_2_o<37>1_SW0
    SLICE_X11Y53.C6      net (fanout=1)        1.225   ctr/N0
    SLICE_X11Y53.C       Tilo                  0.259   M_ctr_value[6]
                                                       ctr/M_ctr_q[37]_GND_18_o_equal_2_o<37>1
    SLICE_X14Y53.A4      net (fanout=32)       0.834   M_state_q_FSM_FFd1-In2
    SLICE_X14Y53.COUT    Topcya                0.472   score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_cy[3]
                                                       score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_lut<0>1
                                                       score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_cy<3>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_cy[3]
    SLICE_X14Y54.BMUX    Tcinb                 0.277   score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_cy[7]
                                                       score/alu/adder/Msub_a[15]_b[15]_sub_3_OUT_cy<7>
    SLICE_X15Y54.C6      net (fanout=1)        1.046   score/alu/adder/a[15]_b[15]_sub_3_OUT[5]
    SLICE_X15Y54.C       Tilo                  0.259   score/alu/adder/Mmux_z11
                                                       score/alu/adder/Mmux_z11
    SLICE_X15Y54.A2      net (fanout=1)        0.542   score/alu/adder/Mmux_z1
    SLICE_X15Y54.A       Tilo                  0.259   score/alu/adder/Mmux_z11
                                                       score/alu/adder/Mmux_z14
    DSP48_X0Y11.C0       net (fanout=2)        1.290   M_alu_z
    DSP48_X0Y11.CLK      Tdspdck_C_CREG        0.121   Maddsub_n0184
                                                       Maddsub_n0184
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (2.336ns logic, 5.663ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0187 (DSP)
  Destination:          Maddsub_n0189 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0187 to Maddsub_n0189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.P8       Tdspcko_P_B0REG       4.938   Maddsub_n0187
                                                       Maddsub_n0187
    SLICE_X7Y53.A2       net (fanout=7)        1.242   M_score_scr2[9]_M_p2_hundreds_q[9]_sub_12_OUT[8]
    SLICE_X7Y53.A        Tilo                  0.259   M_p2_tens_d[6]
                                                       M_score_scr2[9]_PWR_1_o_div_12/Mmux_a[0]_a[9]_MUX_2030_o171
    SLICE_X7Y54.D6       net (fanout=3)        0.620   a[7]_a[9]_MUX_2023_o
    SLICE_X7Y54.D        Tilo                  0.259   M_p2_tens_q[2]
                                                       M_p2_tens_d<2>11
    DSP48_X0Y13.B2       net (fanout=1)        0.561   M_p2_tens_d[2]
    DSP48_X0Y13.CLK      Tdspdck_B_B0REG       0.172   Maddsub_n0189
                                                       Maddsub_n0189
    -------------------------------------------------  ---------------------------
    Total                                      8.051ns (5.628ns logic, 2.423ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.782ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.218ns (191.644MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_n0186/CLK
  Logical resource: Maddsub_n0186/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.075ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.925ns (254.777MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_n0189/CLK
  Logical resource: Maddsub_n0189/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: bb1_IBUF/CLK0
  Logical resource: bb1_e/M_last_q/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: bb2_IBUF/CLK0
  Logical resource: bb2_e/M_last_q/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: by1_IBUF/CLK0
  Logical resource: by1_e/M_last_q/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: by2_IBUF/CLK0
  Logical resource: by2_e/M_last_q/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[20]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[20]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[20]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[20]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_26/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_25/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_28/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_27/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_2/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_29/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_31/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[30]/CLK
  Logical resource: pn_gen/M_y_q_30/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_w_q_26/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_z_q_26/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_w_q_27/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_z_q_27/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_w_q_28/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_z_q_28/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_w_q_29/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[29]/CLK
  Logical resource: pn_gen/M_z_q_29/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[23]/CLK
  Logical resource: pn_gen/M_y_q_7/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[23]/CLK
  Logical resource: pn_gen/M_y_q_17/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[23]/CLK
  Logical resource: pn_gen/M_y_q_19/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.786|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3536 paths, 0 nets, and 924 connections

Design statistics:
   Minimum period:   8.786ns{1}   (Maximum frequency: 113.817MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 01 19:31:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



