///////////////////////////////////////////////////////////////////////////////
/// @file Ms_reg.h
/// @brief Head file for scaler IC registers definition.
/// @author MStarSemi Inc.
///
/// Define the registers name and bits name.
///
/// Features
///  -
///  -
///  -
///  -
///  -
///////////////////////////////////////////////////////////////////////////////
#include "board.h"
#ifndef _MS_REG_H
#define _MS_REG_H


#ifndef REG_TABLE_END
#define REG_TABLE_END            0xFFFF
#endif
// SUB BANK
#define SUB_0                   0x80000000
#define SUB_1                   0x81000000
#define SUB_2                   0x82000000
#define SUB_3                   0x83000000
////////////////////////////////
///////// BANK LOCATION ////////
////////////////////////////////
#define BANK_PM                 0x00000300
#define BANK_PAD_TOP            0x00000400
#define BANK_PWM                0x00000500
#define BANK_FSP               0x00000900
#define BANK_QSPI               0x00000A00
#define BANK_MCU                0x00001000
#define BANK_PM_AUX             0x00001100
#define BANK_PM_AUX1             0x00001200
#define BANK_PM_AUX2             0x00001300
#define BANK_PM_AUX3             0x00001400
#define BANK_PM_AUX4             0x00001500
#define BANK_PM_AUX5             0x00001600

#define BANK_COMBO_PM           0x00001700
#define BANK_PMADC_ATOP         0x00002500
#define BANK_IRQ                0x00002B00
#define BANK_CACHE              0x00002B00
#define BANK_XDMIU              0x00002B00
#define BANK_WDT                0x00002C00
#define BANK_SAR                0x00003A00
#define BANK_PIU_MISC_0         0x00003C00
#define BANK_IR                 0x00003D00
#define BANK_DDC1               0x00003E00
#define BANK_DDC2               0x00003F00
#define BANK_intr_cpuint        0x00100500

#define BANK_BDMA               0x00100900
#define BANK_HK_R2              0x00100F00
#define BANK_MIU                0x00101200
#define BANK_SEMAPH             0x00101800
#define BANK_INTR_CTRL          0x00101900
#define BANK_OSD2               0x00101D00
#define BANK_CHIP_TOP           0x00101E00
#define REG_ADC_ATOP_BANK       0x00102500
#define REG_ADC_DTOP_BANK       0x00102600
#define REG_ADC_DTOPB_BANK      0x00102700
#define BANK_SC_M_L0            0x00102F00
#define BANK_MAILBOX            0x00103300
#define BANK_TOP_MISC           0x00103A00
#define BANK_DISP_PWM           0x00103D00
#define REG_ADC_DTOPB_BASE      REG_ADC_DTOPB_BANK     // ADC DTOPB
#define BANK_COMBO_PHY          0x00112000
#define BANK_COMBO_PHY1          0x00112100
#define BANK_COMBO_PHY2          0x00112200
#define BANK_COMBO_PHY3          0x00112300
#define BANK_COMBO_PHY4          0x00112400
#define BANK_COMBO_PHY5          0x00112500

#define BANK_EDP_AUX            0x00112600
#define BANK_LEONA_HYDAN2_TOP_2C        0x00112C00
#define BANK_MOD                0x00140600
#define BANK_MOD2               0x00140700
// BANK_PM
#define REG_000360  (BANK_PM+0x60)
#define REG_000362  (BANK_PM+0x62)
#define REG_000364  (BANK_PM+0x64)
#define REG_000380  (BANK_PM+0x80)
#define REG_000381  (BANK_PM+0x81)
#define REG_000382  (BANK_PM+0x82)
#define REG_000383  (BANK_PM+0x83)
#define REG_000384  (BANK_PM+0x84)
#define REG_000385  (BANK_PM+0x85)
#define REG_000386  (BANK_PM+0x86)
#define REG_000387  (BANK_PM+0x87)
#define REG_000388  (BANK_PM+0x88)
#define REG_00038A  (BANK_PM+0x8A)
#define REG_00038B  (BANK_PM+0x8B)
#define REG_00038E  (BANK_PM+0x8E)
#define REG_00038F  (BANK_PM+0x8F)
#define REG_000390  (BANK_PM+0x90)
#define REG_000391  (BANK_PM+0x91)
#define REG_000393  (BANK_PM+0x93)
#define REG_000394  (BANK_PM+0x94)
#define REG_000395  (BANK_PM+0x95)
#define REG_000396  (BANK_PM+0x96)
#define REG_000397  (BANK_PM+0x97)
#define REG_000398  (BANK_PM+0x98)
#define REG_00039A  (BANK_PM+0x9A)
#define REG_00039D  (BANK_PM+0x9D)
#define REG_00039E  (BANK_PM+0x9E)
#define REG_00039F  (BANK_PM+0x9F)
#define REG_0003A0  (BANK_PM+0xA0)
#define REG_0003A1  (BANK_PM+0xA1)
#define REG_0003A2  (BANK_PM+0xA2)
#define REG_0003A3  (BANK_PM+0xA3)
#define REG_0003A4  (BANK_PM+0xA4)
#define REG_0003A6  (BANK_PM+0xA6)
#define REG_0003A8  (BANK_PM+0xA8)
#define REG_0003AA  (BANK_PM+0xAA)
#define REG_0003AD  (BANK_PM+0xAD)
#define REG_0003B8  (BANK_PM+0xB8)
#define REG_0003BB  (BANK_PM+0xBB)
#define REG_0003BC  (BANK_PM+0xBC)
#define REG_0003BE  (BANK_PM+0xBE)
#define REG_0003BF  (BANK_PM+0xBF)
#define REG_0003C0  (BANK_PM+0xC0)
#define REG_0003C2  (BANK_PM+0xC2)
#define REG_0003C4  (BANK_PM+0xC4)
#define REG_0003C6  (BANK_PM+0xC6)
#define REG_0003E9  (BANK_PM+0xE9)
#define REG_0003EE  (BANK_PM+0xEE)
#define REG_0003FC  (BANK_PM+0xFC)
#define REG_0003FE  (BANK_PM+0xFE)
#define REG_0003FF  (BANK_PM+0xFF)

// BANK_PAD_TOP
#define REG_000405  (BANK_PAD_TOP+0x05)
#define REG_000406  (BANK_PAD_TOP+0x06)
#define REG_000407  (BANK_PAD_TOP+0x07)
#define REG_000408  (BANK_PAD_TOP+0x08)
#define REG_000410  (BANK_PAD_TOP+0x10)
#define REG_000411  (BANK_PAD_TOP+0x11)
#define REG_000412  (BANK_PAD_TOP+0x12)
#define REG_000414  (BANK_PAD_TOP+0x14)
#define REG_000415  (BANK_PAD_TOP+0x15)
#define REG_000416  (BANK_PAD_TOP+0x16)
#define REG_000417  (BANK_PAD_TOP+0x17)
#define REG_000418  (BANK_PAD_TOP+0x18)
#define REG_000420  (BANK_PAD_TOP+0x20)
#define REG_000422  (BANK_PAD_TOP+0x22)
#define REG_000424  (BANK_PAD_TOP+0x24)
#define REG_000426  (BANK_PAD_TOP+0x26)
#define REG_000428  (BANK_PAD_TOP+0x28)
#define REG_00042A  (BANK_PAD_TOP+0x2A)
#define REG_00042C  (BANK_PAD_TOP+0x2C)
#define REG_00042E  (BANK_PAD_TOP+0x2E)
#define REG_000432  (BANK_PAD_TOP+0x32)
#define REG_000434  (BANK_PAD_TOP+0x34)
#define REG_000436  (BANK_PAD_TOP+0x36)
#define REG_000438  (BANK_PAD_TOP+0x38)
#define REG_00043A  (BANK_PAD_TOP+0x3A)
#define REG_00043B  (BANK_PAD_TOP+0x3B)
#define REG_00043C  (BANK_PAD_TOP+0x3C)
#define REG_00043D  (BANK_PAD_TOP+0x3D)
#define REG_00043E  (BANK_PAD_TOP+0x3E)
#define REG_00043F  (BANK_PAD_TOP+0x3F)

#define REG_000440  (BANK_PAD_TOP+0x40)
#define REG_000441  (BANK_PAD_TOP+0x41)
#define REG_000442  (BANK_PAD_TOP+0x42)
#define REG_000443  (BANK_PAD_TOP+0x43)
#define REG_000444  (BANK_PAD_TOP+0x44)
#define REG_000445  (BANK_PAD_TOP+0x45)
#define REG_000446  (BANK_PAD_TOP+0x46)
#define REG_000447  (BANK_PAD_TOP+0x47)
#define REG_000448  (BANK_PAD_TOP+0x48)
#define REG_000449  (BANK_PAD_TOP+0x49)
#define REG_00044A  (BANK_PAD_TOP+0x4A)
#define REG_00044B  (BANK_PAD_TOP+0x4B)
#define REG_00044C  (BANK_PAD_TOP+0x4C)
#define REG_00044D  (BANK_PAD_TOP+0x4D)
#define REG_00044E  (BANK_PAD_TOP+0x4E)
#define REG_00044F  (BANK_PAD_TOP+0x4F)

#define REG_000454  (BANK_PAD_TOP+0x54)
#define REG_000455  (BANK_PAD_TOP+0x55)
#define REG_000458  (BANK_PAD_TOP+0x58)
#define REG_000459  (BANK_PAD_TOP+0x59)
#define REG_00045A  (BANK_PAD_TOP+0x5A)
#define REG_00045B  (BANK_PAD_TOP+0x5B)
#define REG_00045C  (BANK_PAD_TOP+0x5C)
#define REG_00045D  (BANK_PAD_TOP+0x5D)
#define REG_00045E  (BANK_PAD_TOP+0x5E)
#define REG_00045F  (BANK_PAD_TOP+0x5F)
#define REG_000460  (BANK_PAD_TOP+0x60)
#define REG_000468  (BANK_PAD_TOP+0x68)
#define REG_000480  (BANK_PAD_TOP+0x80)
#define REG_000481  (BANK_PAD_TOP+0x81)
#define REG_000482  (BANK_PAD_TOP+0x82)
#define REG_000483  (BANK_PAD_TOP+0x83)
#define REG_000484  (BANK_PAD_TOP+0x84)
#define REG_000485  (BANK_PAD_TOP+0x85)
#define REG_000486  (BANK_PAD_TOP+0x86)
#define REG_000487  (BANK_PAD_TOP+0x87)
#define REG_000488  (BANK_PAD_TOP+0x88)
#define REG_000489  (BANK_PAD_TOP+0x89)
#define REG_00048A  (BANK_PAD_TOP+0x8A)
#define REG_00048B  (BANK_PAD_TOP+0x8B)
#define REG_00048C  (BANK_PAD_TOP+0x8C)
#define REG_00048D  (BANK_PAD_TOP+0x8D)
#define REG_00048E  (BANK_PAD_TOP+0x8E)
#define REG_00048F  (BANK_PAD_TOP+0x8F)
#define REG_000490  (BANK_PAD_TOP+0x90)
#define REG_000491  (BANK_PAD_TOP+0x91)
#define REG_000492  (BANK_PAD_TOP+0x92)
#define REG_000493  (BANK_PAD_TOP+0x93)
#define REG_000494  (BANK_PAD_TOP+0x94)
#define REG_000495  (BANK_PAD_TOP+0x95)
#define REG_000496  (BANK_PAD_TOP+0x96)
#define REG_000497  (BANK_PAD_TOP+0x97)

// BANK_PWM
#define REG_000580  (BANK_PWM+0x80)
#define REG_000581  (BANK_PWM+0x81)
#define REG_000582  (BANK_PWM+0x82)
#define REG_000583  (BANK_PWM+0x83)
#define REG_000590  (BANK_PWM+0x90)
#define REG_00059C  (BANK_PWM+0x9C)
#define REG_00059D  (BANK_PWM+0x9D)
#define REG_0005AA  (BANK_PWM+0xAA)

#define REG_000600  (0x000600+0x00)
#define REG_000601  (0x000600+0x01)
#define REG_000602  (0x000600+0x02)
#define REG_000603  (0x000600+0x03)
#define REG_000604  (0x000600+0x04)
#define REG_000605  (0x000600+0x05)
#define REG_000606  (0x000600+0x06)
#define REG_000607  (0x000600+0x07)
#define REG_000608  (0x000600+0x08)
#define REG_000609  (0x000600+0x09)
#define REG_00060A  (0x000600+0x0A)
#define REG_00060B  (0x000600+0x0B)
#define REG_00060C  (0x000600+0x0C)
#define REG_00060D  (0x000600+0x0D)
#define REG_00060E  (0x000600+0x0E)
#define REG_00060F  (0x000600+0x0F)
#define REG_000610  (0x000600+0x10)
#define REG_000611  (0x000600+0x11)
#define REG_000612  (0x000600+0x12)
#define REG_000613  (0x000600+0x13)
#define REG_000614  (0x000600+0x14)
#define REG_000615  (0x000600+0x15)
#define REG_000616  (0x000600+0x16)
#define REG_000617  (0x000600+0x17)
#define REG_000618  (0x000600+0x18)
#define REG_000619  (0x000600+0x19)
#define REG_00061A  (0x000600+0x1A)
#define REG_00061B  (0x000600+0x1B)
#define REG_00061C  (0x000600+0x1C)
#define REG_00061D  (0x000600+0x1D)
#define REG_00061E  (0x000600+0x1E)
#define REG_00061F  (0x000600+0x1F)
#define REG_000620  (0x000600+0x20)
#define REG_000621  (0x000600+0x21)
#define REG_000622  (0x000600+0x22)
#define REG_000623  (0x000600+0x23)
#define REG_000624  (0x000600+0x24)
#define REG_000625  (0x000600+0x25)
#define REG_000626  (0x000600+0x26)
#define REG_000627  (0x000600+0x27)
#define REG_000628  (0x000600+0x28)
#define REG_000629  (0x000600+0x29)
#define REG_00062A  (0x000600+0x2A)
#define REG_00062B  (0x000600+0x2B)
#define REG_00062C  (0x000600+0x2C)
#define REG_00062D  (0x000600+0x2D)
#define REG_00062E  (0x000600+0x2E)
#define REG_00062F  (0x000600+0x2F)




// BANK_FSP
#define REG_0009C0  (BANK_FSP+0xC0)
#define REG_0009C2  (BANK_FSP+0xC2)
#define REG_0009C4  (BANK_FSP+0xC4)
#define REG_0009D4  (BANK_FSP+0xD4)
#define REG_0009D6  (BANK_FSP+0xD6)
#define REG_0009D8  (BANK_FSP+0xD8)
#define REG_0009DA  (BANK_FSP+0xDA)
#define REG_0009DC  (BANK_FSP+0xDC)
#define REG_0009DE  (BANK_FSP+0xDE)

// BANK_QSPI
#define REG_000AE0  (BANK_QSPI+0xE0)
#define REG_000AE4  (BANK_QSPI+0xE4)

#define REG_000B00     (0x000B00+0x00)

// BANK_MCU
#define REG_00100C  (BANK_MCU+0x0C)
#define REG_00100D  (BANK_MCU+0x0D)
#define REG_001010  (BANK_MCU+0x10)
#define REG_001012  (BANK_MCU+0x12)
#define REG_001014  (BANK_MCU+0x14)
#define REG_001016  (BANK_MCU+0x16)
#define REG_001018  (BANK_MCU+0x18)
#define REG_001042  (BANK_MCU+0x42)
#define REG_001046  (BANK_MCU+0x46)
#define REG_00104E  (BANK_MCU+0x4E)
#define REG_001050  (BANK_MCU+0x50)
#define REG_00105A  (BANK_MCU+0x5A)
#define REG_00105C  (BANK_MCU+0x5C)
#define REG_0010AB  (BANK_MCU+0xAB)
#define REG_0010C1  (BANK_MCU+0xC1)
#define REG_0010E0  (BANK_MCU+0xE0)
#define REG_0010E1  (BANK_MCU+0xE1)
#define REG_0010E2  (BANK_MCU+0xE2)
#define REG_0010E4  (BANK_MCU+0xE4)
#define REG_0010E6  (BANK_MCU+0xE6)
#define REG_0010F4  (BANK_MCU+0xF4)
#define REG_0010F6  (BANK_MCU+0xF6)
#define REG_0010F7  (BANK_MCU+0xF7)
#define REG_0010F8  (BANK_MCU+0xF8)
#define REG_0010F9  (BANK_MCU+0xF9)
//BANK_PM_AUX
#define REG_00117D  (BANK_PM_AUX+0x7D)
#define REG_001191  (BANK_PM_AUX+0x91)
#define REG_0011A8  (BANK_PM_AUX+0xA8)
#define REG_0011A9  (BANK_PM_AUX+0xA9)


#define REG_0011AE  (BANK_PM_AUX+0xAE)
#define REG_0011C2  (BANK_PM_AUX+0xC2)
#define REG_0011C3  (BANK_PM_AUX+0xC3)
#define REG_0011E0  (BANK_PM_AUX+0xE0)
#define REG_0011E1  (BANK_PM_AUX+0xE1)
#define REG_0011E2  (BANK_PM_AUX+0xE2)
#define REG_0011E3  (BANK_PM_AUX+0xE3)
#define REG_0011E4  (BANK_PM_AUX+0xE4)
#define REG_0011E5  (BANK_PM_AUX+0xE5)
#define REG_0011E6  (BANK_PM_AUX+0xE6)
#define REG_0011FC  (BANK_PM_AUX+0xFC)

#define REG_001204  (BANK_PM_AUX1+0x04)

#define REG_00127D  (BANK_PM_AUX1+0x7D)
#define REG_001291  (BANK_PM_AUX1+0x91)
#define REG_0012E0  (BANK_PM_AUX1+0xE0)
#define REG_0013E0  (BANK_PM_AUX2+0xE0)
#define REG_0014E0  (BANK_PM_AUX3+0xE0)
#define REG_0015E0  (BANK_PM_AUX4+0xE0)
#define REG_0016E0  (BANK_PM_AUX5+0xE0)

#define REG_0012E3  (BANK_PM_AUX1+0xE3)
#define REG_0013E3  (BANK_PM_AUX2+0xE3)
#define REG_0014E3  (BANK_PM_AUX3+0xE3)
#define REG_0015E3  (BANK_PM_AUX4+0xE3)
#define REG_0016E3  (BANK_PM_AUX5+0xE3)


//BANK_COMBO_PM
#define REG_001707  (BANK_COMBO_PM+0x07)
#define REG_00170A  (BANK_COMBO_PM+0x0A)
#define REG_001720  (BANK_COMBO_PM+0x20)
#define REG_001722  (BANK_COMBO_PM+0x22)
#define REG_001724  (BANK_COMBO_PM+0x24)
#define REG_001725  (BANK_COMBO_PM+0x25)
#define REG_001726  (BANK_COMBO_PM+0x26)
#define REG_001727  (BANK_COMBO_PM+0x27)
#define REG_001728  (BANK_COMBO_PM+0x28)
#define REG_001780  (BANK_COMBO_PM+0x80)
#define REG_001781  (BANK_COMBO_PM+0x81)
#define REG_0017A0  (BANK_COMBO_PM+0xA0)
#define REG_0017A2  (BANK_COMBO_PM+0xA2)
#define REG_0017A3  (BANK_COMBO_PM+0xA3)
#define REG_0017A4  (BANK_COMBO_PM+0xA4)
#define REG_0017A5  (BANK_COMBO_PM+0xA5)
#define REG_0017A6  (BANK_COMBO_PM+0xA6)
#define REG_0017A7  (BANK_COMBO_PM+0xA7)
#define REG_0017A8  (BANK_COMBO_PM+0xA8)
#define REG_0017AA  (BANK_COMBO_PM+0xAA)
#define REG_0017B0  (BANK_COMBO_PM+0xB0)
#define REG_0017C4  (BANK_COMBO_PM+0xC4)
#define REG_0017C5  (BANK_COMBO_PM+0xC5)
#define REG_0017C9  (BANK_COMBO_PM+0xC9)
#define REG_0017CD  (BANK_COMBO_PM+0xCD)
#define REG_0017CF  (BANK_COMBO_PM+0xCF)
#define REG_0017E0  (BANK_COMBO_PM+0xE0)
#define REG_0017E1  (BANK_COMBO_PM+0xE1)
#define REG_0017E2  (BANK_COMBO_PM+0xE2)

//pm_dp_rx_phy
#define REG_001900  (0x00001900+0x00)
#define REG_001901  (0x00001900+0x01)
#define REG_001921  (0x00001900+0x21)
#define REG_001923  (0x00001900+0x23)

// BANK_PMADC_ATOP
#define REG_002508  (BANK_PMADC_ATOP+0x08)
#define REG_002509  (BANK_PMADC_ATOP+0x09)
#define REG_002560  (BANK_PMADC_ATOP+0x60)
#define REG_0025B4  (BANK_PMADC_ATOP+0xB4)
#define REG_0025F0  (BANK_PMADC_ATOP+0xF0)
#define REG_0025F1  (BANK_PMADC_ATOP+0xF1)
#define REG_0025F2  (BANK_PMADC_ATOP+0xF2)
#define REG_0025F3  (BANK_PMADC_ATOP+0xF3)
#define REG_0025F4  (BANK_PMADC_ATOP+0xF4)

// BANK_IRQ
#define REG_002B00  (BANK_IRQ+0x00)
#define REG_002B04  (BANK_IRQ+0x04)
#define REG_002B08  (BANK_IRQ+0x08)
#define REG_002B10  (BANK_IRQ+0x10)
#define REG_002B1A  (BANK_IRQ+0x1A)
#define REG_002B18  (BANK_IRQ+0x18)
#define REG_002B28  (BANK_IRQ+0x28)
#define REG_002B29  (BANK_IRQ+0x29)
#define REG_002B38  (BANK_IRQ+0x38)

// BANK_CACHE
#define REG_002B80  (BANK_CACHE+0x80)
#define REG_002BA0  (BANK_CACHE+0xA0)

// BANK_XDMIU
#define REG_002BC0  (BANK_XDMIU+0xC0)
#define REG_002BC1  (BANK_XDMIU+0xC1)
#define REG_002BC2  (BANK_XDMIU+0xC2)
#define REG_002BC3  (BANK_XDMIU+0xC3)
#define REG_002BC4  (BANK_XDMIU+0xC4)
#define REG_002BC5  (BANK_XDMIU+0xC5)
#define REG_002BC6  (BANK_XDMIU+0xC6)
#define REG_002BC7  (BANK_XDMIU+0xC7)
#define REG_002BC8  (BANK_XDMIU+0xC8)
#define REG_002BC9  (BANK_XDMIU+0xC9)
#define REG_002BCA  (BANK_XDMIU+0xCA)
#define REG_002BCB  (BANK_XDMIU+0xCB)
#define REG_002BCC  (BANK_XDMIU+0xCC)
#define REG_002BCD  (BANK_XDMIU+0xCD)
#define REG_002BCE  (BANK_XDMIU+0xCE)
#define REG_002BCF  (BANK_XDMIU+0xCF)

// BANK_WDT
#define REG_002C00  (BANK_WDT+0x00)
#define REG_002C01  (BANK_WDT+0x01)
#define REG_002C04  (BANK_WDT+0x04)
#define REG_002C05  (BANK_WDT+0x05)
#define REG_002C06  (BANK_WDT+0x06)
#define REG_002C07  (BANK_WDT+0x07)
#define REG_002C08  (BANK_WDT+0x08)
#define REG_002C09  (BANK_WDT+0x09)
#define REG_002C0A  (BANK_WDT+0x0A)
#define REG_002C0B  (BANK_WDT+0x0B)

#define REG_002C20  (BANK_WDT+0x20)
#define REG_002C22  (BANK_WDT+0x22)
#define REG_002C24  (BANK_WDT+0x24)
#define REG_002C25  (BANK_WDT+0x25)
#define REG_002C26  (BANK_WDT+0x26)
#define REG_002C27  (BANK_WDT+0x27)
//BANK_MHL_CBUS
#define REG_002F00  (0x00002F00+0x00)
#define REG_002F01  (0x00002F00+0x01)
#define REG_002F29  (0x00002F00+0x29)
#define REG_002F2E  (0x00002F00+0x2E)
#define REG_002F30  (0x00002F00+0x30)
#define REG_002F39  (0x00002F00+0x39)
#define REG_002F40  (0x00002F00+0x40)
#define REG_002F43  (0x00002F00+0x43)

#define REG_003100  (0x00003100+0x00)
#define REG_003101  (0x00003100+0x01)
#define REG_003129  (0x00003100+0x29)
#define REG_00312E  (0x00003100+0x2E)
#define REG_003130  (0x00003100+0x30)
#define REG_003139  (0x00003100+0x39)
#define REG_003140  (0x00003100+0x40)
#define REG_003143  (0x00003100+0x43)

#define REG_003300  (0x00003300+0x00)
#define REG_003301  (0x00003300+0x01)
#define REG_003329  (0x00003300+0x29)
#define REG_00332E  (0x00003300+0x2E)
#define REG_003330  (0x00003300+0x30)
#define REG_003339  (0x00003300+0x39)
#define REG_003340  (0x00003300+0x40)
#define REG_003343  (0x00003300+0x43)
#define REG_003395  (0x00003300+0x95)
#define REG_003396  (0x00003300+0x96)
#define REG_003397  (0x00003300+0x97)
#define REG_003398  (0x00003300+0x98)
#define REG_00339A  (0x00003300+0x9A)
#define REG_0033AB  (0x00003300+0xAB)
#define REG_0033AC  (0x00003300+0xAC)
#define REG_0033B0  (0x00003300+0xB0)

#define REG_003500  (0x00003500+0x00)
#define REG_003501  (0x00003500+0x01)
#define REG_003529  (0x00003500+0x29)
#define REG_00352E  (0x00003500+0x2E)
#define REG_003530  (0x00003500+0x30)
#define REG_003539  (0x00003500+0x39)
#define REG_003540  (0x00003500+0x40)
#define REG_003543  (0x00003500+0x43)
#define REG_003595  (0x00003500+0x95)
#define REG_003596  (0x00003500+0x96)
#define REG_003597  (0x00003500+0x97)
#define REG_003598  (0x00003500+0x98)
#define REG_00359A  (0x00003500+0x9A)
#define REG_0035AB  (0x00003500+0xAB)
#define REG_0035AC  (0x00003500+0xAC)
#define REG_0035B0  (0x00003500+0xB0)

#define REG_003700  (0x00003700+0x00)
#define REG_003701  (0x00003700+0x01)
#define REG_003729  (0x00003700+0x29)
#define REG_00372E  (0x00003700+0x2E)
#define REG_003730  (0x00003700+0x30)
#define REG_003739  (0x00003700+0x39)
#define REG_003740  (0x00003700+0x40)
#define REG_003743  (0x00003700+0x43)

#define REG_003900  (0x00003900+0x00)
#define REG_003901  (0x00003900+0x01)
#define REG_003929  (0x00003900+0x29)
#define REG_00392E  (0x00003900+0x2E)
#define REG_003930  (0x00003900+0x30)
#define REG_003939  (0x00003900+0x39)
#define REG_003940  (0x00003900+0x40)
#define REG_003943  (0x00003900+0x43)

// BANK_SAR
#define REG_003A20  (BANK_SAR+0x20)
#define REG_003A21  (BANK_SAR+0x21)
#define REG_003A22  (BANK_SAR+0x22)
#define REG_003A23  (BANK_SAR+0x23)
#define REG_003A24  (BANK_SAR+0x24)
#define REG_003A26  (BANK_SAR+0x26)
#define REG_003A27  (BANK_SAR+0x27)
#define REG_003A28  (BANK_SAR+0x28)
#define REG_003A29  (BANK_SAR+0x29)
#define REG_003A2A  (BANK_SAR+0x2A)
#define REG_003A2B  (BANK_SAR+0x2B)
#define REG_003A2C  (BANK_SAR+0x2C)
#define REG_003A2D  (BANK_SAR+0x2D)
#define REG_003A60  (BANK_SAR+0x60)
#define REG_003A62  (BANK_SAR+0x62)
#define REG_003A64  (BANK_SAR+0x64)
#define REG_003A66  (BANK_SAR+0x66)
#define REG_003A68  (BANK_SAR+0x68)
#define REG_003A69  (BANK_SAR+0x69)

// BANK_PIU_MISC_0
#define REG_003C24  (BANK_PIU_MISC_0+0x24)
#define REG_003C25  (BANK_PIU_MISC_0+0x25)
#define REG_003C26  (BANK_PIU_MISC_0+0x26)
#define REG_003C80  (BANK_PIU_MISC_0+0x80)
#define REG_003C81  (BANK_PIU_MISC_0+0x81)
#define REG_003C82  (BANK_PIU_MISC_0+0x82)
#define REG_003C83  (BANK_PIU_MISC_0+0x83)
#define REG_003C89  (BANK_PIU_MISC_0+0x89)

//BANK_IR
//PM BANK [3Dh]
#define REG_003D00      (BANK_IR+0x00)
#define REG_003D01      (BANK_IR+0x01)
#define REG_003D02      (BANK_IR+0x02)
#define REG_003D03      (BANK_IR+0x03)
#define REG_003D04      (BANK_IR+0x04)
#define REG_003D05      (BANK_IR+0x05)
#define REG_003D06      (BANK_IR+0x06)
#define REG_003D07      (BANK_IR+0x07)
#define REG_003D08      (BANK_IR+0x08)
#define REG_003D09      (BANK_IR+0x09)
#define REG_003D0A      (BANK_IR+0x0A)
#define REG_003D0B      (BANK_IR+0x0B)
#define REG_003D0C      (BANK_IR+0x0C)
#define REG_003D0D      (BANK_IR+0x0D)
#define REG_003D0E      (BANK_IR+0x0E)
#define REG_003D0F      (BANK_IR+0x0F)
#define REG_003D10      (BANK_IR+0x10)
#define REG_003D11      (BANK_IR+0x11)
#define REG_003D12      (BANK_IR+0x12)
#define REG_003D13      (BANK_IR+0x13)
#define REG_003D14      (BANK_IR+0x14)
#define REG_003D15      (BANK_IR+0x15)
#define REG_003D16      (BANK_IR+0x16)
#define REG_003D17      (BANK_IR+0x17)
#define REG_003D18      (BANK_IR+0x18)
#define REG_003D19      (BANK_IR+0x19)
#define REG_003D1A      (BANK_IR+0x1A)
#define REG_003D1B      (BANK_IR+0x1B)
#define REG_003D1C      (BANK_IR+0x1C)
#define REG_003D1D      (BANK_IR+0x1D)
#define REG_003D1E      (BANK_IR+0x1E)
#define REG_003D1F      (BANK_IR+0x1F)
#define REG_003D20      (BANK_IR+0x20)
#define REG_003D21      (BANK_IR+0x21)
#define REG_003D22      (BANK_IR+0x22)
#define REG_003D23      (BANK_IR+0x23)
#define REG_003D24      (BANK_IR+0x24)
#define REG_003D25      (BANK_IR+0x25)
#define REG_003D26      (BANK_IR+0x26)
#define REG_003D27      (BANK_IR+0x27)
#define REG_003D28      (BANK_IR+0x28)
#define REG_003D29      (BANK_IR+0x29)
#define REG_003D2A      (BANK_IR+0x2A)
#define REG_003D2B      (BANK_IR+0x2B)
#define REG_003D2C      (BANK_IR+0x2C)
#define REG_003D2D      (BANK_IR+0x2D)
#define REG_003D2E      (BANK_IR+0x2E)
#define REG_003D2F      (BANK_IR+0x2F)
#define REG_003D30      (BANK_IR+0x30)
#define REG_003D31      (BANK_IR+0x31)
#define REG_003D32      (BANK_IR+0x32)
#define REG_003D33      (BANK_IR+0x33)
#define REG_003D34      (BANK_IR+0x34)
#define REG_003D35      (BANK_IR+0x35)
#define REG_003D36      (BANK_IR+0x36)
#define REG_003D37      (BANK_IR+0x37)
#define REG_003D38      (BANK_IR+0x38)
#define REG_003D39      (BANK_IR+0x39)
#define REG_003D3A      (BANK_IR+0x3A)
#define REG_003D3B      (BANK_IR+0x3B)
#define REG_003D3C      (BANK_IR+0x3C)
#define REG_003D3D      (BANK_IR+0x3D)
#define REG_003D3E      (BANK_IR+0x3E)
#define REG_003D3F      (BANK_IR+0x3F)
#define REG_003D40      (BANK_IR+0x40)
#define REG_003D41      (BANK_IR+0x41)
#define REG_003D42      (BANK_IR+0x42)
#define REG_003D43      (BANK_IR+0x43)
#define REG_003D44      (BANK_IR+0x44)
#define REG_003D45      (BANK_IR+0x45)
#define REG_003D46      (BANK_IR+0x46)
#define REG_003D47      (BANK_IR+0x47)
#define REG_003D48      (BANK_IR+0x48)
#define REG_003D49      (BANK_IR+0x49)
#define REG_003D4A      (BANK_IR+0x4A)
#define REG_003D4B      (BANK_IR+0x4B)
#define REG_003D4C      (BANK_IR+0x4C)
#define REG_003D4D      (BANK_IR+0x4D)
#define REG_003D4E      (BANK_IR+0x4E)
#define REG_003D4F      (BANK_IR+0x4F)
#define REG_003D50      (BANK_IR+0x50)
#define REG_003D51      (BANK_IR+0x51)
#define REG_003D52      (BANK_IR+0x52)
#define REG_003D53      (BANK_IR+0x53)
#define REG_003D54      (BANK_IR+0x54)
#define REG_003D55      (BANK_IR+0x55)
#define REG_003D56      (BANK_IR+0x56)
#define REG_003D57      (BANK_IR+0x57)
#define REG_003D58      (BANK_IR+0x58)
#define REG_003D59      (BANK_IR+0x59)
#define REG_003D5A      (BANK_IR+0x5A)
#define REG_003D5B      (BANK_IR+0x5B)
#define REG_003D5C      (BANK_IR+0x5C)
#define REG_003D5D      (BANK_IR+0x5D)
#define REG_003D5E      (BANK_IR+0x5E)
#define REG_003D5F      (BANK_IR+0x5F)
#define REG_003D60      (BANK_IR+0x60)
#define REG_003D61      (BANK_IR+0x61)
#define REG_003D62      (BANK_IR+0x62)
#define REG_003D63      (BANK_IR+0x63)
#define REG_003D64      (BANK_IR+0x64)
#define REG_003D65      (BANK_IR+0x65)
#define REG_003D66      (BANK_IR+0x66)
#define REG_003D67      (BANK_IR+0x67)
#define REG_003D68      (BANK_IR+0x68)
#define REG_003D69      (BANK_IR+0x69)
#define REG_003D6A      (BANK_IR+0x6A)
#define REG_003D6B      (BANK_IR+0x6B)
#define REG_003D6C      (BANK_IR+0x6C)
#define REG_003D6D      (BANK_IR+0x6D)
#define REG_003D6E      (BANK_IR+0x6E)
#define REG_003D6F      (BANK_IR+0x6F)
#define REG_003D70      (BANK_IR+0x70)
#define REG_003D71      (BANK_IR+0x71)
#define REG_003D72      (BANK_IR+0x72)
#define REG_003D73      (BANK_IR+0x73)
#define REG_003D74      (BANK_IR+0x74)
#define REG_003D75      (BANK_IR+0x75)
#define REG_003D76      (BANK_IR+0x76)
#define REG_003D77      (BANK_IR+0x77)
#define REG_003D78      (BANK_IR+0x78)
#define REG_003D79      (BANK_IR+0x79)
#define REG_003D7A      (BANK_IR+0x7A)
#define REG_003D7B      (BANK_IR+0x7B)
#define REG_003D7C      (BANK_IR+0x7C)
#define REG_003D7D      (BANK_IR+0x7D)
#define REG_003D7E      (BANK_IR+0x7E)
#define REG_003D7F      (BANK_IR+0x7F)
#define REG_003D80      (BANK_IR+0x80)
#define REG_003D81      (BANK_IR+0x81)
#define REG_003D82      (BANK_IR+0x82)
#define REG_003D83      (BANK_IR+0x83)
#define REG_003D84      (BANK_IR+0x84)
#define REG_003D85      (BANK_IR+0x85)
#define REG_003D86      (BANK_IR+0x86)
#define REG_003D87      (BANK_IR+0x87)
#define REG_003D88      (BANK_IR+0x88)
#define REG_003D89      (BANK_IR+0x89)
#define REG_003D8A      (BANK_IR+0x8A)
#define REG_003D8B      (BANK_IR+0x8B)
#define REG_003D8C      (BANK_IR+0x8C)
#define REG_003D8D      (BANK_IR+0x8D)
#define REG_003D8E      (BANK_IR+0x8E)
#define REG_003D8F      (BANK_IR+0x8F)
#define REG_003D90      (BANK_IR+0x90)
#define REG_003D91      (BANK_IR+0x91)
#define REG_003D92      (BANK_IR+0x92)
#define REG_003D93      (BANK_IR+0x93)
#define REG_003D94      (BANK_IR+0x94)
#define REG_003D95      (BANK_IR+0x95)
#define REG_003D96      (BANK_IR+0x96)
#define REG_003D97      (BANK_IR+0x97)
#define REG_003D98      (BANK_IR+0x98)
#define REG_003D99      (BANK_IR+0x99)
#define REG_003D9A      (BANK_IR+0x9A)
#define REG_003D9B      (BANK_IR+0x9B)
#define REG_003D9C      (BANK_IR+0x9C)
#define REG_003D9D      (BANK_IR+0x9D)
#define REG_003D9E      (BANK_IR+0x9E)
#define REG_003D9F      (BANK_IR+0x9F)
#define REG_003DA0      (BANK_IR+0xA0)
#define REG_003DA1      (BANK_IR+0xA1)
#define REG_003DA2      (BANK_IR+0xA2)
#define REG_003DA3      (BANK_IR+0xA3)
#define REG_003DA4      (BANK_IR+0xA4)
#define REG_003DA5      (BANK_IR+0xA5)
#define REG_003DA6      (BANK_IR+0xA6)
#define REG_003DA7      (BANK_IR+0xA7)
#define REG_003DA8      (BANK_IR+0xA8)
#define REG_003DA9      (BANK_IR+0xA9)
#define REG_003DAA      (BANK_IR+0xAA)
#define REG_003DAB      (BANK_IR+0xAB)
#define REG_003DAC      (BANK_IR+0xAC)
#define REG_003DAD      (BANK_IR+0xAD)
#define REG_003DAE      (BANK_IR+0xAE)
#define REG_003DAF      (BANK_IR+0xAF)
#define REG_003DB0      (BANK_IR+0xB0)
#define REG_003DB1      (BANK_IR+0xB1)
#define REG_003DB2      (BANK_IR+0xB2)
#define REG_003DB3      (BANK_IR+0xB3)
#define REG_003DB4      (BANK_IR+0xB4)
#define REG_003DB5      (BANK_IR+0xB5)
#define REG_003DB6      (BANK_IR+0xB6)
#define REG_003DB7      (BANK_IR+0xB7)
#define REG_003DB8      (BANK_IR+0xB8)
#define REG_003DB9      (BANK_IR+0xB9)
#define REG_003DBA      (BANK_IR+0xBA)
#define REG_003DBB      (BANK_IR+0xBB)
#define REG_003DBC      (BANK_IR+0xBC)
#define REG_003DBD      (BANK_IR+0xBD)
#define REG_003DBE      (BANK_IR+0xBE)
#define REG_003DBF      (BANK_IR+0xBF)
#define REG_003DC0      (BANK_IR+0xC0)
#define REG_003DC1      (BANK_IR+0xC1)
#define REG_003DC2      (BANK_IR+0xC2)
#define REG_003DC3      (BANK_IR+0xC3)
#define REG_003DC4      (BANK_IR+0xC4)
#define REG_003DC5      (BANK_IR+0xC5)
#define REG_003DC6      (BANK_IR+0xC6)
#define REG_003DC7      (BANK_IR+0xC7)
#define REG_003DC8      (BANK_IR+0xC8)
#define REG_003DC9      (BANK_IR+0xC9)
#define REG_003DCA      (BANK_IR+0xCA)
#define REG_003DCB      (BANK_IR+0xCB)
#define REG_003DCC      (BANK_IR+0xCC)
#define REG_003DCD      (BANK_IR+0xCD)
#define REG_003DCE      (BANK_IR+0xCE)
#define REG_003DCF      (BANK_IR+0xCF)
#define REG_003DD0      (BANK_IR+0xD0)
#define REG_003DD1      (BANK_IR+0xD1)
#define REG_003DD2      (BANK_IR+0xD2)
#define REG_003DD3      (BANK_IR+0xD3)
#define REG_003DD4      (BANK_IR+0xD4)
#define REG_003DD5      (BANK_IR+0xD5)
#define REG_003DD6      (BANK_IR+0xD6)
#define REG_003DD7      (BANK_IR+0xD7)
#define REG_003DD8      (BANK_IR+0xD8)
#define REG_003DD9      (BANK_IR+0xD9)
#define REG_003DDA      (BANK_IR+0xDA)
#define REG_003DDB      (BANK_IR+0xDB)
#define REG_003DDC      (BANK_IR+0xDC)
#define REG_003DDD      (BANK_IR+0xDD)
#define REG_003DDE      (BANK_IR+0xDE)
#define REG_003DDF      (BANK_IR+0xDF)
#define REG_003DE0      (BANK_IR+0xE0)
#define REG_003DE1      (BANK_IR+0xE1)
#define REG_003DE2      (BANK_IR+0xE2)
#define REG_003DE3      (BANK_IR+0xE3)
#define REG_003DE4      (BANK_IR+0xE4)
#define REG_003DE5      (BANK_IR+0xE5)
#define REG_003DE6      (BANK_IR+0xE6)
#define REG_003DE7      (BANK_IR+0xE7)
#define REG_003DE8      (BANK_IR+0xE8)
#define REG_003DE9      (BANK_IR+0xE9)
#define REG_003DEA      (BANK_IR+0xEA)
#define REG_003DEB      (BANK_IR+0xEB)
#define REG_003DEC      (BANK_IR+0xEC)
#define REG_003DED      (BANK_IR+0xED)
#define REG_003DEE      (BANK_IR+0xEE)
#define REG_003DEF      (BANK_IR+0xEF)
#define REG_003DF0      (BANK_IR+0xF0)
#define REG_003DF1      (BANK_IR+0xF1)
#define REG_003DF2      (BANK_IR+0xF2)
#define REG_003DF3      (BANK_IR+0xF3)
#define REG_003DF4      (BANK_IR+0xF4)
#define REG_003DF5      (BANK_IR+0xF5)
#define REG_003DF6      (BANK_IR+0xF6)
#define REG_003DF7      (BANK_IR+0xF7)
#define REG_003DF8      (BANK_IR+0xF8)
#define REG_003DF9      (BANK_IR+0xF9)
#define REG_003DFA      (BANK_IR+0xFA)
#define REG_003DFB      (BANK_IR+0xFB)
#define REG_003DFC      (BANK_IR+0xFC)
#define REG_003DFD      (BANK_IR+0xFD)
#define REG_003DFE      (BANK_IR+0xFE)
#define REG_003DFF      (BANK_IR+0xFF)


#define REG_000461      (BANK_PAD_TOP+0x61)

//BANK_DDC1
#define REG_003E09  (BANK_DDC1+0x09)
#define REG_003E0A  (BANK_DDC1+0x0A)
#define REG_003E0C  (BANK_DDC1+0x0C)
#define REG_003E0D  (BANK_DDC1+0x0D)
#define REG_003E45  (BANK_DDC1+0x45)
#define REG_003E49  (BANK_DDC1+0x49)
#define REG_003E4D  (BANK_DDC1+0x4D)
#define REG_003E52  (BANK_DDC1+0x52)
#define REG_003E58  (BANK_DDC1+0x58)
#define REG_003EB6  (BANK_DDC1+0xB6)
#define REG_003EB9  (BANK_DDC1+0xB9)
#define REG_003EC0  (BANK_DDC1+0xC0)
#define REG_003EC1  (BANK_DDC1+0xC1)
#define REG_003EC2  (BANK_DDC1+0xC2)
#define REG_003EC4  (BANK_DDC1+0xC4)
#define REG_003EC5  (BANK_DDC1+0xC5)
#define REG_003EEE  (BANK_DDC1+0xEE)
#define REG_003EEF  (BANK_DDC1+0xEF)
#define REG_003EF0  (BANK_DDC1+0xF0)
#define REG_003EF2  (BANK_DDC1+0xF2)
#define REG_003EF3  (BANK_DDC1+0xF3)

//BANK_DDC2
#define REG_003F09  (BANK_DDC2+0x09)
#define REG_003F0A  (BANK_DDC2+0x0A)
#define REG_003F0C  (BANK_DDC2+0x0C)
#define REG_003F0D  (BANK_DDC2+0x0D)
#define REG_003F45  (BANK_DDC2+0x45)
#define REG_003F49  (BANK_DDC2+0x49)
#define REG_003F4D  (BANK_DDC2+0x4D)
#define REG_003F52  (BANK_DDC2+0x52)
#define REG_003F58  (BANK_DDC2+0x58)
#define REG_003FC0  (BANK_DDC2+0xC0)
#define REG_003FC1  (BANK_DDC2+0xC1)
#define REG_003FC2  (BANK_DDC2+0xC2)
#define REG_003FC4  (BANK_DDC2+0xC4)
#define REG_003FC5  (BANK_DDC2+0xC5)
#define REG_003FEE  (BANK_DDC2+0xEE)
#define REG_003FEF  (BANK_DDC2+0xEF)
#define REG_003FF0  (BANK_DDC2+0xF0)
#define REG_003FF2  (BANK_DDC2+0xF2)
#define REG_003FF3  (BANK_DDC2+0xF3)

//BANK_BDMA
#define REG_100900  (BANK_BDMA)
#define REG_100902  (BANK_BDMA+0x02)
#define REG_100904  (BANK_BDMA+0x04)
#define REG_100905  (BANK_BDMA+0x05)
#define REG_100906  (BANK_BDMA+0x06)
#define REG_100908  (BANK_BDMA+0x08)
#define REG_100909  (BANK_BDMA+0x09)
#define REG_10090A  (BANK_BDMA+0x0A)
#define REG_10090B  (BANK_BDMA+0x0B)
#define REG_10090C  (BANK_BDMA+0x0C)
#define REG_10090D  (BANK_BDMA+0x0D)
#define REG_10090E  (BANK_BDMA+0x0E)
#define REG_10090F  (BANK_BDMA+0x0F)
#define REG_100910  (BANK_BDMA+0x10)
#define REG_100911  (BANK_BDMA+0x11)
#define REG_100912  (BANK_BDMA+0x12)
#define REG_100913  (BANK_BDMA+0x13)
#define REG_100914  (BANK_BDMA+0x14)
#define REG_100915  (BANK_BDMA+0x15)
#define REG_100916  (BANK_BDMA+0x16)
#define REG_100917  (BANK_BDMA+0x17)
#define REG_100918  (BANK_BDMA+0x18)
#define REG_100919  (BANK_BDMA+0x19)
#define REG_10091A  (BANK_BDMA+0x1A)
#define REG_10091B  (BANK_BDMA+0x1B)

#define REG_100920  (BANK_BDMA+0x20)
#define REG_100922  (BANK_BDMA+0x22)
#define REG_100924  (BANK_BDMA+0x24)
#define REG_100925  (BANK_BDMA+0x25)
#define REG_100926  (BANK_BDMA+0x26)
#define REG_100928  (BANK_BDMA+0x28)
#define REG_100929  (BANK_BDMA+0x29)
#define REG_10092A  (BANK_BDMA+0x2A)
#define REG_10092B  (BANK_BDMA+0x2B)
#define REG_10092C  (BANK_BDMA+0x2C)
#define REG_10092D  (BANK_BDMA+0x2D)
#define REG_10092E  (BANK_BDMA+0x2E)
#define REG_10092F  (BANK_BDMA+0x2F)
#define REG_100930  (BANK_BDMA+0x30)
#define REG_100931  (BANK_BDMA+0x31)
#define REG_100932  (BANK_BDMA+0x32)
#define REG_100933  (BANK_BDMA+0x33)
#define REG_100934  (BANK_BDMA+0x34)
#define REG_100935  (BANK_BDMA+0x35)
#define REG_100936  (BANK_BDMA+0x36)
#define REG_100937  (BANK_BDMA+0x37)
#define REG_100938  (BANK_BDMA+0x38)
#define REG_100939  (BANK_BDMA+0x39)
#define REG_10093A  (BANK_BDMA+0x3A)
#define REG_10093B  (BANK_BDMA+0x3B)


#define REG_101133     (0x00101100+0x33)
#define REG_101134     (0x00101100+0x34)
#define REG_101154     (0x00101100+0x54)
#define REG_101160     (0x00101100+0x60)
#define REG_1011B3     (0x00101100+0xB3)
#define REG_1011B4     (0x00101100+0xB4)
#define REG_1011D4     (0x00101100+0xD4)
#define REG_1011E0     (0x00101100+0xE0)


//BANK_MIU
#define REG_101230  (BANK_MIU+0x30)
#define REG_101246  (BANK_MIU+0x46)

//BANK SEMAPH
#define REG_10181A  (BANK_SEMAPH+0x1A)
#define REG_10181C  (BANK_SEMAPH+0x1C)
#define REG_10181E  (BANK_SEMAPH+0x1E)

//BANK INTR_CTRL
#define REG_100540  (BANK_intr_cpuint+0x40)
#define REG_100544  (BANK_intr_cpuint+0x44)
#define REG_100548  (BANK_intr_cpuint+0x48)
#define REG_10054C  (BANK_intr_cpuint+0x4C)

#define REG_10190C  (BANK_INTR_CTRL+0x0C)
#define REG_10190D  (BANK_INTR_CTRL+0x0D)
#define REG_10190E  (BANK_INTR_CTRL+0x0E)

#define REG_10191C  (BANK_INTR_CTRL+0x1C)
#define REG_10191D  (BANK_INTR_CTRL+0x1D)
#define REG_10191E  (BANK_INTR_CTRL+0x1E)

//BANK_OSD2
#define REG_101D00  (BANK_OSD2+0x00)
#define REG_101D01  (BANK_OSD2+0x01)
#define REG_101D04  (BANK_OSD2+0x04)
#define REG_101D05  (BANK_OSD2+0x05)
#define REG_101D06  (BANK_OSD2+0x06)
#define REG_101D07  (BANK_OSD2+0x07)
#define REG_101D08  (BANK_OSD2+0x08)
#define REG_101D09  (BANK_OSD2+0x09)
#define REG_101D0A  (BANK_OSD2+0x0A)
#define REG_101D0B  (BANK_OSD2+0x0B)
#define REG_101D14  (BANK_OSD2+0x14)
#define REG_101D15  (BANK_OSD2+0x15)
#define REG_101D16  (BANK_OSD2+0x16)
#define REG_101D17  (BANK_OSD2+0x17)
#define REG_101D18  (BANK_OSD2+0x18)
#define REG_101D1A  (BANK_OSD2+0x1A)
#define REG_101D1B  (BANK_OSD2+0x1B)

// BANK_CHIP_TOP
#define REG_101ED0  (BANK_CHIP_TOP+0xD0)
#define REG_101ED1  (BANK_CHIP_TOP+0xD1)
#define REG_101ED2  (BANK_CHIP_TOP+0xD2)
#define REG_101EDC  (BANK_CHIP_TOP+0xDC)

//REG_1025
#define REG_102508   (0x00102500+0x08)
#define REG_102509   (0x00102500+0x09)
#define REG_10250B   (0x00102500+0x0B)
#define REG_10250C   (0x00102500+0x0C)
#define REG_1025BC   (0x00102500+0xBC)
#define REG_1025BD   (0x00102500+0xBD)
#define REG_10250E   (0x00102500+0x0E)
#define REG_1025CF   (0x00102500+0xCF)

// BANK_HK_R2
#define REG_100F80  (BANK_HK_R2+0x80)
#define REG_100FB4  (BANK_HK_R2+0xB4)

// BANK_SC_M_L0
#define SCL0_00_00  (BANK_SC_M_L0+SUB_0+0x00)
#define SCL0_01_00  (BANK_SC_M_L0+SUB_1+0x00)

// BANK_SC_M_L0
#define SCL0_00_32  (BANK_SC_M_L0+SUB_0+0x32)

// BANK_MAILBOX
#define REG_103380  (BANK_MAILBOX+0x80)
#define REG_103381  (BANK_MAILBOX+0x81)
#define REG_103382  (BANK_MAILBOX+0x82)

// BANK_TOP_MISC
#define REG_103A80    (BANK_TOP_MISC+0x80)
#define REG_103A82    (BANK_TOP_MISC+0x82)
#define REG_103A83    (BANK_TOP_MISC+0x83)
#define REG_103A84    (BANK_TOP_MISC+0x84)
#define REG_103A85    (BANK_TOP_MISC+0x85)
#define REG_103A86    (BANK_TOP_MISC+0x86)
#define REG_103A89    (BANK_TOP_MISC+0x89)
#define REG_103A8A    (BANK_TOP_MISC+0x8A)

// BANK_DISP_PWM
#define REG_103D04     (BANK_DISP_PWM+0x04)
#define REG_103D06     (BANK_DISP_PWM+0x06)
#define REG_103D09     (BANK_DISP_PWM+0x09)
#define REG_103D28     (BANK_DISP_PWM+0x28)
#define REG_103D29     (BANK_DISP_PWM+0x29)
#define REG_103D40     (BANK_DISP_PWM+0x40)
#define REG_103D42     (BANK_DISP_PWM+0x42)
#define REG_103D50     (BANK_DISP_PWM+0x50)
#define REG_103D52     (BANK_DISP_PWM+0x52)
#define REG_103D68     (BANK_DISP_PWM+0x68)

//BANK_COMBO_PHY
#define REG_112000     (BANK_COMBO_PHY+0x00)
#define REG_112014     (BANK_COMBO_PHY+0x14)
#define REG_112016     (BANK_COMBO_PHY+0x16)
#define REG_112018     (BANK_COMBO_PHY+0x18)
#define REG_112018     (BANK_COMBO_PHY+0x18)
#define REG_112020     (BANK_COMBO_PHY+0x20)
#define REG_112021     (BANK_COMBO_PHY+0x21)
#define REG_112022     (BANK_COMBO_PHY+0x22)
#define REG_112024     (BANK_COMBO_PHY+0x24)
#define REG_112026     (BANK_COMBO_PHY+0x26)
#define REG_112029     (BANK_COMBO_PHY+0x29)
#define REG_11202B     (BANK_COMBO_PHY+0x2B)
#define REG_11202D     (BANK_COMBO_PHY+0x2D)
#define REG_112030     (BANK_COMBO_PHY+0x30)
#define REG_112031     (BANK_COMBO_PHY+0x31)
#define REG_112032     (BANK_COMBO_PHY+0x32)
#define REG_112033     (BANK_COMBO_PHY+0x33)
#define REG_112034     (BANK_COMBO_PHY+0x34)
#define REG_11203B     (BANK_COMBO_PHY+0x3B)
#define REG_11204A     (BANK_COMBO_PHY+0x4A)
#define REG_11204C     (BANK_COMBO_PHY+0x4C)
#define REG_112050     (BANK_COMBO_PHY+0x50)
#define REG_112056     (BANK_COMBO_PHY+0x56)
#define REG_112058     (BANK_COMBO_PHY+0x58)
#define REG_11205D     (BANK_COMBO_PHY+0x5D)
#define REG_112064     (BANK_COMBO_PHY+0x64)
#define REG_112068     (BANK_COMBO_PHY+0x68)
#define REG_11206A     (BANK_COMBO_PHY+0x6A)
#define REG_112076     (BANK_COMBO_PHY+0x76)
#define REG_11208A     (BANK_COMBO_PHY+0x8A)
#define REG_112090     (BANK_COMBO_PHY+0x90)
#define REG_112092     (BANK_COMBO_PHY+0x92)
#define REG_112094     (BANK_COMBO_PHY+0x94)
#define REG_112096     (BANK_COMBO_PHY+0x96)
#define REG_112098     (BANK_COMBO_PHY+0x98)
#define REG_11209A     (BANK_COMBO_PHY+0x9A)
#define REG_11209C     (BANK_COMBO_PHY+0x9C)
#define REG_11209E     (BANK_COMBO_PHY+0x9E)
#define REG_1120A8     (BANK_COMBO_PHY+0xA8)
#define REG_1120AE     (BANK_COMBO_PHY+0xAE)
#define REG_1120B3     (BANK_COMBO_PHY+0xB3)
#define REG_1120B4     (BANK_COMBO_PHY+0xB4)
#define REG_1120B6     (BANK_COMBO_PHY+0xB6)
#define REG_1120B7     (BANK_COMBO_PHY+0xB7)
#define REG_1120B8     (BANK_COMBO_PHY+0xB8)
#define REG_1120BE     (BANK_COMBO_PHY+0xBE)
#define REG_1120C0     (BANK_COMBO_PHY+0xC0)
#define REG_1120C2     (BANK_COMBO_PHY+0xC2)
#define REG_1120C4     (BANK_COMBO_PHY+0xC4)
#define REG_1120D6     (BANK_COMBO_PHY+0xD6)
#define REG_1120D7     (BANK_COMBO_PHY+0xD7)
#define REG_1120D9     (BANK_COMBO_PHY+0xD9)
#define REG_1120DC     (BANK_COMBO_PHY+0xDC)
#define REG_1120DD     (BANK_COMBO_PHY+0xDD)
#define REG_1120E6     (BANK_COMBO_PHY+0xE6)
#define REG_1120E8     (BANK_COMBO_PHY+0xE8)
#define REG_1120F4     (BANK_COMBO_PHY+0xF4)



//BANK_COMBO_PHY1
#define REG_112104     (BANK_COMBO_PHY1+0x04)
#define REG_112105     (BANK_COMBO_PHY1+0x05)
#define REG_112106     (BANK_COMBO_PHY1+0x06)
#define REG_112107     (BANK_COMBO_PHY1+0x07)
#define REG_112116     (BANK_COMBO_PHY1+0x16)
#define REG_112120     (BANK_COMBO_PHY1+0x20)
#define REG_112122     (BANK_COMBO_PHY1+0x22)
#define REG_112160     (BANK_COMBO_PHY1+0x60)
#define REG_112166     (BANK_COMBO_PHY1+0x66)
#define REG_11216E     (BANK_COMBO_PHY1+0x6E)
#define REG_112170     (BANK_COMBO_PHY1+0x70)
#define REG_112194     (BANK_COMBO_PHY1+0x94)
#define REG_112196     (BANK_COMBO_PHY1+0x96)
#define REG_112198     (BANK_COMBO_PHY1+0x98)

//BANK_COMBO_PHY3
#define REG_112300     (BANK_COMBO_PHY3+0x00)
#define REG_112320     (BANK_COMBO_PHY3+0x20)
#define REG_112322     (BANK_COMBO_PHY3+0x22s)
#define REG_112304     (BANK_COMBO_PHY3+0x04)
#define REG_112305     (BANK_COMBO_PHY3+0x05)
#define REG_112306     (BANK_COMBO_PHY3+0x06)
#define REG_112307     (BANK_COMBO_PHY3+0x07)
#define REG_112340     (BANK_COMBO_PHY3+0x40)

//BANK_COMBO_PHY4
#define REG_112400     (BANK_COMBO_PHY4+0x00)
#define REG_1124B2     (BANK_COMBO_PHY4+0xB2)
#define REG_1124B6     (BANK_COMBO_PHY4+0xB6)
#define REG_1124B7     (BANK_COMBO_PHY4+0xB7)
#define REG_1124DC     (BANK_COMBO_PHY4+0xDC)
#define REG_1124E6     (BANK_COMBO_PHY4+0xE6)
#define REG_1124E8     (BANK_COMBO_PHY4+0xE8)

//BANK_COMBO_PHY5
#define REG_112500     (BANK_COMBO_PHY5+0x00)
#define REG_11251C     (BANK_COMBO_PHY5+0x1C)
#define REG_112560     (BANK_COMBO_PHY5+0x60)
#define REG_11257C     (BANK_COMBO_PHY5+0x7C)
#define REG_1125B2     (BANK_COMBO_PHY5+0xB2)
#define REG_1125B6     (BANK_COMBO_PHY5+0xB6)
#define REG_1125B7     (BANK_COMBO_PHY5+0xB7)



//BANK_EDP_AUX
#define REG_11261C     (BANK_EDP_AUX+0x1C)
#define REG_11261F     (BANK_EDP_AUX+0x1F)
#define REG_112639     (BANK_EDP_AUX+0x39)
#define REG_11263A     (BANK_EDP_AUX+0x3A)
#define REG_11263C     (BANK_EDP_AUX+0x3C)
#define REG_11263F     (BANK_EDP_AUX+0x3F)
#define REG_112640     (BANK_EDP_AUX+0x40)
#define REG_11265C     (BANK_EDP_AUX+0x5C)
#define REG_11265F     (BANK_EDP_AUX+0x5F)
#define REG_11267C     (BANK_EDP_AUX+0x7C)
#define REG_11267F     (BANK_EDP_AUX+0x7F)

#define REG_112739     (0x00112700+0x39)
#define REG_11273A     (0x00112700+0x3A)
#define REG_11273F     (0x00112700+0x3F)
#define REG_112740     (0x00112700+0x40)

#define REG_112839     (0x00112800+0x39)
#define REG_11283A     (0x00112800+0x3A)
#define REG_11283F     (0x00112800+0x3F)
#define REG_112840     (0x00112800+0x40)

#define REG_112939     (0x00112900+0x39)
#define REG_11293A     (0x00112900+0x3A)
#define REG_11293F     (0x00112900+0x3F)
#define REG_112940     (0x00112900+0x40)

#define REG_112CDA     (BANK_LEONA_HYDAN2_TOP_2C+0xDA)
#define REG_112CDB     (BANK_LEONA_HYDAN2_TOP_2C+0xDB)
#define REG_112CDC     (BANK_LEONA_HYDAN2_TOP_2C+0xDC)
#define REG_112CE4     (BANK_LEONA_HYDAN2_TOP_2C+0xE4)


#define REG_112EB2     (0x00112E00+0xB2)
#define REG_112EB6     (0x00112E00+0xB6)
#define REG_112ED7     (0x00112E00+0xD7)

#define REG_120F12     (0x00120F00+0x12)
#define REG_120F18     (0x00120F00+0x18)
#define REG_120F24     (0x00120F00+0x24)
#define REG_120F32     (0x00120F00+0x32)
#define REG_120F33     (0x00162D00+0x33)
#define REG_120F40     (0x00162D00+0x40)
#define REG_120F43     (0x00162D00+0x43)
#define REG_120F44     (0x00162D00+0x44)
#define REG_120F45     (0x00120F00+0x45)
#define REG_120F62     (0x00120F00+0x62)
#define REG_120FDE     (0x00120F00+0xDE)



#define REG_14020A     (0x00140200+0x0A)
#define REG_14020B     (0x00140200+0x0B)
#define REG_14020C     (0x00140200+0x0C)
#define REG_14020D     (0x00140200+0x0D)
#define REG_14024C     (0x00140200+0x4C)
#define REG_14024D     (0x00140200+0x4D)
#define REG_14024E     (0x00140200+0x4E)
#define REG_14024F     (0x00140200+0x4F)

#define REG_140506     (0x00140500+0x06)
#define REG_140580     (0x00140500+0x80)
#define REG_140581     (0x00140500+0x81)
#define REG_140586     (0x00140500+0x86)
#define REG_1405D8     (0x00140500+0xD8)

//BANK_MOD
#define REG_140620     (BANK_MOD+0x20)
#define REG_140622     (BANK_MOD+0x22)
#define REG_140628     (BANK_MOD+0x28)
#define REG_14062A     (BANK_MOD+0x2A)
#define REG_14062C     (BANK_MOD+0x2C)
#define REG_14062E     (BANK_MOD+0x2E)

#define REG_140630     (BANK_MOD+0x30)
#define REG_140632     (BANK_MOD+0x32)

#define REG_140634     (BANK_MOD+0x34)
#define REG_140636     (BANK_MOD+0x36)
#define REG_140638     (BANK_MOD+0x38)
#define REG_140624     (BANK_MOD+0x24)
#define REG_14064A     (BANK_MOD+0x4A)
#define REG_14064B     (BANK_MOD+0x4B)
#define REG_14064C     (BANK_MOD+0x4C)
#define REG_14064D     (BANK_MOD+0x4D)
#define REG_14064E     (BANK_MOD+0x4E)
#define REG_140650     (BANK_MOD+0x50)

//BANK_MOD2
#define REG_140780     (BANK_MOD2+0x80)
#define REG_140782     (BANK_MOD2+0x82)
#define REG_140784     (BANK_MOD2+0x84)
#define REG_140786     (BANK_MOD2+0x86)
#define REG_140788     (BANK_MOD2+0x88)
#define REG_1407C6     (BANK_MOD2+0xC6)
#define REG_1407C8     (BANK_MOD2+0xC8)
#define REG_1407CA     (BANK_MOD2+0xCA)
#define REG_1407D2     (BANK_MOD2+0xD2)
#define REG_1407D4     (BANK_MOD2+0xD4)

// 0x00140B00
#define REG_140B16     (0x00140B00+0x16)
#define REG_140B18     (0x00140B00+0x18)
#define REG_140B1A     (0x00140B00+0x1A)

// 0x00160200
#define REG_160247     (0x00160200+0x47)
#define REG_160264     (0x00160200+0x64)

// 0x00160300
#define REG_160304     (0x00160300+0x04)
#define REG_160318     (0x00160300+0x18)
#define REG_16032A     (0x00160300+0x2A)

// 0x00160400
#define REG_160400     (0x00160400+0x00)
#define REG_160409     (0x00160400+0x09)
#define REG_16040C     (0x00160400+0x0C)
#define REG_16040D     (0x00160400+0x0D)
#define REG_16040E     (0x00160400+0x0E)
#define REG_16040F     (0x00160400+0x0F)
#define REG_16042A     (0x00160400+0x2A)
#define REG_16042E     (0x00160400+0x2E)
#define REG_16042F     (0x00160400+0x2F)
#define REG_160430     (0x00160400+0x30)
#define REG_160432     (0x00160400+0x32)
#define REG_160433     (0x00160400+0x33)
#define REG_16043A     (0x00160400+0x3A)


// 0x00160500
#define REG_16050D     (0x00160500+0x0D)
#define REG_16050E     (0x00160500+0x0E)
#define REG_16051D     (0x00160500+0x1D)
#define REG_160521     (0x00160500+0x21)
#define REG_160525     (0x00160500+0x25)
#define REG_160529     (0x00160500+0x29)
#define REG_1605C0     (0x00160500+0xC0)

#define REG_160640     (0x00160600+0x40)
#define REG_16065C     (0x00160600+0x5C)
#define REG_1606A3     (0x00160600+0xA3)

#define REG_1612A8     (0x00161200+0xA8)

// 0x00160700
#define REG_160747     (0x00160700+0x47)
#define REG_160764     (0x00160700+0x64)

// 0x00160900
#define REG_160900     (0x00160900+0x00)
#define REG_160909     (0x00160900+0x09)
#define REG_16092A     (0x00160900+0x2A)
#define REG_16092E     (0x00160900+0x2E)
#define REG_16092F     (0x00160900+0x2F)
#define REG_160930     (0x00160900+0x30)
#define REG_160932     (0x00160900+0x32)
#define REG_160933     (0x00160900+0x33)


// 0x00160A00
#define REG_160A0D     (0x00160A00+0x0D)
#define REG_160A0E     (0x00160A00+0x0E)
#define REG_160AC0     (0x00160A00+0xC0)

// 0x00160B00
#define REG_160B40     (0x00160B00+0x40)

// 0x00160C00
#define REG_160C32     (0x00160C00+0x32)


// 0x00161000
#define REG_161000     (0x00161000+0x00)
#define REG_161009     (0x00161000+0x09)
#define REG_16102A     (0x00161000+0x2A)
#define REG_16102B     (0x00161000+0x2B)
#define REG_16102E     (0x00161000+0x2E)
#define REG_16102F     (0x00161000+0x2F)
#define REG_161030     (0x00161000+0x30)
#define REG_161032     (0x00161000+0x32)
#define REG_161033     (0x00161000+0x33)


// 0x00161100
#define REG_16110D     (0x00161100+0x0D)
#define REG_16110E     (0x00161100+0x0E)
#define REG_1611C0     (0x00161100+0xC0)
#define REG_1611CF     (0x00161100+0xCF)

// 0x00161200
#define REG_161240     (0x00161200+0x40)

// 0x00162E00
#define REG_162E02     (0x00162e00+0x02)
#define REG_162E00     (0x00162e00+0x00)


// 0x00162F00
#define REG_162F07     (0x00162f00+0x07)
#define REG_162F83     (0x00162f00+0x83)


#define REG_162DE9     (0x00162D00+0xE9)
#define REG_162DEE     (0x00162D00+0xEE)
#define REG_162DF1     (0x00162D00+0xF1)
// 0x00163000
#define REG_163006     (0x00163000+0x06)
#define REG_163008     (0x00163000+0x08)
#define REG_163009     (0x00163000+0x09)
#define REG_16300A     (0x00163000+0x0A)
#define REG_163012     (0x00163000+0x12)
#define REG_163014     (0x00163000+0x14)
#define REG_163022     (0x00163000+0x22)
#define REG_163024     (0x00163000+0x24)
#define REG_163032     (0x00163000+0x32)
#define REG_163034     (0x00163000+0x34)
#define REG_163042     (0x00163000+0x42)
#define REG_163044     (0x00163000+0x44)
#define REG_163050     (0x00163000+0x50)
#define REG_163052     (0x00163000+0x52)
#define REG_16305E     (0x00163000+0x5E)
#define REG_163060     (0x00163000+0x60)
#define REG_163062     (0x00163000+0x62)
#define REG_163080     (0x00163000+0x80)

#define REG_1630E9     (0x00163000+0xE9)
#define REG_1630EE     (0x00163000+0xEE)
#define REG_1630F1     (0x00163000+0xF1)




// ADC Atop (0x25)
#define REG_ADC_ATOP_00_L       (REG_ADC_ATOP_BANK + 0x00)
#define REG_ADC_ATOP_00_H       (REG_ADC_ATOP_BANK + 0x01)
#define REG_ADC_ATOP_01_L       (REG_ADC_ATOP_BANK + 0x02)
#define REG_ADC_ATOP_01_H       (REG_ADC_ATOP_BANK + 0x03)
#define REG_ADC_ATOP_02_L       (REG_ADC_ATOP_BANK + 0x04)
#define REG_ADC_ATOP_02_H       (REG_ADC_ATOP_BANK + 0x05)
#define REG_ADC_ATOP_03_L       (REG_ADC_ATOP_BANK + 0x06)
#define REG_ADC_ATOP_03_H       (REG_ADC_ATOP_BANK + 0x07)
#define REG_ADC_ATOP_04_L       (REG_ADC_ATOP_BANK + 0x08)
#define REG_ADC_ATOP_04_H       (REG_ADC_ATOP_BANK + 0x09)
#define REG_ADC_ATOP_05_L       (REG_ADC_ATOP_BANK + 0x0A)
#define REG_ADC_ATOP_05_H       (REG_ADC_ATOP_BANK + 0x0B)
#define REG_ADC_ATOP_06_L       (REG_ADC_ATOP_BANK + 0x0C)
#define REG_ADC_ATOP_06_H       (REG_ADC_ATOP_BANK + 0x0D)
#define REG_ADC_ATOP_07_L       (REG_ADC_ATOP_BANK + 0x0E)
#define REG_ADC_ATOP_07_H       (REG_ADC_ATOP_BANK + 0x0F)
#define REG_ADC_ATOP_08_L       (REG_ADC_ATOP_BANK + 0x10)
#define REG_ADC_ATOP_08_H       (REG_ADC_ATOP_BANK + 0x11)
#define REG_ADC_ATOP_09_L       (REG_ADC_ATOP_BANK + 0x12)
#define REG_ADC_ATOP_09_H       (REG_ADC_ATOP_BANK + 0x13)
#define REG_ADC_ATOP_0A_L       (REG_ADC_ATOP_BANK + 0x14)
#define REG_ADC_ATOP_0A_H       (REG_ADC_ATOP_BANK + 0x15)
#define REG_ADC_ATOP_0B_L       (REG_ADC_ATOP_BANK + 0x16)
#define REG_ADC_ATOP_0B_H       (REG_ADC_ATOP_BANK + 0x17)
#define REG_ADC_ATOP_0C_L       (REG_ADC_ATOP_BANK + 0x18)
#define REG_ADC_ATOP_0C_H       (REG_ADC_ATOP_BANK + 0x19)
#define REG_ADC_ATOP_0D_L       (REG_ADC_ATOP_BANK + 0x1A)
#define REG_ADC_ATOP_0D_H       (REG_ADC_ATOP_BANK + 0x1B)
#define REG_ADC_ATOP_0E_L       (REG_ADC_ATOP_BANK + 0x1C)
#define REG_ADC_ATOP_0E_H       (REG_ADC_ATOP_BANK + 0x1D)
#define REG_ADC_ATOP_0F_L       (REG_ADC_ATOP_BANK + 0x1E)
#define REG_ADC_ATOP_0F_H       (REG_ADC_ATOP_BANK + 0x1F)
#define REG_ADC_ATOP_10_L       (REG_ADC_ATOP_BANK + 0x20)
#define REG_ADC_ATOP_10_H       (REG_ADC_ATOP_BANK + 0x21)
#define REG_ADC_ATOP_11_L       (REG_ADC_ATOP_BANK + 0x22)
#define REG_ADC_ATOP_11_H       (REG_ADC_ATOP_BANK + 0x23)
#define REG_ADC_ATOP_12_L       (REG_ADC_ATOP_BANK + 0x24)
#define REG_ADC_ATOP_12_H       (REG_ADC_ATOP_BANK + 0x25)
#define REG_ADC_ATOP_13_L       (REG_ADC_ATOP_BANK + 0x26)
#define REG_ADC_ATOP_13_H       (REG_ADC_ATOP_BANK + 0x27)
#define REG_ADC_ATOP_14_L       (REG_ADC_ATOP_BANK + 0x28)
#define REG_ADC_ATOP_14_H       (REG_ADC_ATOP_BANK + 0x29)
#define REG_ADC_ATOP_15_L       (REG_ADC_ATOP_BANK + 0x2A)
#define REG_ADC_ATOP_15_H       (REG_ADC_ATOP_BANK + 0x2B)
#define REG_ADC_ATOP_16_L       (REG_ADC_ATOP_BANK + 0x2C)
#define REG_ADC_ATOP_16_H       (REG_ADC_ATOP_BANK + 0x2D)
#define REG_ADC_ATOP_17_L       (REG_ADC_ATOP_BANK + 0x2E)
#define REG_ADC_ATOP_17_H       (REG_ADC_ATOP_BANK + 0x2F)
#define REG_ADC_ATOP_18_L       (REG_ADC_ATOP_BANK + 0x30)
#define REG_ADC_ATOP_18_H       (REG_ADC_ATOP_BANK + 0x31)
#define REG_ADC_ATOP_19_L       (REG_ADC_ATOP_BANK + 0x32)
#define REG_ADC_ATOP_19_H       (REG_ADC_ATOP_BANK + 0x33)
#define REG_ADC_ATOP_1A_L       (REG_ADC_ATOP_BANK + 0x34)
#define REG_ADC_ATOP_1A_H       (REG_ADC_ATOP_BANK + 0x35)
#define REG_ADC_ATOP_1B_L       (REG_ADC_ATOP_BANK + 0x36)
#define REG_ADC_ATOP_1B_H       (REG_ADC_ATOP_BANK + 0x37)
#define REG_ADC_ATOP_1C_L       (REG_ADC_ATOP_BANK + 0x38)
#define REG_ADC_ATOP_1C_H       (REG_ADC_ATOP_BANK + 0x39)
#define REG_ADC_ATOP_1D_L       (REG_ADC_ATOP_BANK + 0x3A)
#define REG_ADC_ATOP_1D_H       (REG_ADC_ATOP_BANK + 0x3B)
#define REG_ADC_ATOP_1E_L       (REG_ADC_ATOP_BANK + 0x3C)
#define REG_ADC_ATOP_1E_H       (REG_ADC_ATOP_BANK + 0x3D)
#define REG_ADC_ATOP_1F_L       (REG_ADC_ATOP_BANK + 0x3E)
#define REG_ADC_ATOP_1F_H       (REG_ADC_ATOP_BANK + 0x3F)
#define REG_ADC_ATOP_20_L       (REG_ADC_ATOP_BANK + 0x40)
#define REG_ADC_ATOP_20_H       (REG_ADC_ATOP_BANK + 0x41)
#define REG_ADC_ATOP_21_L       (REG_ADC_ATOP_BANK + 0x42)
#define REG_ADC_ATOP_21_H       (REG_ADC_ATOP_BANK + 0x43)
#define REG_ADC_ATOP_22_L       (REG_ADC_ATOP_BANK + 0x44)
#define REG_ADC_ATOP_22_H       (REG_ADC_ATOP_BANK + 0x45)
#define REG_ADC_ATOP_23_L       (REG_ADC_ATOP_BANK + 0x46)
#define REG_ADC_ATOP_23_H       (REG_ADC_ATOP_BANK + 0x47)
#define REG_ADC_ATOP_24_L       (REG_ADC_ATOP_BANK + 0x48)
#define REG_ADC_ATOP_24_H       (REG_ADC_ATOP_BANK + 0x49)
#define REG_ADC_ATOP_25_L       (REG_ADC_ATOP_BANK + 0x4A)
#define REG_ADC_ATOP_25_H       (REG_ADC_ATOP_BANK + 0x4B)
#define REG_ADC_ATOP_26_L       (REG_ADC_ATOP_BANK + 0x4C)
#define REG_ADC_ATOP_26_H       (REG_ADC_ATOP_BANK + 0x4D)
#define REG_ADC_ATOP_27_L       (REG_ADC_ATOP_BANK + 0x4E)
#define REG_ADC_ATOP_27_H       (REG_ADC_ATOP_BANK + 0x4F)
#define REG_ADC_ATOP_28_L       (REG_ADC_ATOP_BANK + 0x50)
#define REG_ADC_ATOP_28_H       (REG_ADC_ATOP_BANK + 0x51)
#define REG_ADC_ATOP_29_L       (REG_ADC_ATOP_BANK + 0x52)
#define REG_ADC_ATOP_29_H       (REG_ADC_ATOP_BANK + 0x53)
#define REG_ADC_ATOP_2A_L       (REG_ADC_ATOP_BANK + 0x54)
#define REG_ADC_ATOP_2A_H       (REG_ADC_ATOP_BANK + 0x55)
#define REG_ADC_ATOP_2B_L       (REG_ADC_ATOP_BANK + 0x56)
#define REG_ADC_ATOP_2B_H       (REG_ADC_ATOP_BANK + 0x57)
#define REG_ADC_ATOP_2C_L       (REG_ADC_ATOP_BANK + 0x58)
#define REG_ADC_ATOP_2C_H       (REG_ADC_ATOP_BANK + 0x59)
#define REG_ADC_ATOP_2D_L       (REG_ADC_ATOP_BANK + 0x5A)
#define REG_ADC_ATOP_2D_H       (REG_ADC_ATOP_BANK + 0x5B)
#define REG_ADC_ATOP_2E_L       (REG_ADC_ATOP_BANK + 0x5C)
#define REG_ADC_ATOP_2E_H       (REG_ADC_ATOP_BANK + 0x5D)
#define REG_ADC_ATOP_2F_L       (REG_ADC_ATOP_BANK + 0x5E)
#define REG_ADC_ATOP_2F_H       (REG_ADC_ATOP_BANK + 0x5F)
#define REG_ADC_ATOP_30_L       (REG_ADC_ATOP_BANK + 0x60)
#define REG_ADC_ATOP_30_H       (REG_ADC_ATOP_BANK + 0x61)
#define REG_ADC_ATOP_31_L       (REG_ADC_ATOP_BANK + 0x62)
#define REG_ADC_ATOP_31_H       (REG_ADC_ATOP_BANK + 0x63)
#define REG_ADC_ATOP_32_L       (REG_ADC_ATOP_BANK + 0x64)
#define REG_ADC_ATOP_32_H       (REG_ADC_ATOP_BANK + 0x65)
#define REG_ADC_ATOP_33_L       (REG_ADC_ATOP_BANK + 0x66)
#define REG_ADC_ATOP_33_H       (REG_ADC_ATOP_BANK + 0x67)
#define REG_ADC_ATOP_34_L       (REG_ADC_ATOP_BANK + 0x68)
#define REG_ADC_ATOP_34_H       (REG_ADC_ATOP_BANK + 0x69)
#define REG_ADC_ATOP_35_L       (REG_ADC_ATOP_BANK + 0x6A)
#define REG_ADC_ATOP_35_H       (REG_ADC_ATOP_BANK + 0x6B)
#define REG_ADC_ATOP_36_L       (REG_ADC_ATOP_BANK + 0x6C)
#define REG_ADC_ATOP_36_H       (REG_ADC_ATOP_BANK + 0x6D)
#define REG_ADC_ATOP_37_L       (REG_ADC_ATOP_BANK + 0x6E)
#define REG_ADC_ATOP_37_H       (REG_ADC_ATOP_BANK + 0x6F)
#define REG_ADC_ATOP_38_L       (REG_ADC_ATOP_BANK + 0x70)
#define REG_ADC_ATOP_38_H       (REG_ADC_ATOP_BANK + 0x71)
#define REG_ADC_ATOP_39_L       (REG_ADC_ATOP_BANK + 0x72)
#define REG_ADC_ATOP_39_H       (REG_ADC_ATOP_BANK + 0x73)
#define REG_ADC_ATOP_3A_L       (REG_ADC_ATOP_BANK + 0x74)
#define REG_ADC_ATOP_3A_H       (REG_ADC_ATOP_BANK + 0x75)
#define REG_ADC_ATOP_3B_L       (REG_ADC_ATOP_BANK + 0x76)
#define REG_ADC_ATOP_3B_H       (REG_ADC_ATOP_BANK + 0x77)
#define REG_ADC_ATOP_3C_L       (REG_ADC_ATOP_BANK + 0x78)
#define REG_ADC_ATOP_3C_H       (REG_ADC_ATOP_BANK + 0x79)
#define REG_ADC_ATOP_3D_L       (REG_ADC_ATOP_BANK + 0x7A)
#define REG_ADC_ATOP_3D_H       (REG_ADC_ATOP_BANK + 0x7B)
#define REG_ADC_ATOP_3E_L       (REG_ADC_ATOP_BANK + 0x7C)
#define REG_ADC_ATOP_3E_H       (REG_ADC_ATOP_BANK + 0x7D)
#define REG_ADC_ATOP_3F_L       (REG_ADC_ATOP_BANK + 0x7E)
#define REG_ADC_ATOP_3F_H       (REG_ADC_ATOP_BANK + 0x7F)
#define REG_ADC_ATOP_40_L       (REG_ADC_ATOP_BANK + 0x80)
#define REG_ADC_ATOP_40_H       (REG_ADC_ATOP_BANK + 0x81)
#define REG_ADC_ATOP_41_L       (REG_ADC_ATOP_BANK + 0x82)
#define REG_ADC_ATOP_41_H       (REG_ADC_ATOP_BANK + 0x83)
#define REG_ADC_ATOP_42_L       (REG_ADC_ATOP_BANK + 0x84)
#define REG_ADC_ATOP_42_H       (REG_ADC_ATOP_BANK + 0x85)
#define REG_ADC_ATOP_43_L       (REG_ADC_ATOP_BANK + 0x86)
#define REG_ADC_ATOP_43_H       (REG_ADC_ATOP_BANK + 0x87)
#define REG_ADC_ATOP_44_L       (REG_ADC_ATOP_BANK + 0x88)
#define REG_ADC_ATOP_44_H       (REG_ADC_ATOP_BANK + 0x89)
#define REG_ADC_ATOP_45_L       (REG_ADC_ATOP_BANK + 0x8A)
#define REG_ADC_ATOP_45_H       (REG_ADC_ATOP_BANK + 0x8B)
#define REG_ADC_ATOP_46_L       (REG_ADC_ATOP_BANK + 0x8C)
#define REG_ADC_ATOP_46_H       (REG_ADC_ATOP_BANK + 0x8D)
#define REG_ADC_ATOP_47_L       (REG_ADC_ATOP_BANK + 0x8E)
#define REG_ADC_ATOP_47_H       (REG_ADC_ATOP_BANK + 0x8F)
#define REG_ADC_ATOP_48_L       (REG_ADC_ATOP_BANK + 0x90)
#define REG_ADC_ATOP_48_H       (REG_ADC_ATOP_BANK + 0x91)
#define REG_ADC_ATOP_49_L       (REG_ADC_ATOP_BANK + 0x92)
#define REG_ADC_ATOP_49_H       (REG_ADC_ATOP_BANK + 0x93)
#define REG_ADC_ATOP_4A_L       (REG_ADC_ATOP_BANK + 0x94)
#define REG_ADC_ATOP_4A_H       (REG_ADC_ATOP_BANK + 0x95)
#define REG_ADC_ATOP_4B_L       (REG_ADC_ATOP_BANK + 0x96)
#define REG_ADC_ATOP_4B_H       (REG_ADC_ATOP_BANK + 0x97)
#define REG_ADC_ATOP_4C_L       (REG_ADC_ATOP_BANK + 0x98)
#define REG_ADC_ATOP_4C_H       (REG_ADC_ATOP_BANK + 0x99)
#define REG_ADC_ATOP_4D_L       (REG_ADC_ATOP_BANK + 0x9A)
#define REG_ADC_ATOP_4D_H       (REG_ADC_ATOP_BANK + 0x9B)
#define REG_ADC_ATOP_4E_L       (REG_ADC_ATOP_BANK + 0x9C)
#define REG_ADC_ATOP_4E_H       (REG_ADC_ATOP_BANK + 0x9D)
#define REG_ADC_ATOP_4F_L       (REG_ADC_ATOP_BANK + 0x9E)
#define REG_ADC_ATOP_4F_H       (REG_ADC_ATOP_BANK + 0x9F)
#define REG_ADC_ATOP_50_L       (REG_ADC_ATOP_BANK + 0xA0)
#define REG_ADC_ATOP_50_H       (REG_ADC_ATOP_BANK + 0xA1)
#define REG_ADC_ATOP_51_L       (REG_ADC_ATOP_BANK + 0xA2)
#define REG_ADC_ATOP_51_H       (REG_ADC_ATOP_BANK + 0xA3)
#define REG_ADC_ATOP_52_L       (REG_ADC_ATOP_BANK + 0xA4)
#define REG_ADC_ATOP_52_H       (REG_ADC_ATOP_BANK + 0xA5)
#define REG_ADC_ATOP_53_L       (REG_ADC_ATOP_BANK + 0xA6)
#define REG_ADC_ATOP_53_H       (REG_ADC_ATOP_BANK + 0xA7)
#define REG_ADC_ATOP_54_L       (REG_ADC_ATOP_BANK + 0xA8)
#define REG_ADC_ATOP_54_H       (REG_ADC_ATOP_BANK + 0xA9)
#define REG_ADC_ATOP_55_L       (REG_ADC_ATOP_BANK + 0xAA)
#define REG_ADC_ATOP_55_H       (REG_ADC_ATOP_BANK + 0xAB)
#define REG_ADC_ATOP_56_L       (REG_ADC_ATOP_BANK + 0xAC)
#define REG_ADC_ATOP_56_H       (REG_ADC_ATOP_BANK + 0xAD)
#define REG_ADC_ATOP_57_L       (REG_ADC_ATOP_BANK + 0xAE)
#define REG_ADC_ATOP_57_H       (REG_ADC_ATOP_BANK + 0xAF)
#define REG_ADC_ATOP_58_L       (REG_ADC_ATOP_BANK + 0xB0)
#define REG_ADC_ATOP_58_H       (REG_ADC_ATOP_BANK + 0xB1)
#define REG_ADC_ATOP_59_L       (REG_ADC_ATOP_BANK + 0xB2)
#define REG_ADC_ATOP_59_H       (REG_ADC_ATOP_BANK + 0xB3)
#define REG_ADC_ATOP_5A_L       (REG_ADC_ATOP_BANK + 0xB4)
#define REG_ADC_ATOP_5A_H       (REG_ADC_ATOP_BANK + 0xB5)
#define REG_ADC_ATOP_5B_L       (REG_ADC_ATOP_BANK + 0xB6)
#define REG_ADC_ATOP_5B_H       (REG_ADC_ATOP_BANK + 0xB7)
#define REG_ADC_ATOP_5C_L       (REG_ADC_ATOP_BANK + 0xB8)
#define REG_ADC_ATOP_5C_H       (REG_ADC_ATOP_BANK + 0xB9)
#define REG_ADC_ATOP_5D_L       (REG_ADC_ATOP_BANK + 0xBA)
#define REG_ADC_ATOP_5D_H       (REG_ADC_ATOP_BANK + 0xBB)
#define REG_ADC_ATOP_5E_L       (REG_ADC_ATOP_BANK + 0xBC)
#define REG_ADC_ATOP_5E_H       (REG_ADC_ATOP_BANK + 0xBD)
#define REG_ADC_ATOP_5F_L       (REG_ADC_ATOP_BANK + 0xBE)
#define REG_ADC_ATOP_5F_H       (REG_ADC_ATOP_BANK + 0xBF)
#define REG_ADC_ATOP_60_L       (REG_ADC_ATOP_BANK + 0xC0)
#define REG_ADC_ATOP_60_H       (REG_ADC_ATOP_BANK + 0xC1)
#define REG_ADC_ATOP_61_L       (REG_ADC_ATOP_BANK + 0xC2)
#define REG_ADC_ATOP_61_H       (REG_ADC_ATOP_BANK + 0xC3)
#define REG_ADC_ATOP_62_L       (REG_ADC_ATOP_BANK + 0xC4)
#define REG_ADC_ATOP_62_H       (REG_ADC_ATOP_BANK + 0xC5)
#define REG_ADC_ATOP_63_L       (REG_ADC_ATOP_BANK + 0xC6)
#define REG_ADC_ATOP_63_H       (REG_ADC_ATOP_BANK + 0xC7)
#define REG_ADC_ATOP_64_L       (REG_ADC_ATOP_BANK + 0xC8)
#define REG_ADC_ATOP_64_H       (REG_ADC_ATOP_BANK + 0xC9)
#define REG_ADC_ATOP_65_L       (REG_ADC_ATOP_BANK + 0xCA)
#define REG_ADC_ATOP_65_H       (REG_ADC_ATOP_BANK + 0xCB)
#define REG_ADC_ATOP_66_L       (REG_ADC_ATOP_BANK + 0xCC)
#define REG_ADC_ATOP_66_H       (REG_ADC_ATOP_BANK + 0xCD)
#define REG_ADC_ATOP_67_L       (REG_ADC_ATOP_BANK + 0xCE)
#define REG_ADC_ATOP_67_H       (REG_ADC_ATOP_BANK + 0xCF)
#define REG_ADC_ATOP_68_L       (REG_ADC_ATOP_BANK + 0xD0)
#define REG_ADC_ATOP_68_H       (REG_ADC_ATOP_BANK + 0xD1)
#define REG_ADC_ATOP_69_L       (REG_ADC_ATOP_BANK + 0xD2)
#define REG_ADC_ATOP_69_H       (REG_ADC_ATOP_BANK + 0xD3)
#define REG_ADC_ATOP_6A_L       (REG_ADC_ATOP_BANK + 0xD4)
#define REG_ADC_ATOP_6A_H       (REG_ADC_ATOP_BANK + 0xD5)
#define REG_ADC_ATOP_6B_L       (REG_ADC_ATOP_BANK + 0xD6)
#define REG_ADC_ATOP_6B_H       (REG_ADC_ATOP_BANK + 0xD7)
#define REG_ADC_ATOP_6C_L       (REG_ADC_ATOP_BANK + 0xD8)
#define REG_ADC_ATOP_6C_H       (REG_ADC_ATOP_BANK + 0xD9)
#define REG_ADC_ATOP_6D_L       (REG_ADC_ATOP_BANK + 0xDA)
#define REG_ADC_ATOP_6D_H       (REG_ADC_ATOP_BANK + 0xDB)
#define REG_ADC_ATOP_6E_L       (REG_ADC_ATOP_BANK + 0xDC)
#define REG_ADC_ATOP_6E_H       (REG_ADC_ATOP_BANK + 0xDD)
#define REG_ADC_ATOP_6F_L       (REG_ADC_ATOP_BANK + 0xDE)
#define REG_ADC_ATOP_6F_H       (REG_ADC_ATOP_BANK + 0xDF)
#define REG_ADC_ATOP_70_L       (REG_ADC_ATOP_BANK + 0xE0)
#define REG_ADC_ATOP_70_H       (REG_ADC_ATOP_BANK + 0xE1)
#define REG_ADC_ATOP_71_L       (REG_ADC_ATOP_BANK + 0xE2)
#define REG_ADC_ATOP_71_H       (REG_ADC_ATOP_BANK + 0xE3)
#define REG_ADC_ATOP_72_L       (REG_ADC_ATOP_BANK + 0xE4)
#define REG_ADC_ATOP_72_H       (REG_ADC_ATOP_BANK + 0xE5)
#define REG_ADC_ATOP_73_L       (REG_ADC_ATOP_BANK + 0xE6)
#define REG_ADC_ATOP_73_H       (REG_ADC_ATOP_BANK + 0xE7)
#define REG_ADC_ATOP_74_L       (REG_ADC_ATOP_BANK + 0xE8)
#define REG_ADC_ATOP_74_H       (REG_ADC_ATOP_BANK + 0xE9)
#define REG_ADC_ATOP_75_L       (REG_ADC_ATOP_BANK + 0xEA)
#define REG_ADC_ATOP_75_H       (REG_ADC_ATOP_BANK + 0xEB)
#define REG_ADC_ATOP_76_L       (REG_ADC_ATOP_BANK + 0xEC)
#define REG_ADC_ATOP_76_H       (REG_ADC_ATOP_BANK + 0xED)
#define REG_ADC_ATOP_77_L       (REG_ADC_ATOP_BANK + 0xEE)
#define REG_ADC_ATOP_77_H       (REG_ADC_ATOP_BANK + 0xEF)
#define REG_ADC_ATOP_78_L       (REG_ADC_ATOP_BANK + 0xF0)
#define REG_ADC_ATOP_78_H       (REG_ADC_ATOP_BANK + 0xF1)
#define REG_ADC_ATOP_79_L       (REG_ADC_ATOP_BANK + 0xF2)
#define REG_ADC_ATOP_79_H       (REG_ADC_ATOP_BANK + 0xF3)
#define REG_ADC_ATOP_7A_L       (REG_ADC_ATOP_BANK + 0xF4)
#define REG_ADC_ATOP_7A_H       (REG_ADC_ATOP_BANK + 0xF5)
#define REG_ADC_ATOP_7B_L       (REG_ADC_ATOP_BANK + 0xF6)
#define REG_ADC_ATOP_7B_H       (REG_ADC_ATOP_BANK + 0xF7)
#define REG_ADC_ATOP_7C_L       (REG_ADC_ATOP_BANK + 0xF8)
#define REG_ADC_ATOP_7C_H       (REG_ADC_ATOP_BANK + 0xF9)
#define REG_ADC_ATOP_7D_L       (REG_ADC_ATOP_BANK + 0xFA)
#define REG_ADC_ATOP_7D_H       (REG_ADC_ATOP_BANK + 0xFB)
#define REG_ADC_ATOP_7E_L       (REG_ADC_ATOP_BANK + 0xFC)
#define REG_ADC_ATOP_7E_H       (REG_ADC_ATOP_BANK + 0xFD)
#define REG_ADC_ATOP_7F_L       (REG_ADC_ATOP_BANK + 0xFE)
#define REG_ADC_ATOP_7F_H       (REG_ADC_ATOP_BANK + 0xFF)

// ADC Dtop (0x26)
#define REG_ADC_DTOP_00_L       (REG_ADC_DTOP_BANK + 0x00)
#define REG_ADC_DTOP_00_H       (REG_ADC_DTOP_BANK + 0x01)
#define REG_ADC_DTOP_01_L       (REG_ADC_DTOP_BANK + 0x02)
#define REG_ADC_DTOP_01_H       (REG_ADC_DTOP_BANK + 0x03)
#define REG_ADC_DTOP_02_L       (REG_ADC_DTOP_BANK + 0x04)
#define REG_ADC_DTOP_02_H       (REG_ADC_DTOP_BANK + 0x05)
#define REG_ADC_DTOP_03_L       (REG_ADC_DTOP_BANK + 0x06)
#define REG_ADC_DTOP_03_H       (REG_ADC_DTOP_BANK + 0x07)
#define REG_ADC_DTOP_04_L       (REG_ADC_DTOP_BANK + 0x08)
#define REG_ADC_DTOP_04_H       (REG_ADC_DTOP_BANK + 0x09)
#define REG_ADC_DTOP_05_L       (REG_ADC_DTOP_BANK + 0x0A)
#define REG_ADC_DTOP_05_H       (REG_ADC_DTOP_BANK + 0x0B)
#define REG_ADC_DTOP_06_L       (REG_ADC_DTOP_BANK + 0x0C)
#define REG_ADC_DTOP_06_H       (REG_ADC_DTOP_BANK + 0x0D)
#define REG_ADC_DTOP_07_L       (REG_ADC_DTOP_BANK + 0x0E)
#define REG_ADC_DTOP_07_H       (REG_ADC_DTOP_BANK + 0x0F)
#define REG_ADC_DTOP_08_L       (REG_ADC_DTOP_BANK + 0x10)
#define REG_ADC_DTOP_08_H       (REG_ADC_DTOP_BANK + 0x11)
#define REG_ADC_DTOP_09_L       (REG_ADC_DTOP_BANK + 0x12)
#define REG_ADC_DTOP_09_H       (REG_ADC_DTOP_BANK + 0x13)
#define REG_ADC_DTOP_0A_L       (REG_ADC_DTOP_BANK + 0x14)
#define REG_ADC_DTOP_0A_H       (REG_ADC_DTOP_BANK + 0x15)
#define REG_ADC_DTOP_0B_L       (REG_ADC_DTOP_BANK + 0x16)
#define REG_ADC_DTOP_0B_H       (REG_ADC_DTOP_BANK + 0x17)
#define REG_ADC_DTOP_0C_L       (REG_ADC_DTOP_BANK + 0x18)
#define REG_ADC_DTOP_0C_H       (REG_ADC_DTOP_BANK + 0x19)
#define REG_ADC_DTOP_0D_L       (REG_ADC_DTOP_BANK + 0x1A)
#define REG_ADC_DTOP_0D_H       (REG_ADC_DTOP_BANK + 0x1B)
#define REG_ADC_DTOP_0E_L       (REG_ADC_DTOP_BANK + 0x1C)
#define REG_ADC_DTOP_0E_H       (REG_ADC_DTOP_BANK + 0x1D)
#define REG_ADC_DTOP_0F_L       (REG_ADC_DTOP_BANK + 0x1E)
#define REG_ADC_DTOP_0F_H       (REG_ADC_DTOP_BANK + 0x1F)
#define REG_ADC_DTOP_10_L       (REG_ADC_DTOP_BANK + 0x20)
#define REG_ADC_DTOP_10_H       (REG_ADC_DTOP_BANK + 0x21)
#define REG_ADC_DTOP_11_L       (REG_ADC_DTOP_BANK + 0x22)
#define REG_ADC_DTOP_11_H       (REG_ADC_DTOP_BANK + 0x23)
#define REG_ADC_DTOP_12_L       (REG_ADC_DTOP_BANK + 0x24)
#define REG_ADC_DTOP_12_H       (REG_ADC_DTOP_BANK + 0x25)
#define REG_ADC_DTOP_13_L       (REG_ADC_DTOP_BANK + 0x26)
#define REG_ADC_DTOP_13_H       (REG_ADC_DTOP_BANK + 0x27)
#define REG_ADC_DTOP_14_L       (REG_ADC_DTOP_BANK + 0x28)
#define REG_ADC_DTOP_14_H       (REG_ADC_DTOP_BANK + 0x29)
#define REG_ADC_DTOP_15_L       (REG_ADC_DTOP_BANK + 0x2A)
#define REG_ADC_DTOP_15_H       (REG_ADC_DTOP_BANK + 0x2B)
#define REG_ADC_DTOP_16_L       (REG_ADC_DTOP_BANK + 0x2C)
#define REG_ADC_DTOP_16_H       (REG_ADC_DTOP_BANK + 0x2D)
#define REG_ADC_DTOP_17_L       (REG_ADC_DTOP_BANK + 0x2E)
#define REG_ADC_DTOP_17_H       (REG_ADC_DTOP_BANK + 0x2F)
#define REG_ADC_DTOP_18_L       (REG_ADC_DTOP_BANK + 0x30)
#define REG_ADC_DTOP_18_H       (REG_ADC_DTOP_BANK + 0x31)
#define REG_ADC_DTOP_19_L       (REG_ADC_DTOP_BANK + 0x32)
#define REG_ADC_DTOP_19_H       (REG_ADC_DTOP_BANK + 0x33)
#define REG_ADC_DTOP_1A_L       (REG_ADC_DTOP_BANK + 0x34)
#define REG_ADC_DTOP_1A_H       (REG_ADC_DTOP_BANK + 0x35)
#define REG_ADC_DTOP_1B_L       (REG_ADC_DTOP_BANK + 0x36)
#define REG_ADC_DTOP_1B_H       (REG_ADC_DTOP_BANK + 0x37)
#define REG_ADC_DTOP_1C_L       (REG_ADC_DTOP_BANK + 0x38)
#define REG_ADC_DTOP_1C_H       (REG_ADC_DTOP_BANK + 0x39)
#define REG_ADC_DTOP_1D_L       (REG_ADC_DTOP_BANK + 0x3A)
#define REG_ADC_DTOP_1D_H       (REG_ADC_DTOP_BANK + 0x3B)
#define REG_ADC_DTOP_1E_L       (REG_ADC_DTOP_BANK + 0x3C)
#define REG_ADC_DTOP_1E_H       (REG_ADC_DTOP_BANK + 0x3D)
#define REG_ADC_DTOP_1F_L       (REG_ADC_DTOP_BANK + 0x3E)
#define REG_ADC_DTOP_1F_H       (REG_ADC_DTOP_BANK + 0x3F)
#define REG_ADC_DTOP_20_L       (REG_ADC_DTOP_BANK + 0x40)
#define REG_ADC_DTOP_20_H       (REG_ADC_DTOP_BANK + 0x41)
#define REG_ADC_DTOP_21_L       (REG_ADC_DTOP_BANK + 0x42)
#define REG_ADC_DTOP_21_H       (REG_ADC_DTOP_BANK + 0x43)
#define REG_ADC_DTOP_22_L       (REG_ADC_DTOP_BANK + 0x44)
#define REG_ADC_DTOP_22_H       (REG_ADC_DTOP_BANK + 0x45)
#define REG_ADC_DTOP_23_L       (REG_ADC_DTOP_BANK + 0x46)
#define REG_ADC_DTOP_23_H       (REG_ADC_DTOP_BANK + 0x47)
#define REG_ADC_DTOP_24_L       (REG_ADC_DTOP_BANK + 0x48)
#define REG_ADC_DTOP_24_H       (REG_ADC_DTOP_BANK + 0x49)
#define REG_ADC_DTOP_25_L       (REG_ADC_DTOP_BANK + 0x4A)
#define REG_ADC_DTOP_25_H       (REG_ADC_DTOP_BANK + 0x4B)
#define REG_ADC_DTOP_26_L       (REG_ADC_DTOP_BANK + 0x4C)
#define REG_ADC_DTOP_26_H       (REG_ADC_DTOP_BANK + 0x4D)
#define REG_ADC_DTOP_27_L       (REG_ADC_DTOP_BANK + 0x4E)
#define REG_ADC_DTOP_27_H       (REG_ADC_DTOP_BANK + 0x4F)
#define REG_ADC_DTOP_28_L       (REG_ADC_DTOP_BANK + 0x50)
#define REG_ADC_DTOP_28_H       (REG_ADC_DTOP_BANK + 0x51)
#define REG_ADC_DTOP_29_L       (REG_ADC_DTOP_BANK + 0x52)
#define REG_ADC_DTOP_29_H       (REG_ADC_DTOP_BANK + 0x53)
#define REG_ADC_DTOP_2A_L       (REG_ADC_DTOP_BANK + 0x54)
#define REG_ADC_DTOP_2A_H       (REG_ADC_DTOP_BANK + 0x55)
#define REG_ADC_DTOP_2B_L       (REG_ADC_DTOP_BANK + 0x56)
#define REG_ADC_DTOP_2B_H       (REG_ADC_DTOP_BANK + 0x57)
#define REG_ADC_DTOP_2C_L       (REG_ADC_DTOP_BANK + 0x58)
#define REG_ADC_DTOP_2C_H       (REG_ADC_DTOP_BANK + 0x59)
#define REG_ADC_DTOP_2D_L       (REG_ADC_DTOP_BANK + 0x5A)
#define REG_ADC_DTOP_2D_H       (REG_ADC_DTOP_BANK + 0x5B)
#define REG_ADC_DTOP_2E_L       (REG_ADC_DTOP_BANK + 0x5C)
#define REG_ADC_DTOP_2E_H       (REG_ADC_DTOP_BANK + 0x5D)
#define REG_ADC_DTOP_2F_L       (REG_ADC_DTOP_BANK + 0x5E)
#define REG_ADC_DTOP_2F_H       (REG_ADC_DTOP_BANK + 0x5F)
#define REG_ADC_DTOP_30_L       (REG_ADC_DTOP_BANK + 0x60)
#define REG_ADC_DTOP_30_H       (REG_ADC_DTOP_BANK + 0x61)
#define REG_ADC_DTOP_31_L       (REG_ADC_DTOP_BANK + 0x62)
#define REG_ADC_DTOP_31_H       (REG_ADC_DTOP_BANK + 0x63)
#define REG_ADC_DTOP_32_L       (REG_ADC_DTOP_BANK + 0x64)
#define REG_ADC_DTOP_32_H       (REG_ADC_DTOP_BANK + 0x65)
#define REG_ADC_DTOP_33_L       (REG_ADC_DTOP_BANK + 0x66)
#define REG_ADC_DTOP_33_H       (REG_ADC_DTOP_BANK + 0x67)
#define REG_ADC_DTOP_34_L       (REG_ADC_DTOP_BANK + 0x68)
#define REG_ADC_DTOP_34_H       (REG_ADC_DTOP_BANK + 0x69)
#define REG_ADC_DTOP_35_L       (REG_ADC_DTOP_BANK + 0x6A)
#define REG_ADC_DTOP_35_H       (REG_ADC_DTOP_BANK + 0x6B)
#define REG_ADC_DTOP_36_L       (REG_ADC_DTOP_BANK + 0x6C)
#define REG_ADC_DTOP_36_H       (REG_ADC_DTOP_BANK + 0x6D)
#define REG_ADC_DTOP_37_L       (REG_ADC_DTOP_BANK + 0x6E)
#define REG_ADC_DTOP_37_H       (REG_ADC_DTOP_BANK + 0x6F)
#define REG_ADC_DTOP_38_L       (REG_ADC_DTOP_BANK + 0x70)
#define REG_ADC_DTOP_38_H       (REG_ADC_DTOP_BANK + 0x71)
#define REG_ADC_DTOP_39_L       (REG_ADC_DTOP_BANK + 0x72)
#define REG_ADC_DTOP_39_H       (REG_ADC_DTOP_BANK + 0x73)
#define REG_ADC_DTOP_3A_L       (REG_ADC_DTOP_BANK + 0x74)
#define REG_ADC_DTOP_3A_H       (REG_ADC_DTOP_BANK + 0x75)
#define REG_ADC_DTOP_3B_L       (REG_ADC_DTOP_BANK + 0x76)
#define REG_ADC_DTOP_3B_H       (REG_ADC_DTOP_BANK + 0x77)
#define REG_ADC_DTOP_3C_L       (REG_ADC_DTOP_BANK + 0x78)
#define REG_ADC_DTOP_3C_H       (REG_ADC_DTOP_BANK + 0x79)
#define REG_ADC_DTOP_3D_L       (REG_ADC_DTOP_BANK + 0x7A)
#define REG_ADC_DTOP_3D_H       (REG_ADC_DTOP_BANK + 0x7B)
#define REG_ADC_DTOP_3E_L       (REG_ADC_DTOP_BANK + 0x7C)
#define REG_ADC_DTOP_3E_H       (REG_ADC_DTOP_BANK + 0x7D)
#define REG_ADC_DTOP_3F_L       (REG_ADC_DTOP_BANK + 0x7E)
#define REG_ADC_DTOP_3F_H       (REG_ADC_DTOP_BANK + 0x7F)
#define REG_ADC_DTOP_40_L       (REG_ADC_DTOP_BANK + 0x80)
#define REG_ADC_DTOP_40_H       (REG_ADC_DTOP_BANK + 0x81)
#define REG_ADC_DTOP_41_L       (REG_ADC_DTOP_BANK + 0x82)
#define REG_ADC_DTOP_41_H       (REG_ADC_DTOP_BANK + 0x83)
#define REG_ADC_DTOP_42_L       (REG_ADC_DTOP_BANK + 0x84)
#define REG_ADC_DTOP_42_H       (REG_ADC_DTOP_BANK + 0x85)
#define REG_ADC_DTOP_43_L       (REG_ADC_DTOP_BANK + 0x86)
#define REG_ADC_DTOP_43_H       (REG_ADC_DTOP_BANK + 0x87)
#define REG_ADC_DTOP_44_L       (REG_ADC_DTOP_BANK + 0x88)
#define REG_ADC_DTOP_44_H       (REG_ADC_DTOP_BANK + 0x89)
#define REG_ADC_DTOP_45_L       (REG_ADC_DTOP_BANK + 0x8A)
#define REG_ADC_DTOP_45_H       (REG_ADC_DTOP_BANK + 0x8B)
#define REG_ADC_DTOP_46_L       (REG_ADC_DTOP_BANK + 0x8C)
#define REG_ADC_DTOP_46_H       (REG_ADC_DTOP_BANK + 0x8D)
#define REG_ADC_DTOP_47_L       (REG_ADC_DTOP_BANK + 0x8E)
#define REG_ADC_DTOP_47_H       (REG_ADC_DTOP_BANK + 0x8F)
#define REG_ADC_DTOP_48_L       (REG_ADC_DTOP_BANK + 0x90)
#define REG_ADC_DTOP_48_H       (REG_ADC_DTOP_BANK + 0x91)
#define REG_ADC_DTOP_49_L       (REG_ADC_DTOP_BANK + 0x92)
#define REG_ADC_DTOP_49_H       (REG_ADC_DTOP_BANK + 0x93)
#define REG_ADC_DTOP_4A_L       (REG_ADC_DTOP_BANK + 0x94)
#define REG_ADC_DTOP_4A_H       (REG_ADC_DTOP_BANK + 0x95)
#define REG_ADC_DTOP_4B_L       (REG_ADC_DTOP_BANK + 0x96)
#define REG_ADC_DTOP_4B_H       (REG_ADC_DTOP_BANK + 0x97)
#define REG_ADC_DTOP_4C_L       (REG_ADC_DTOP_BANK + 0x98)
#define REG_ADC_DTOP_4C_H       (REG_ADC_DTOP_BANK + 0x99)
#define REG_ADC_DTOP_4D_L       (REG_ADC_DTOP_BANK + 0x9A)
#define REG_ADC_DTOP_4D_H       (REG_ADC_DTOP_BANK + 0x9B)
#define REG_ADC_DTOP_4E_L       (REG_ADC_DTOP_BANK + 0x9C)
#define REG_ADC_DTOP_4E_H       (REG_ADC_DTOP_BANK + 0x9D)
#define REG_ADC_DTOP_4F_L       (REG_ADC_DTOP_BANK + 0x9E)
#define REG_ADC_DTOP_4F_H       (REG_ADC_DTOP_BANK + 0x9F)
#define REG_ADC_DTOP_50_L       (REG_ADC_DTOP_BANK + 0xA0)
#define REG_ADC_DTOP_50_H       (REG_ADC_DTOP_BANK + 0xA1)
#define REG_ADC_DTOP_51_L       (REG_ADC_DTOP_BANK + 0xA2)
#define REG_ADC_DTOP_51_H       (REG_ADC_DTOP_BANK + 0xA3)
#define REG_ADC_DTOP_52_L       (REG_ADC_DTOP_BANK + 0xA4)
#define REG_ADC_DTOP_52_H       (REG_ADC_DTOP_BANK + 0xA5)
#define REG_ADC_DTOP_53_L       (REG_ADC_DTOP_BANK + 0xA6)
#define REG_ADC_DTOP_53_H       (REG_ADC_DTOP_BANK + 0xA7)
#define REG_ADC_DTOP_54_L       (REG_ADC_DTOP_BANK + 0xA8)
#define REG_ADC_DTOP_54_H       (REG_ADC_DTOP_BANK + 0xA9)
#define REG_ADC_DTOP_55_L       (REG_ADC_DTOP_BANK + 0xAA)
#define REG_ADC_DTOP_55_H       (REG_ADC_DTOP_BANK + 0xAB)
#define REG_ADC_DTOP_56_L       (REG_ADC_DTOP_BANK + 0xAC)
#define REG_ADC_DTOP_56_H       (REG_ADC_DTOP_BANK + 0xAD)
#define REG_ADC_DTOP_57_L       (REG_ADC_DTOP_BANK + 0xAE)
#define REG_ADC_DTOP_57_H       (REG_ADC_DTOP_BANK + 0xAF)
#define REG_ADC_DTOP_58_L       (REG_ADC_DTOP_BANK + 0xB0)
#define REG_ADC_DTOP_58_H       (REG_ADC_DTOP_BANK + 0xB1)
#define REG_ADC_DTOP_59_L       (REG_ADC_DTOP_BANK + 0xB2)
#define REG_ADC_DTOP_59_H       (REG_ADC_DTOP_BANK + 0xB3)
#define REG_ADC_DTOP_5A_L       (REG_ADC_DTOP_BANK + 0xB4)
#define REG_ADC_DTOP_5A_H       (REG_ADC_DTOP_BANK + 0xB5)
#define REG_ADC_DTOP_5B_L       (REG_ADC_DTOP_BANK + 0xB6)
#define REG_ADC_DTOP_5B_H       (REG_ADC_DTOP_BANK + 0xB7)
#define REG_ADC_DTOP_5C_L       (REG_ADC_DTOP_BANK + 0xB8)
#define REG_ADC_DTOP_5C_H       (REG_ADC_DTOP_BANK + 0xB9)
#define REG_ADC_DTOP_5D_L       (REG_ADC_DTOP_BANK + 0xBA)
#define REG_ADC_DTOP_5D_H       (REG_ADC_DTOP_BANK + 0xBB)
#define REG_ADC_DTOP_5E_L       (REG_ADC_DTOP_BANK + 0xBC)
#define REG_ADC_DTOP_5E_H       (REG_ADC_DTOP_BANK + 0xBD)
#define REG_ADC_DTOP_5F_L       (REG_ADC_DTOP_BANK + 0xBE)
#define REG_ADC_DTOP_5F_H       (REG_ADC_DTOP_BANK + 0xBF)
#define REG_ADC_DTOP_60_L       (REG_ADC_DTOP_BANK + 0xC0)
#define REG_ADC_DTOP_60_H       (REG_ADC_DTOP_BANK + 0xC1)
#define REG_ADC_DTOP_61_L       (REG_ADC_DTOP_BANK + 0xC2)
#define REG_ADC_DTOP_61_H       (REG_ADC_DTOP_BANK + 0xC3)
#define REG_ADC_DTOP_62_L       (REG_ADC_DTOP_BANK + 0xC4)
#define REG_ADC_DTOP_62_H       (REG_ADC_DTOP_BANK + 0xC5)
#define REG_ADC_DTOP_63_L       (REG_ADC_DTOP_BANK + 0xC6)
#define REG_ADC_DTOP_63_H       (REG_ADC_DTOP_BANK + 0xC7)
#define REG_ADC_DTOP_64_L       (REG_ADC_DTOP_BANK + 0xC8)
#define REG_ADC_DTOP_64_H       (REG_ADC_DTOP_BANK + 0xC9)
#define REG_ADC_DTOP_65_L       (REG_ADC_DTOP_BANK + 0xCA)
#define REG_ADC_DTOP_65_H       (REG_ADC_DTOP_BANK + 0xCB)
#define REG_ADC_DTOP_66_L       (REG_ADC_DTOP_BANK + 0xCC)
#define REG_ADC_DTOP_66_H       (REG_ADC_DTOP_BANK + 0xCD)
#define REG_ADC_DTOP_67_L       (REG_ADC_DTOP_BANK + 0xCE)
#define REG_ADC_DTOP_67_H       (REG_ADC_DTOP_BANK + 0xCF)
#define REG_ADC_DTOP_68_L       (REG_ADC_DTOP_BANK + 0xD0)
#define REG_ADC_DTOP_68_H       (REG_ADC_DTOP_BANK + 0xD1)
#define REG_ADC_DTOP_69_L       (REG_ADC_DTOP_BANK + 0xD2)
#define REG_ADC_DTOP_69_H       (REG_ADC_DTOP_BANK + 0xD3)
#define REG_ADC_DTOP_6A_L       (REG_ADC_DTOP_BANK + 0xD4)
#define REG_ADC_DTOP_6A_H       (REG_ADC_DTOP_BANK + 0xD5)
#define REG_ADC_DTOP_6B_L       (REG_ADC_DTOP_BANK + 0xD6)
#define REG_ADC_DTOP_6B_H       (REG_ADC_DTOP_BANK + 0xD7)
#define REG_ADC_DTOP_6C_L       (REG_ADC_DTOP_BANK + 0xD8)
#define REG_ADC_DTOP_6C_H       (REG_ADC_DTOP_BANK + 0xD9)
#define REG_ADC_DTOP_6D_L       (REG_ADC_DTOP_BANK + 0xDA)
#define REG_ADC_DTOP_6D_H       (REG_ADC_DTOP_BANK + 0xDB)
#define REG_ADC_DTOP_6E_L       (REG_ADC_DTOP_BANK + 0xDC)
#define REG_ADC_DTOP_6E_H       (REG_ADC_DTOP_BANK + 0xDD)
#define REG_ADC_DTOP_6F_L       (REG_ADC_DTOP_BANK + 0xDE)
#define REG_ADC_DTOP_6F_H       (REG_ADC_DTOP_BANK + 0xDF)
#define REG_ADC_DTOP_70_L       (REG_ADC_DTOP_BANK + 0xE0)
#define REG_ADC_DTOP_70_H       (REG_ADC_DTOP_BANK + 0xE1)
#define REG_ADC_DTOP_71_L       (REG_ADC_DTOP_BANK + 0xE2)
#define REG_ADC_DTOP_71_H       (REG_ADC_DTOP_BANK + 0xE3)
#define REG_ADC_DTOP_72_L       (REG_ADC_DTOP_BANK + 0xE4)
#define REG_ADC_DTOP_72_H       (REG_ADC_DTOP_BANK + 0xE5)
#define REG_ADC_DTOP_73_L       (REG_ADC_DTOP_BANK + 0xE6)
#define REG_ADC_DTOP_73_H       (REG_ADC_DTOP_BANK + 0xE7)
#define REG_ADC_DTOP_74_L       (REG_ADC_DTOP_BANK + 0xE8)
#define REG_ADC_DTOP_74_H       (REG_ADC_DTOP_BANK + 0xE9)
#define REG_ADC_DTOP_75_L       (REG_ADC_DTOP_BANK + 0xEA)
#define REG_ADC_DTOP_75_H       (REG_ADC_DTOP_BANK + 0xEB)
#define REG_ADC_DTOP_76_L       (REG_ADC_DTOP_BANK + 0xEC)
#define REG_ADC_DTOP_76_H       (REG_ADC_DTOP_BANK + 0xED)
#define REG_ADC_DTOP_77_L       (REG_ADC_DTOP_BANK + 0xEE)
#define REG_ADC_DTOP_77_H       (REG_ADC_DTOP_BANK + 0xEF)

#define REG_ADC_DTOP_FE_L       (REG_ADC_DTOP_BANK + 0xFF)    // for delay loop

//=============================================================
//ADC DTOP
#define REG_ADC_DTOPB_00_L        (REG_ADC_DTOPB_BASE + 0x00)
#define REG_ADC_DTOPB_00_H        (REG_ADC_DTOPB_BASE + 0x01)
#define REG_ADC_DTOPB_01_L        (REG_ADC_DTOPB_BASE + 0x02)
#define REG_ADC_DTOPB_01_H        (REG_ADC_DTOPB_BASE + 0x03)
#define REG_ADC_DTOPB_02_L        (REG_ADC_DTOPB_BASE + 0x04)
#define REG_ADC_DTOPB_02_H        (REG_ADC_DTOPB_BASE + 0x05)
#define REG_ADC_DTOPB_03_L        (REG_ADC_DTOPB_BASE + 0x06)
#define REG_ADC_DTOPB_03_H        (REG_ADC_DTOPB_BASE + 0x07)
#define REG_ADC_DTOPB_04_L        (REG_ADC_DTOPB_BASE + 0x08)
#define REG_ADC_DTOPB_04_H        (REG_ADC_DTOPB_BASE + 0x09)
#define REG_ADC_DTOPB_05_L        (REG_ADC_DTOPB_BASE + 0x0A)
#define REG_ADC_DTOPB_05_H        (REG_ADC_DTOPB_BASE + 0x0B)
#define REG_ADC_DTOPB_06_L        (REG_ADC_DTOPB_BASE + 0x0C)
#define REG_ADC_DTOPB_06_H        (REG_ADC_DTOPB_BASE + 0x0D)
#define REG_ADC_DTOPB_07_L        (REG_ADC_DTOPB_BASE + 0x0E)
#define REG_ADC_DTOPB_07_H        (REG_ADC_DTOPB_BASE + 0x0F)
#define REG_ADC_DTOPB_08_L        (REG_ADC_DTOPB_BASE + 0x10)
#define REG_ADC_DTOPB_08_H        (REG_ADC_DTOPB_BASE + 0x11)
#define REG_ADC_DTOPB_09_L        (REG_ADC_DTOPB_BASE + 0x12)
#define REG_ADC_DTOPB_09_H        (REG_ADC_DTOPB_BASE + 0x13)
#define REG_ADC_DTOPB_0A_L        (REG_ADC_DTOPB_BASE + 0x14)
#define REG_ADC_DTOPB_0A_H        (REG_ADC_DTOPB_BASE + 0x15)
#define REG_ADC_DTOPB_0B_L        (REG_ADC_DTOPB_BASE + 0x16)
#define REG_ADC_DTOPB_0B_H        (REG_ADC_DTOPB_BASE + 0x17)
#define REG_ADC_DTOPB_0C_L       (REG_ADC_DTOPB_BASE + 0x18)
#define REG_ADC_DTOPB_0C_H       (REG_ADC_DTOPB_BASE + 0x19)
#define REG_ADC_DTOPB_0D_L       (REG_ADC_DTOPB_BASE + 0x1A)
#define REG_ADC_DTOPB_0D_H       (REG_ADC_DTOPB_BASE + 0x1B)
#define REG_ADC_DTOPB_0E_L       (REG_ADC_DTOPB_BASE + 0x1C)
#define REG_ADC_DTOPB_0E_H       (REG_ADC_DTOPB_BASE + 0x1D)
#define REG_ADC_DTOPB_0F_L       (REG_ADC_DTOPB_BASE + 0x1E)
#define REG_ADC_DTOPB_0F_H       (REG_ADC_DTOPB_BASE + 0x1F)
#define REG_ADC_DTOPB_10_L       (REG_ADC_DTOPB_BASE + 0x20)
#define REG_ADC_DTOPB_10_H       (REG_ADC_DTOPB_BASE + 0x21)
#define REG_ADC_DTOPB_11_L       (REG_ADC_DTOPB_BASE + 0x22)
#define REG_ADC_DTOPB_11_H       (REG_ADC_DTOPB_BASE + 0x23)
#define REG_ADC_DTOPB_12_L       (REG_ADC_DTOPB_BASE + 0x24)
#define REG_ADC_DTOPB_12_H       (REG_ADC_DTOPB_BASE + 0x25)
#define REG_ADC_DTOPB_13_L       (REG_ADC_DTOPB_BASE + 0x26)
#define REG_ADC_DTOPB_13_H       (REG_ADC_DTOPB_BASE + 0x27)
#define REG_ADC_DTOPB_14_L       (REG_ADC_DTOPB_BASE + 0x28)
#define REG_ADC_DTOPB_14_H       (REG_ADC_DTOPB_BASE + 0x29)
#define REG_ADC_DTOPB_15_L       (REG_ADC_DTOPB_BASE + 0x2A)
#define REG_ADC_DTOPB_15_H       (REG_ADC_DTOPB_BASE + 0x2B)
#define REG_ADC_DTOPB_16_L       (REG_ADC_DTOPB_BASE + 0x2C)
#define REG_ADC_DTOPB_16_H       (REG_ADC_DTOPB_BASE + 0x2D)
#define REG_ADC_DTOPB_17_L       (REG_ADC_DTOPB_BASE + 0x2E)
#define REG_ADC_DTOPB_17_H       (REG_ADC_DTOPB_BASE + 0x2F)
#define REG_ADC_DTOPB_18_L       (REG_ADC_DTOPB_BASE + 0x30)
#define REG_ADC_DTOPB_18_H       (REG_ADC_DTOPB_BASE + 0x31)
#define REG_ADC_DTOPB_19_L       (REG_ADC_DTOPB_BASE + 0x32)
#define REG_ADC_DTOPB_19_H       (REG_ADC_DTOPB_BASE + 0x33)
#define REG_ADC_DTOPB_1A_L       (REG_ADC_DTOPB_BASE + 0x34)
#define REG_ADC_DTOPB_1A_H       (REG_ADC_DTOPB_BASE + 0x35)
#define REG_ADC_DTOPB_1B_L       (REG_ADC_DTOPB_BASE + 0x36)
#define REG_ADC_DTOPB_1B_H       (REG_ADC_DTOPB_BASE + 0x37)
#define REG_ADC_DTOPB_1C_L       (REG_ADC_DTOPB_BASE + 0x38)
#define REG_ADC_DTOPB_1C_H       (REG_ADC_DTOPB_BASE + 0x39)
#define REG_ADC_DTOPB_1D_L       (REG_ADC_DTOPB_BASE + 0x3A)
#define REG_ADC_DTOPB_1D_H       (REG_ADC_DTOPB_BASE + 0x3B)
#define REG_ADC_DTOPB_1E_L       (REG_ADC_DTOPB_BASE + 0x3C)
#define REG_ADC_DTOPB_1E_H       (REG_ADC_DTOPB_BASE + 0x3D)
#define REG_ADC_DTOPB_1F_L       (REG_ADC_DTOPB_BASE + 0x3E)
#define REG_ADC_DTOPB_1F_H       (REG_ADC_DTOPB_BASE + 0x3F)
#define REG_ADC_DTOPB_20_L       (REG_ADC_DTOPB_BASE + 0x40)
#define REG_ADC_DTOPB_20_H       (REG_ADC_DTOPB_BASE + 0x41)
#define REG_ADC_DTOPB_21_L       (REG_ADC_DTOPB_BASE + 0x42)
#define REG_ADC_DTOPB_21_H       (REG_ADC_DTOPB_BASE + 0x43)
#define REG_ADC_DTOPB_22_L       (REG_ADC_DTOPB_BASE + 0x44)
#define REG_ADC_DTOPB_22_H       (REG_ADC_DTOPB_BASE + 0x45)
#define REG_ADC_DTOPB_23_L       (REG_ADC_DTOPB_BASE + 0x46)
#define REG_ADC_DTOPB_23_H       (REG_ADC_DTOPB_BASE + 0x47)
#define REG_ADC_DTOPB_24_L       (REG_ADC_DTOPB_BASE + 0x48)
#define REG_ADC_DTOPB_24_H       (REG_ADC_DTOPB_BASE + 0x49)
#define REG_ADC_DTOPB_25_L       (REG_ADC_DTOPB_BASE + 0x4A)
#define REG_ADC_DTOPB_25_H       (REG_ADC_DTOPB_BASE + 0x4B)
#define REG_ADC_DTOPB_26_L       (REG_ADC_DTOPB_BASE + 0x4C)
#define REG_ADC_DTOPB_26_H       (REG_ADC_DTOPB_BASE + 0x4D)
#define REG_ADC_DTOPB_27_L       (REG_ADC_DTOPB_BASE + 0x4E)
#define REG_ADC_DTOPB_27_H       (REG_ADC_DTOPB_BASE + 0x4F)
#define REG_ADC_DTOPB_28_L       (REG_ADC_DTOPB_BASE + 0x50)
#define REG_ADC_DTOPB_28_H       (REG_ADC_DTOPB_BASE + 0x51)
#define REG_ADC_DTOPB_29_L       (REG_ADC_DTOPB_BASE + 0x52)
#define REG_ADC_DTOPB_29_H       (REG_ADC_DTOPB_BASE + 0x53)
#define REG_ADC_DTOPB_2A_L       (REG_ADC_DTOPB_BASE + 0x54)
#define REG_ADC_DTOPB_2A_H       (REG_ADC_DTOPB_BASE + 0x55)
#define REG_ADC_DTOPB_2B_L       (REG_ADC_DTOPB_BASE + 0x56)
#define REG_ADC_DTOPB_2B_H       (REG_ADC_DTOPB_BASE + 0x57)
#define REG_ADC_DTOPB_2C_L       (REG_ADC_DTOPB_BASE + 0x58)
#define REG_ADC_DTOPB_2C_H       (REG_ADC_DTOPB_BASE + 0x59)
#define REG_ADC_DTOPB_2D_L       (REG_ADC_DTOPB_BASE + 0x5A)
#define REG_ADC_DTOPB_2D_H       (REG_ADC_DTOPB_BASE + 0x5B)
#define REG_ADC_DTOPB_2E_L       (REG_ADC_DTOPB_BASE + 0x5C)
#define REG_ADC_DTOPB_2E_H       (REG_ADC_DTOPB_BASE + 0x5D)
#define REG_ADC_DTOPB_2F_L       (REG_ADC_DTOPB_BASE + 0x5E)
#define REG_ADC_DTOPB_2F_H       (REG_ADC_DTOPB_BASE + 0x5F)
#define REG_ADC_DTOPB_30_L       (REG_ADC_DTOPB_BASE + 0x60)
#define REG_ADC_DTOPB_30_H       (REG_ADC_DTOPB_BASE + 0x61)
#define REG_ADC_DTOPB_31_L       (REG_ADC_DTOPB_BASE + 0x62)
#define REG_ADC_DTOPB_31_H       (REG_ADC_DTOPB_BASE + 0x63)
#define REG_ADC_DTOPB_32_L       (REG_ADC_DTOPB_BASE + 0x64)
#define REG_ADC_DTOPB_32_H       (REG_ADC_DTOPB_BASE + 0x65)
#define REG_ADC_DTOPB_33_L       (REG_ADC_DTOPB_BASE + 0x66)
#define REG_ADC_DTOPB_33_H       (REG_ADC_DTOPB_BASE + 0x67)
#define REG_ADC_DTOPB_34_L       (REG_ADC_DTOPB_BASE + 0x68)
#define REG_ADC_DTOPB_34_H       (REG_ADC_DTOPB_BASE + 0x69)
#define REG_ADC_DTOPB_35_L       (REG_ADC_DTOPB_BASE + 0x6A)
#define REG_ADC_DTOPB_35_H       (REG_ADC_DTOPB_BASE + 0x6B)
#define REG_ADC_DTOPB_36_L       (REG_ADC_DTOPB_BASE + 0x6C)
#define REG_ADC_DTOPB_36_H       (REG_ADC_DTOPB_BASE + 0x6D)
#define REG_ADC_DTOPB_37_L       (REG_ADC_DTOPB_BASE + 0x6E)
#define REG_ADC_DTOPB_37_H       (REG_ADC_DTOPB_BASE + 0x6F)
#define REG_ADC_DTOPB_38_L       (REG_ADC_DTOPB_BASE + 0x70)
#define REG_ADC_DTOPB_38_H       (REG_ADC_DTOPB_BASE + 0x71)
#define REG_ADC_DTOPB_39_L       (REG_ADC_DTOPB_BASE + 0x72)
#define REG_ADC_DTOPB_39_H       (REG_ADC_DTOPB_BASE + 0x73)
#define REG_ADC_DTOPB_3A_L       (REG_ADC_DTOPB_BASE + 0x74)
#define REG_ADC_DTOPB_3A_H       (REG_ADC_DTOPB_BASE + 0x75)
#define REG_ADC_DTOPB_3B_L       (REG_ADC_DTOPB_BASE + 0x76)
#define REG_ADC_DTOPB_3B_H       (REG_ADC_DTOPB_BASE + 0x77)
#define REG_ADC_DTOPB_3C_L       (REG_ADC_DTOPB_BASE + 0x78)
#define REG_ADC_DTOPB_3C_H       (REG_ADC_DTOPB_BASE + 0x79)
#define REG_ADC_DTOPB_3D_L       (REG_ADC_DTOPB_BASE + 0x7A)
#define REG_ADC_DTOPB_3D_H       (REG_ADC_DTOPB_BASE + 0x7B)
#define REG_ADC_DTOPB_3E_L       (REG_ADC_DTOPB_BASE + 0x7C)
#define REG_ADC_DTOPB_3E_H       (REG_ADC_DTOPB_BASE + 0x7D)
#define REG_ADC_DTOPB_3F_L       (REG_ADC_DTOPB_BASE + 0x7E)
#define REG_ADC_DTOPB_3F_H       (REG_ADC_DTOPB_BASE + 0x7F)
#define REG_ADC_DTOPB_40_L       (REG_ADC_DTOPB_BASE + 0x80)
#define REG_ADC_DTOPB_40_H       (REG_ADC_DTOPB_BASE + 0x81)
#define REG_ADC_DTOPB_41_L       (REG_ADC_DTOPB_BASE + 0x82)
#define REG_ADC_DTOPB_41_H       (REG_ADC_DTOPB_BASE + 0x83)
#define REG_ADC_DTOPB_42_L       (REG_ADC_DTOPB_BASE + 0x84)
#define REG_ADC_DTOPB_42_H       (REG_ADC_DTOPB_BASE + 0x85)
#define REG_ADC_DTOPB_43_L       (REG_ADC_DTOPB_BASE + 0x86)
#define REG_ADC_DTOPB_43_H       (REG_ADC_DTOPB_BASE + 0x87)
#define REG_ADC_DTOPB_44_L       (REG_ADC_DTOPB_BASE + 0x88)
#define REG_ADC_DTOPB_44_H       (REG_ADC_DTOPB_BASE + 0x89)
#define REG_ADC_DTOPB_45_L       (REG_ADC_DTOPB_BASE + 0x8A)
#define REG_ADC_DTOPB_45_H       (REG_ADC_DTOPB_BASE + 0x8B)
#define REG_ADC_DTOPB_46_L       (REG_ADC_DTOPB_BASE + 0x8C)
#define REG_ADC_DTOPB_46_H       (REG_ADC_DTOPB_BASE + 0x8D)
#define REG_ADC_DTOPB_47_L       (REG_ADC_DTOPB_BASE + 0x8E)
#define REG_ADC_DTOPB_47_H       (REG_ADC_DTOPB_BASE + 0x8F)
#define REG_ADC_DTOPB_48_L       (REG_ADC_DTOPB_BASE + 0x90)
#define REG_ADC_DTOPB_48_H       (REG_ADC_DTOPB_BASE + 0x91)
#define REG_ADC_DTOPB_49_L       (REG_ADC_DTOPB_BASE + 0x92)
#define REG_ADC_DTOPB_49_H       (REG_ADC_DTOPB_BASE + 0x93)
#define REG_ADC_DTOPB_4A_L       (REG_ADC_DTOPB_BASE + 0x94)
#define REG_ADC_DTOPB_4A_H       (REG_ADC_DTOPB_BASE + 0x95)
#define REG_ADC_DTOPB_4B_L       (REG_ADC_DTOPB_BASE + 0x96)
#define REG_ADC_DTOPB_4B_H       (REG_ADC_DTOPB_BASE + 0x97)
#define REG_ADC_DTOPB_4C_L       (REG_ADC_DTOPB_BASE + 0x98)
#define REG_ADC_DTOPB_4C_H       (REG_ADC_DTOPB_BASE + 0x99)
#define REG_ADC_DTOPB_4D_L       (REG_ADC_DTOPB_BASE + 0x9A)
#define REG_ADC_DTOPB_4D_H       (REG_ADC_DTOPB_BASE + 0x9B)
#define REG_ADC_DTOPB_4E_L       (REG_ADC_DTOPB_BASE + 0x9C)
#define REG_ADC_DTOPB_4E_H       (REG_ADC_DTOPB_BASE + 0x9D)
#define REG_ADC_DTOPB_4F_L       (REG_ADC_DTOPB_BASE + 0x9E)
#define REG_ADC_DTOPB_4F_H       (REG_ADC_DTOPB_BASE + 0x9F)
#define REG_ADC_DTOPB_50_L       (REG_ADC_DTOPB_BASE + 0xA0)
#define REG_ADC_DTOPB_50_H       (REG_ADC_DTOPB_BASE + 0xA1)
#define REG_ADC_DTOPB_51_L       (REG_ADC_DTOPB_BASE + 0xA2)
#define REG_ADC_DTOPB_51_H       (REG_ADC_DTOPB_BASE + 0xA3)
#define REG_ADC_DTOPB_52_L       (REG_ADC_DTOPB_BASE + 0xA4)
#define REG_ADC_DTOPB_52_H       (REG_ADC_DTOPB_BASE + 0xA5)
#define REG_ADC_DTOPB_53_L       (REG_ADC_DTOPB_BASE + 0xA6)
#define REG_ADC_DTOPB_53_H       (REG_ADC_DTOPB_BASE + 0xA7)
#define REG_ADC_DTOPB_54_L       (REG_ADC_DTOPB_BASE + 0xA8)
#define REG_ADC_DTOPB_54_H       (REG_ADC_DTOPB_BASE + 0xA9)
#define REG_ADC_DTOPB_55_L       (REG_ADC_DTOPB_BASE + 0xAA)
#define REG_ADC_DTOPB_55_H       (REG_ADC_DTOPB_BASE + 0xAB)
#define REG_ADC_DTOPB_56_L       (REG_ADC_DTOPB_BASE + 0xAC)
#define REG_ADC_DTOPB_56_H       (REG_ADC_DTOPB_BASE + 0xAD)
#define REG_ADC_DTOPB_57_L       (REG_ADC_DTOPB_BASE + 0xAE)
#define REG_ADC_DTOPB_57_H       (REG_ADC_DTOPB_BASE + 0xAF)
#define REG_ADC_DTOPB_58_L       (REG_ADC_DTOPB_BASE + 0xB0)
#define REG_ADC_DTOPB_58_H       (REG_ADC_DTOPB_BASE + 0xB1)
#define REG_ADC_DTOPB_59_L       (REG_ADC_DTOPB_BASE + 0xB2)
#define REG_ADC_DTOPB_59_H       (REG_ADC_DTOPB_BASE + 0xB3)
#define REG_ADC_DTOPB_5A_L       (REG_ADC_DTOPB_BASE + 0xB4)
#define REG_ADC_DTOPB_5A_H       (REG_ADC_DTOPB_BASE + 0xB5)
#define REG_ADC_DTOPB_5B_L       (REG_ADC_DTOPB_BASE + 0xB6)
#define REG_ADC_DTOPB_5B_H       (REG_ADC_DTOPB_BASE + 0xB7)
#define REG_ADC_DTOPB_5C_L       (REG_ADC_DTOPB_BASE + 0xB8)
#define REG_ADC_DTOPB_5C_H       (REG_ADC_DTOPB_BASE + 0xB9)
#define REG_ADC_DTOPB_5D_L       (REG_ADC_DTOPB_BASE + 0xBA)
#define REG_ADC_DTOPB_5D_H       (REG_ADC_DTOPB_BASE + 0xBB)
#define REG_ADC_DTOPB_5E_L       (REG_ADC_DTOPB_BASE + 0xBC)
#define REG_ADC_DTOPB_5E_H       (REG_ADC_DTOPB_BASE + 0xBD)
#define REG_ADC_DTOPB_5F_L       (REG_ADC_DTOPB_BASE + 0xBE)
#define REG_ADC_DTOPB_5F_H       (REG_ADC_DTOPB_BASE + 0xBF)
#define REG_ADC_DTOPB_60_L       (REG_ADC_DTOPB_BASE + 0xC0)
#define REG_ADC_DTOPB_60_H       (REG_ADC_DTOPB_BASE + 0xC1)
#define REG_ADC_DTOPB_61_L       (REG_ADC_DTOPB_BASE + 0xC2)
#define REG_ADC_DTOPB_61_H       (REG_ADC_DTOPB_BASE + 0xC3)
#define REG_ADC_DTOPB_62_L       (REG_ADC_DTOPB_BASE + 0xC4)
#define REG_ADC_DTOPB_62_H       (REG_ADC_DTOPB_BASE + 0xC5)
#define REG_ADC_DTOPB_63_L       (REG_ADC_DTOPB_BASE + 0xC6)
#define REG_ADC_DTOPB_63_H       (REG_ADC_DTOPB_BASE + 0xC7)
#define REG_ADC_DTOPB_64_L       (REG_ADC_DTOPB_BASE + 0xC8)
#define REG_ADC_DTOPB_64_H       (REG_ADC_DTOPB_BASE + 0xC9)
#define REG_ADC_DTOPB_65_L       (REG_ADC_DTOPB_BASE + 0xCA)
#define REG_ADC_DTOPB_65_H       (REG_ADC_DTOPB_BASE + 0xCB)
#define REG_ADC_DTOPB_66_L       (REG_ADC_DTOPB_BASE + 0xCC)
#define REG_ADC_DTOPB_66_H       (REG_ADC_DTOPB_BASE + 0xCD)
#define REG_ADC_DTOPB_67_L       (REG_ADC_DTOPB_BASE + 0xCE)
#define REG_ADC_DTOPB_67_H       (REG_ADC_DTOPB_BASE + 0xCF)
#define REG_ADC_DTOPB_68_L       (REG_ADC_DTOPB_BASE + 0xD0)
#define REG_ADC_DTOPB_68_H       (REG_ADC_DTOPB_BASE + 0xD1)
#define REG_ADC_DTOPB_69_L       (REG_ADC_DTOPB_BASE + 0xD2)
#define REG_ADC_DTOPB_69_H       (REG_ADC_DTOPB_BASE + 0xD3)
#define REG_ADC_DTOPB_6A_L       (REG_ADC_DTOPB_BASE + 0xD4)
#define REG_ADC_DTOPB_6A_H       (REG_ADC_DTOPB_BASE + 0xD5)
#define REG_ADC_DTOPB_6B_L       (REG_ADC_DTOPB_BASE + 0xD6)
#define REG_ADC_DTOPB_6B_H       (REG_ADC_DTOPB_BASE + 0xD7)
#define REG_ADC_DTOPB_6C_L       (REG_ADC_DTOPB_BASE + 0xD8)
#define REG_ADC_DTOPB_6C_H       (REG_ADC_DTOPB_BASE + 0xD9)
#define REG_ADC_DTOPB_6D_L       (REG_ADC_DTOPB_BASE + 0xDA)
#define REG_ADC_DTOPB_6D_H       (REG_ADC_DTOPB_BASE + 0xDB)
#define REG_ADC_DTOPB_6E_L       (REG_ADC_DTOPB_BASE + 0xDC)
#define REG_ADC_DTOPB_6E_H       (REG_ADC_DTOPB_BASE + 0xDD)
#define REG_ADC_DTOPB_6F_L       (REG_ADC_DTOPB_BASE + 0xDE)
#define REG_ADC_DTOPB_6F_H       (REG_ADC_DTOPB_BASE + 0xDF)
#define REG_ADC_DTOPB_70_L       (REG_ADC_DTOPB_BASE + 0xE0)
#define REG_ADC_DTOPB_70_H       (REG_ADC_DTOPB_BASE + 0xE1)
#define REG_ADC_DTOPB_71_L       (REG_ADC_DTOPB_BASE + 0xE2)
#define REG_ADC_DTOPB_71_H       (REG_ADC_DTOPB_BASE + 0xE3)
#define REG_ADC_DTOPB_72_L       (REG_ADC_DTOPB_BASE + 0xE4)
#define REG_ADC_DTOPB_72_H       (REG_ADC_DTOPB_BASE + 0xE5)
#define REG_ADC_DTOPB_73_L       (REG_ADC_DTOPB_BASE + 0xE6)
#define REG_ADC_DTOPB_73_H       (REG_ADC_DTOPB_BASE + 0xE7)
#define REG_ADC_DTOPB_74_L       (REG_ADC_DTOPB_BASE + 0xE8)
#define REG_ADC_DTOPB_74_H       (REG_ADC_DTOPB_BASE + 0xE9)
#define REG_ADC_DTOPB_75_L       (REG_ADC_DTOPB_BASE + 0xEA)
#define REG_ADC_DTOPB_75_H       (REG_ADC_DTOPB_BASE + 0xEB)
#define REG_ADC_DTOPB_76_L       (REG_ADC_DTOPB_BASE + 0xEC)
#define REG_ADC_DTOPB_76_H       (REG_ADC_DTOPB_BASE + 0xED)
#define REG_ADC_DTOPB_77_L       (REG_ADC_DTOPB_BASE + 0xEE)
#define REG_ADC_DTOPB_78_L       (REG_ADC_DTOPB_BASE + 0xF0)
#define REG_ADC_DTOPB_78_H       (REG_ADC_DTOPB_BASE + 0xF1)
#define REG_ADC_DTOPB_79_L       (REG_ADC_DTOPB_BASE + 0xF2)
#define REG_ADC_DTOPB_79_H       (REG_ADC_DTOPB_BASE + 0xF3)
#define REG_ADC_DTOPB_7A_L       (REG_ADC_DTOPB_BASE + 0xF4)
#define REG_ADC_DTOPB_7A_H       (REG_ADC_DTOPB_BASE + 0xF5)
#define REG_ADC_DTOPB_7B_L       (REG_ADC_DTOPB_BASE + 0xF6)
#define REG_ADC_DTOPB_7B_H       (REG_ADC_DTOPB_BASE + 0xF7)
#define REG_ADC_DTOPB_7C_L       (REG_ADC_DTOPB_BASE + 0xF8)
#define REG_ADC_DTOPB_7C_H       (REG_ADC_DTOPB_BASE + 0xF9)
#define REG_ADC_DTOPB_7D_L       (REG_ADC_DTOPB_BASE + 0xFA)
#define REG_ADC_DTOPB_7D_H       (REG_ADC_DTOPB_BASE + 0xFB)
#define REG_ADC_DTOPB_7E_L       (REG_ADC_DTOPB_BASE + 0xFC)
#define REG_ADC_DTOPB_7E_H       (REG_ADC_DTOPB_BASE + 0xFD)
#define REG_ADC_DTOPB_7F_L       (REG_ADC_DTOPB_BASE + 0xFE)
#define REG_ADC_DTOPB_7F_H       (REG_ADC_DTOPB_BASE + 0xFF)

#define REG_ADC_DTOPB_FE_L       (REG_ADC_DTOPB_BASE + 0xFF)    // for delay loop


// ADC PM_ATOP(0x002500)
#define REG_ADC_PMATOP_04_L        (BANK_PMADC_ATOP + 0x08)
#define REG_ADC_PMATOP_04_H        (BANK_PMADC_ATOP + 0x09)
#define REG_ADC_PMATOP_27_L        (BANK_PMADC_ATOP + 0x4E)
#define REG_ADC_PMATOP_27_H        (BANK_PMADC_ATOP + 0x4F)
#define REG_ADC_PMATOP_29_L        (BANK_PMADC_ATOP + 0x52)
#define REG_ADC_PMATOP_29_H        (BANK_PMADC_ATOP + 0x53)
#define REG_ADC_PMATOP_30_L        (BANK_PMADC_ATOP + 0x60)
#define REG_ADC_PMATOP_30_H        (BANK_PMADC_ATOP + 0x61)
#define REG_ADC_PMATOP_5A_L        (BANK_PMADC_ATOP + 0xB4)
#define REG_ADC_PMATOP_5A_H        (BANK_PMADC_ATOP + 0xB5)
#define REG_ADC_PMATOP_78_L        (BANK_PMADC_ATOP + 0xF0)
#define REG_ADC_PMATOP_78_H        (BANK_PMADC_ATOP + 0xF1)
#define REG_ADC_PMATOP_79_L        (BANK_PMADC_ATOP + 0xF2)
#define REG_ADC_PMATOP_79_H        (BANK_PMADC_ATOP + 0xF3)
#define REG_ADC_PMATOP_7A_L        (BANK_PMADC_ATOP + 0xF4)
#define REG_ADC_PMATOP_7A_H        (BANK_PMADC_ATOP + 0xF5)




//scaler bank
//SC SUB BANK [00h]
#define SC00_00         0x80000000
#define SC00_01         0x80000001
#define SC00_02         0x80000002
#define SC00_03         0x80000003
#define SC00_04         0x80000004
#define SC00_05         0x80000005
#define SC00_06         0x80000006
#define SC00_07         0x80000007
#define SC00_08         0x80000008
#define SC00_09         0x80000009
#define SC00_0A         0x8000000A
#define SC00_0B         0x8000000B
#define SC00_0C         0x8000000C
#define SC00_0D         0x8000000D
#define SC00_0E         0x8000000E
#define SC00_0F         0x8000000F
#define SC00_10         0x80000010
#define SC00_11         0x80000011
#define SC00_12         0x80000012
#define SC00_13         0x80000013
#define SC00_14         0x80000014
#define SC00_15         0x80000015
#define SC00_16         0x80000016
#define SC00_17         0x80000017
#define SC00_18         0x80000018
#define SC00_19         0x80000019
#define SC00_1A         0x8000001A
#define SC00_1B         0x8000001B
#define SC00_1C         0x8000001C
#define SC00_1D         0x8000001D
#define SC00_1E         0x8000001E
#define SC00_1F         0x8000001F
#define SC00_20         0x80000020
#define SC00_21         0x80000021
#define SC00_22         0x80000022
#define SC00_23         0x80000023
#define SC00_24         0x80000024
#define SC00_25         0x80000025
#define SC00_26         0x80000026
#define SC00_27         0x80000027
#define SC00_28         0x80000028
#define SC00_29         0x80000029
#define SC00_2A         0x8000002A
#define SC00_2B         0x8000002B
#define SC00_2C         0x8000002C
#define SC00_2D         0x8000002D
#define SC00_2E         0x8000002E
#define SC00_2F         0x8000002F
#define SC00_30         0x80000030
#define SC00_31         0x80000031
#define SC00_32         0x80000032
#define SC00_33         0x80000033
#define SC00_34         0x80000034
#define SC00_35         0x80000035
#define SC00_36         0x80000036
#define SC00_37         0x80000037
#define SC00_38         0x80000038
#define SC00_39         0x80000039
#define SC00_3A         0x8000003A
#define SC00_3B         0x8000003B
#define SC00_3C         0x8000003C
#define SC00_3D         0x8000003D
#define SC00_3E         0x8000003E
#define SC00_3F         0x8000003F
#define SC00_40         0x80000040
#define SC00_41         0x80000041
#define SC00_42         0x80000042
#define SC00_43         0x80000043
#define SC00_44         0x80000044
#define SC00_45         0x80000045
#define SC00_46         0x80000046
#define SC00_47         0x80000047
#define SC00_48         0x80000048
#define SC00_49         0x80000049
#define SC00_4A         0x8000004A
#define SC00_4B         0x8000004B
#define SC00_4C         0x8000004C
#define SC00_4D         0x8000004D
#define SC00_4E         0x8000004E
#define SC00_4F         0x8000004F
#define SC00_50         0x80000050
#define SC00_51         0x80000051
#define SC00_52         0x80000052
#define SC00_53         0x80000053
#define SC00_54         0x80000054
#define SC00_55         0x80000055
#define SC00_56         0x80000056
#define SC00_57         0x80000057
#define SC00_58         0x80000058
#define SC00_59         0x80000059
#define SC00_5A         0x8000005A
#define SC00_5B         0x8000005B
#define SC00_5C         0x8000005C
#define SC00_5D         0x8000005D
#define SC00_5E         0x8000005E
#define SC00_5F         0x8000005F
#define SC00_60         0x80000060
#define SC00_61         0x80000061
#define SC00_62         0x80000062
#define SC00_63         0x80000063
#define SC00_64         0x80000064
#define SC00_65         0x80000065
#define SC00_66         0x80000066
#define SC00_67         0x80000067
#define SC00_68         0x80000068
#define SC00_69         0x80000069
#define SC00_6A         0x8000006A
#define SC00_6B         0x8000006B
#define SC00_6C         0x8000006C
#define SC00_6D         0x8000006D
#define SC00_6E         0x8000006E
#define SC00_6F         0x8000006F
#define SC00_70         0x80000070
#define SC00_71         0x80000071
#define SC00_72         0x80000072
#define SC00_73         0x80000073
#define SC00_74         0x80000074
#define SC00_75         0x80000075
#define SC00_76         0x80000076
#define SC00_77         0x80000077
#define SC00_78         0x80000078
#define SC00_79         0x80000079
#define SC00_7A         0x8000007A
#define SC00_7B         0x8000007B
#define SC00_7C         0x8000007C
#define SC00_7D         0x8000007D
#define SC00_7E         0x8000007E
#define SC00_7F         0x8000007F
#define SC00_80         0x80000080
#define SC00_81         0x80000081
#define SC00_82         0x80000082
#define SC00_83         0x80000083
#define SC00_84         0x80000084
#define SC00_85         0x80000085
#define SC00_86         0x80000086
#define SC00_87         0x80000087
#define SC00_88         0x80000088
#define SC00_89         0x80000089
#define SC00_8A         0x8000008A
#define SC00_8B         0x8000008B
#define SC00_8C         0x8000008C
#define SC00_8D         0x8000008D
#define SC00_8E         0x8000008E
#define SC00_8F         0x8000008F
#define SC00_90         0x80000090
#define SC00_91         0x80000091
#define SC00_92         0x80000092
#define SC00_93         0x80000093
#define SC00_94         0x80000094
#define SC00_95         0x80000095
#define SC00_96         0x80000096
#define SC00_97         0x80000097
#define SC00_98         0x80000098
#define SC00_99         0x80000099
#define SC00_9A         0x8000009A
#define SC00_9B         0x8000009B
#define SC00_9C         0x8000009C
#define SC00_9D         0x8000009D
#define SC00_9E         0x8000009E
#define SC00_9F         0x8000009F
#define SC00_A0         0x800000A0
#define SC00_A1         0x800000A1
#define SC00_A2         0x800000A2
#define SC00_A3         0x800000A3
#define SC00_A4         0x800000A4
#define SC00_A5         0x800000A5
#define SC00_A6         0x800000A6
#define SC00_A7         0x800000A7
#define SC00_A8         0x800000A8
#define SC00_A9         0x800000A9
#define SC00_AA         0x800000AA
#define SC00_AB         0x800000AB
#define SC00_AC         0x800000AC
#define SC00_AD         0x800000AD
#define SC00_AE         0x800000AE
#define SC00_AF         0x800000AF
#define SC00_B0         0x800000B0
#define SC00_B1         0x800000B1
#define SC00_B2         0x800000B2
#define SC00_B3         0x800000B3
#define SC00_B4         0x800000B4
#define SC00_B5         0x800000B5
#define SC00_B6         0x800000B6
#define SC00_B7         0x800000B7
#define SC00_B8         0x800000B8
#define SC00_B9         0x800000B9
#define SC00_BA         0x800000BA
#define SC00_BB         0x800000BB
#define SC00_BC         0x800000BC
#define SC00_BD         0x800000BD
#define SC00_BE         0x800000BE
#define SC00_BF         0x800000BF
#define SC00_C0         0x800000C0
#define SC00_C1         0x800000C1
#define SC00_C2         0x800000C2
#define SC00_C3         0x800000C3
#define SC00_C4         0x800000C4
#define SC00_C5         0x800000C5
#define SC00_C6         0x800000C6
#define SC00_C7         0x800000C7
#define SC00_C8         0x800000C8
#define SC00_C9         0x800000C9
#define SC00_CA         0x800000CA
#define SC00_CB         0x800000CB
#define SC00_CC         0x800000CC
#define SC00_CD         0x800000CD
#define SC00_CE         0x800000CE
#define SC00_CF         0x800000CF
#define SC00_D0         0x800000D0
#define SC00_D1         0x800000D1
#define SC00_D2         0x800000D2
#define SC00_D3         0x800000D3
#define SC00_D4         0x800000D4
#define SC00_D5         0x800000D5
#define SC00_D6         0x800000D6
#define SC00_D7         0x800000D7
#define SC00_D8         0x800000D8
#define SC00_D9         0x800000D9
#define SC00_DA         0x800000DA
#define SC00_DB         0x800000DB
#define SC00_DC         0x800000DC
#define SC00_DD         0x800000DD
#define SC00_DE         0x800000DE
#define SC00_DF         0x800000DF
#define SC00_E0         0x800000E0
#define SC00_E1         0x800000E1
#define SC00_E2         0x800000E2
#define SC00_E3         0x800000E3
#define SC00_E4         0x800000E4
#define SC00_E5         0x800000E5
#define SC00_E6         0x800000E6
#define SC00_E7         0x800000E7
#define SC00_E8         0x800000E8
#define SC00_E9         0x800000E9
#define SC00_EA         0x800000EA
#define SC00_EB         0x800000EB
#define SC00_EC         0x800000EC
#define SC00_ED         0x800000ED
#define SC00_EE         0x800000EE
#define SC00_EF         0x800000EF
#define SC00_F0         0x800000F0
#define SC00_F1         0x800000F1
#define SC00_F2         0x800000F2
#define SC00_F3         0x800000F3
#define SC00_F4         0x800000F4
#define SC00_F5         0x800000F5
#define SC00_F6         0x800000F6
#define SC00_F7         0x800000F7
#define SC00_F8         0x800000F8
#define SC00_F9         0x800000F9
#define SC00_FA         0x800000FA
#define SC00_FB         0x800000FB
#define SC00_FC         0x800000FC
#define SC00_FD         0x800000FD
#define SC00_FE         0x800000FE
#define SC00_FF         0x800000FF
//SC SUB BANK [01h]
#define SC01_00         0x81000000
#define SC01_01         0x81000001
#define SC01_02         0x81000002
#define SC01_03         0x81000003
#define SC01_04         0x81000004
#define SC01_05         0x81000005
#define SC01_06         0x81000006
#define SC01_07         0x81000007
#define SC01_08         0x81000008
#define SC01_09         0x81000009
#define SC01_0A         0x8100000A
#define SC01_0B         0x8100000B
#define SC01_0C         0x8100000C
#define SC01_0D         0x8100000D
#define SC01_0E         0x8100000E
#define SC01_0F         0x8100000F
#define SC01_10         0x81000010
#define SC01_11         0x81000011
#define SC01_12         0x81000012
#define SC01_13         0x81000013
#define SC01_14         0x81000014
#define SC01_15         0x81000015
#define SC01_16         0x81000016
#define SC01_17         0x81000017
#define SC01_18         0x81000018
#define SC01_19         0x81000019
#define SC01_1A         0x8100001A
#define SC01_1B         0x8100001B
#define SC01_1C         0x8100001C
#define SC01_1D         0x8100001D
#define SC01_1E         0x8100001E
#define SC01_1F         0x8100001F
#define SC01_20         0x81000020
#define SC01_21         0x81000021
#define SC01_22         0x81000022
#define SC01_23         0x81000023
#define SC01_24         0x81000024
#define SC01_25         0x81000025
#define SC01_26         0x81000026
#define SC01_27         0x81000027
#define SC01_28         0x81000028
#define SC01_29         0x81000029
#define SC01_2A         0x8100002A
#define SC01_2B         0x8100002B
#define SC01_2C         0x8100002C
#define SC01_2D         0x8100002D
#define SC01_2E         0x8100002E
#define SC01_2F         0x8100002F
#define SC01_30         0x81000030
#define SC01_31         0x81000031
#define SC01_32         0x81000032
#define SC01_33         0x81000033
#define SC01_34         0x81000034
#define SC01_35         0x81000035
#define SC01_36         0x81000036
#define SC01_37         0x81000037
#define SC01_38         0x81000038
#define SC01_39         0x81000039
#define SC01_3A         0x8100003A
#define SC01_3B         0x8100003B
#define SC01_3C         0x8100003C
#define SC01_3D         0x8100003D
#define SC01_3E         0x8100003E
#define SC01_3F         0x8100003F
#define SC01_40         0x81000040
#define SC01_41         0x81000041
#define SC01_42         0x81000042
#define SC01_43         0x81000043
#define SC01_44         0x81000044
#define SC01_45         0x81000045
#define SC01_46         0x81000046
#define SC01_47         0x81000047
#define SC01_48         0x81000048
#define SC01_49         0x81000049
#define SC01_4A         0x8100004A
#define SC01_4B         0x8100004B
#define SC01_4C         0x8100004C
#define SC01_4D         0x8100004D
#define SC01_4E         0x8100004E
#define SC01_4F         0x8100004F
#define SC01_50         0x81000050
#define SC01_51         0x81000051
#define SC01_52         0x81000052
#define SC01_53         0x81000053
#define SC01_54         0x81000054
#define SC01_55         0x81000055
#define SC01_56         0x81000056
#define SC01_57         0x81000057
#define SC01_58         0x81000058
#define SC01_59         0x81000059
#define SC01_5A         0x8100005A
#define SC01_5B         0x8100005B
#define SC01_5C         0x8100005C
#define SC01_5D         0x8100005D
#define SC01_5E         0x8100005E
#define SC01_5F         0x8100005F
#define SC01_60         0x81000060
#define SC01_61         0x81000061
#define SC01_62         0x81000062
#define SC01_63         0x81000063
#define SC01_64         0x81000064
#define SC01_65         0x81000065
#define SC01_66         0x81000066
#define SC01_67         0x81000067
#define SC01_68         0x81000068
#define SC01_69         0x81000069
#define SC01_6A         0x8100006A
#define SC01_6B         0x8100006B
#define SC01_6C         0x8100006C
#define SC01_6D         0x8100006D
#define SC01_6E         0x8100006E
#define SC01_6F         0x8100006F
#define SC01_70         0x81000070
#define SC01_71         0x81000071
#define SC01_72         0x81000072
#define SC01_73         0x81000073
#define SC01_74         0x81000074
#define SC01_75         0x81000075
#define SC01_76         0x81000076
#define SC01_77         0x81000077
#define SC01_78         0x81000078
#define SC01_79         0x81000079
#define SC01_7A         0x8100007A
#define SC01_7B         0x8100007B
#define SC01_7C         0x8100007C
#define SC01_7D         0x8100007D
#define SC01_7E         0x8100007E
#define SC01_7F         0x8100007F
#define SC01_80         0x81000080
#define SC01_81         0x81000081
#define SC01_82         0x81000082
#define SC01_83         0x81000083
#define SC01_84         0x81000084
#define SC01_85         0x81000085
#define SC01_86         0x81000086
#define SC01_87         0x81000087
#define SC01_88         0x81000088
#define SC01_89         0x81000089
#define SC01_8A         0x8100008A
#define SC01_8B         0x8100008B
#define SC01_8C         0x8100008C
#define SC01_8D         0x8100008D
#define SC01_8E         0x8100008E
#define SC01_8F         0x8100008F
#define SC01_90         0x81000090
#define SC01_91         0x81000091
#define SC01_92         0x81000092
#define SC01_93         0x81000093
#define SC01_94         0x81000094
#define SC01_95         0x81000095
#define SC01_96         0x81000096
#define SC01_97         0x81000097
#define SC01_98         0x81000098
#define SC01_99         0x81000099
#define SC01_9A         0x8100009A
#define SC01_9B         0x8100009B
#define SC01_9C         0x8100009C
#define SC01_9D         0x8100009D
#define SC01_9E         0x8100009E
#define SC01_9F         0x8100009F
#define SC01_A0         0x810000A0
#define SC01_A1         0x810000A1
#define SC01_A2         0x810000A2
#define SC01_A3         0x810000A3
#define SC01_A4         0x810000A4
#define SC01_A5         0x810000A5
#define SC01_A6         0x810000A6
#define SC01_A7         0x810000A7
#define SC01_A8         0x810000A8
#define SC01_A9         0x810000A9
#define SC01_AA         0x810000AA
#define SC01_AB         0x810000AB
#define SC01_AC         0x810000AC
#define SC01_AD         0x810000AD
#define SC01_AE         0x810000AE
#define SC01_AF         0x810000AF
#define SC01_B0         0x810000B0
#define SC01_B1         0x810000B1
#define SC01_B2         0x810000B2
#define SC01_B3         0x810000B3
#define SC01_B4         0x810000B4
#define SC01_B5         0x810000B5
#define SC01_B6         0x810000B6
#define SC01_B7         0x810000B7
#define SC01_B8         0x810000B8
#define SC01_B9         0x810000B9
#define SC01_BA         0x810000BA
#define SC01_BB         0x810000BB
#define SC01_BC         0x810000BC
#define SC01_BD         0x810000BD
#define SC01_BE         0x810000BE
#define SC01_BF         0x810000BF
#define SC01_C0         0x810000C0
#define SC01_C1         0x810000C1
#define SC01_C2         0x810000C2
#define SC01_C3         0x810000C3
#define SC01_C4         0x810000C4
#define SC01_C5         0x810000C5
#define SC01_C6         0x810000C6
#define SC01_C7         0x810000C7
#define SC01_C8         0x810000C8
#define SC01_C9         0x810000C9
#define SC01_CA         0x810000CA
#define SC01_CB         0x810000CB
#define SC01_CC         0x810000CC
#define SC01_CD         0x810000CD
#define SC01_CE         0x810000CE
#define SC01_CF         0x810000CF
#define SC01_D0         0x810000D0
#define SC01_D1         0x810000D1
#define SC01_D2         0x810000D2
#define SC01_D3         0x810000D3
#define SC01_D4         0x810000D4
#define SC01_D5         0x810000D5
#define SC01_D6         0x810000D6
#define SC01_D7         0x810000D7
#define SC01_D8         0x810000D8
#define SC01_D9         0x810000D9
#define SC01_DA         0x810000DA
#define SC01_DB         0x810000DB
#define SC01_DC         0x810000DC
#define SC01_DD         0x810000DD
#define SC01_DE         0x810000DE
#define SC01_DF         0x810000DF
#define SC01_E0         0x810000E0
#define SC01_E1         0x810000E1
#define SC01_E2         0x810000E2
#define SC01_E3         0x810000E3
#define SC01_E4         0x810000E4
#define SC01_E5         0x810000E5
#define SC01_E6         0x810000E6
#define SC01_E7         0x810000E7
#define SC01_E8         0x810000E8
#define SC01_E9         0x810000E9
#define SC01_EA         0x810000EA
#define SC01_EB         0x810000EB
#define SC01_EC         0x810000EC
#define SC01_ED         0x810000ED
#define SC01_EE         0x810000EE
#define SC01_EF         0x810000EF
#define SC01_F0         0x810000F0
#define SC01_F1         0x810000F1
#define SC01_F2         0x810000F2
#define SC01_F3         0x810000F3
#define SC01_F4         0x810000F4
#define SC01_F5         0x810000F5
#define SC01_F6         0x810000F6
#define SC01_F7         0x810000F7
#define SC01_F8         0x810000F8
#define SC01_F9         0x810000F9
#define SC01_FA         0x810000FA
#define SC01_FB         0x810000FB
#define SC01_FC         0x810000FC
#define SC01_FD         0x810000FD
#define SC01_FE         0x810000FE
#define SC01_FF         0x810000FF

//SC SUB BANK [03h]
#define SC03_00         0x83000000
#define SC03_01         0x83000001
#define SC03_02         0x83000002
#define SC03_03         0x83000003
#define SC03_04         0x83000004
#define SC03_05         0x83000005
#define SC03_06         0x83000006
#define SC03_07         0x83000007
#define SC03_08         0x83000008
#define SC03_09         0x83000009
#define SC03_0A         0x8300000A
#define SC03_0B         0x8300000B
#define SC03_0C         0x8300000C
#define SC03_0D         0x8300000D
#define SC03_0E         0x8300000E
#define SC03_0F         0x8300000F
#define SC03_10         0x83000010
#define SC03_11         0x83000011
#define SC03_12         0x83000012
#define SC03_13         0x83000013
#define SC03_14         0x83000014
#define SC03_15         0x83000015
#define SC03_16         0x83000016
#define SC03_17         0x83000017
#define SC03_18         0x83000018
#define SC03_19         0x83000019
#define SC03_1A         0x8300001A
#define SC03_1B         0x8300001B
#define SC03_1C         0x8300001C
#define SC03_1D         0x8300001D
#define SC03_1E         0x8300001E
#define SC03_1F         0x8300001F
#define SC03_20         0x83000020
#define SC03_21         0x83000021
#define SC03_22         0x83000022
#define SC03_23         0x83000023
#define SC03_24         0x83000024
#define SC03_25         0x83000025
#define SC03_26         0x83000026
#define SC03_27         0x83000027
#define SC03_28         0x83000028
#define SC03_29         0x83000029
#define SC03_2A         0x8300002A
#define SC03_2B         0x8300002B
#define SC03_2C         0x8300002C
#define SC03_2D         0x8300002D
#define SC03_2E         0x8300002E
#define SC03_2F         0x8300002F
#define SC03_30         0x83000030
#define SC03_31         0x83000031
#define SC03_32         0x83000032
#define SC03_33         0x83000033
#define SC03_34         0x83000034
#define SC03_35         0x83000035
#define SC03_36         0x83000036
#define SC03_37         0x83000037
#define SC03_38         0x83000038
#define SC03_39         0x83000039
#define SC03_3A         0x8300003A
#define SC03_3B         0x8300003B
#define SC03_3C         0x8300003C
#define SC03_3D         0x8300003D
#define SC03_3E         0x8300003E
#define SC03_3F         0x8300003F
#define SC03_40         0x83000040
#define SC03_41         0x83000041
#define SC03_42         0x83000042
#define SC03_43         0x83000043
#define SC03_44         0x83000044
#define SC03_45         0x83000045
#define SC03_46         0x83000046
#define SC03_47         0x83000047
#define SC03_48         0x83000048
#define SC03_49         0x83000049
#define SC03_4A         0x8300004A
#define SC03_4B         0x8300004B
#define SC03_4C         0x8300004C
#define SC03_4D         0x8300004D
#define SC03_4E         0x8300004E
#define SC03_4F         0x8300004F
#define SC03_50         0x83000050
#define SC03_51         0x83000051
#define SC03_52         0x83000052
#define SC03_53         0x83000053
#define SC03_54         0x83000054
#define SC03_55         0x83000055
#define SC03_56         0x83000056
#define SC03_57         0x83000057
#define SC03_58         0x83000058
#define SC03_59         0x83000059
#define SC03_5A         0x8300005A
#define SC03_5B         0x8300005B
#define SC03_5C         0x8300005C
#define SC03_5D         0x8300005D
#define SC03_5E         0x8300005E
#define SC03_5F         0x8300005F
#define SC03_60         0x83000060
#define SC03_61         0x83000061
#define SC03_62         0x83000062
#define SC03_63         0x83000063
#define SC03_64         0x83000064
#define SC03_65         0x83000065
#define SC03_66         0x83000066
#define SC03_67         0x83000067
#define SC03_68         0x83000068
#define SC03_69         0x83000069
#define SC03_6A         0x8300006A
#define SC03_6B         0x8300006B
#define SC03_6C         0x8300006C
#define SC03_6D         0x8300006D
#define SC03_6E         0x8300006E
#define SC03_6F         0x8300006F
#define SC03_70         0x83000070
#define SC03_71         0x83000071
#define SC03_72         0x83000072
#define SC03_73         0x83000073
#define SC03_74         0x83000074
#define SC03_75         0x83000075
#define SC03_76         0x83000076
#define SC03_77         0x83000077
#define SC03_78         0x83000078
#define SC03_79         0x83000079
#define SC03_7A         0x8300007A
#define SC03_7B         0x8300007B
#define SC03_7C         0x8300007C
#define SC03_7D         0x8300007D
#define SC03_7E         0x8300007E
#define SC03_7F         0x8300007F
#define SC03_80         0x83000080
#define SC03_81         0x83000081
#define SC03_82         0x83000082
#define SC03_83         0x83000083
#define SC03_84         0x83000084
#define SC03_85         0x83000085
#define SC03_86         0x83000086
#define SC03_87         0x83000087
#define SC03_88         0x83000088
#define SC03_89         0x83000089
#define SC03_8A         0x8300008A
#define SC03_8B         0x8300008B
#define SC03_8C         0x8300008C
#define SC03_8D         0x8300008D
#define SC03_8E         0x8300008E
#define SC03_8F         0x8300008F
#define SC03_90         0x83000090
#define SC03_91         0x83000091
#define SC03_92         0x83000092
#define SC03_93         0x83000093
#define SC03_94         0x83000094
#define SC03_95         0x83000095
#define SC03_96         0x83000096
#define SC03_97         0x83000097
#define SC03_98         0x83000098
#define SC03_99         0x83000099
#define SC03_9A         0x8300009A
#define SC03_9B         0x8300009B
#define SC03_9C         0x8300009C
#define SC03_9D         0x8300009D
#define SC03_9E         0x8300009E
#define SC03_9F         0x8300009F
#define SC03_A0         0x830000A0
#define SC03_A1         0x830000A1
#define SC03_A2         0x830000A2
#define SC03_A3         0x830000A3
#define SC03_A4         0x830000A4
#define SC03_A5         0x830000A5
#define SC03_A6         0x830000A6
#define SC03_A7         0x830000A7
#define SC03_A8         0x830000A8
#define SC03_A9         0x830000A9
#define SC03_AA         0x830000AA
#define SC03_AB         0x830000AB
#define SC03_AC         0x830000AC
#define SC03_AD         0x830000AD
#define SC03_AE         0x830000AE
#define SC03_AF         0x830000AF
#define SC03_B0         0x830000B0
#define SC03_B1         0x830000B1
#define SC03_B2         0x830000B2
#define SC03_B3         0x830000B3
#define SC03_B4         0x830000B4
#define SC03_B5         0x830000B5
#define SC03_B6         0x830000B6
#define SC03_B7         0x830000B7
#define SC03_B8         0x830000B8
#define SC03_B9         0x830000B9
#define SC03_BA         0x830000BA
#define SC03_BB         0x830000BB
#define SC03_BC         0x830000BC
#define SC03_BD         0x830000BD
#define SC03_BE         0x830000BE
#define SC03_BF         0x830000BF
#define SC03_C0         0x830000C0
#define SC03_C1         0x830000C1
#define SC03_C2         0x830000C2
#define SC03_C3         0x830000C3
#define SC03_C4         0x830000C4
#define SC03_C5         0x830000C5
#define SC03_C6         0x830000C6
#define SC03_C7         0x830000C7
#define SC03_C8         0x830000C8
#define SC03_C9         0x830000C9
#define SC03_CA         0x830000CA
#define SC03_CB         0x830000CB
#define SC03_CC         0x830000CC
#define SC03_CD         0x830000CD
#define SC03_CE         0x830000CE
#define SC03_CF         0x830000CF
#define SC03_D0         0x830000D0
#define SC03_D1         0x830000D1
#define SC03_D2         0x830000D2
#define SC03_D3         0x830000D3
#define SC03_D4         0x830000D4
#define SC03_D5         0x830000D5
#define SC03_D6         0x830000D6
#define SC03_D7         0x830000D7
#define SC03_D8         0x830000D8
#define SC03_D9         0x830000D9
#define SC03_DA         0x830000DA
#define SC03_DB         0x830000DB
#define SC03_DC         0x830000DC
#define SC03_DD         0x830000DD
#define SC03_DE         0x830000DE
#define SC03_DF         0x830000DF
#define SC03_E0         0x830000E0
#define SC03_E1         0x830000E1
#define SC03_E2         0x830000E2
#define SC03_E3         0x830000E3
#define SC03_E4         0x830000E4
#define SC03_E5         0x830000E5
#define SC03_E6         0x830000E6
#define SC03_E7         0x830000E7
#define SC03_E8         0x830000E8
#define SC03_E9         0x830000E9
#define SC03_EA         0x830000EA
#define SC03_EB         0x830000EB
#define SC03_EC         0x830000EC
#define SC03_ED         0x830000ED
#define SC03_EE         0x830000EE
#define SC03_EF         0x830000EF
#define SC03_F0         0x830000F0
#define SC03_F1         0x830000F1
#define SC03_F2         0x830000F2
#define SC03_F3         0x830000F3
#define SC03_F4         0x830000F4
#define SC03_F5         0x830000F5
#define SC03_F6         0x830000F6
#define SC03_F7         0x830000F7
#define SC03_F8         0x830000F8
#define SC03_F9         0x830000F9
#define SC03_FA         0x830000FA
#define SC03_FB         0x830000FB
#define SC03_FC         0x830000FC
#define SC03_FD         0x830000FD
#define SC03_FE         0x830000FE
#define SC03_FF         0x830000FF

//SC SUB BANK [13h]
#define SC13_00         0x93000000
#define SC13_01         0x93000001
#define SC13_02         0x93000002
#define SC13_03         0x93000003
#define SC13_04         0x93000004
#define SC13_05         0x93000005
#define SC13_06         0x93000006
#define SC13_07         0x93000007
#define SC13_08         0x93000008
#define SC13_09         0x93000009
#define SC13_0A         0x9300000A
#define SC13_0B         0x9300000B
#define SC13_0C         0x9300000C
#define SC13_0D         0x9300000D
#define SC13_0E         0x9300000E
#define SC13_0F         0x9300000F
#define SC13_10         0x93000010
#define SC13_11         0x93000011
#define SC13_12         0x93000012
#define SC13_13         0x93000013
#define SC13_14         0x93000014
#define SC13_15         0x93000015
#define SC13_16         0x93000016
#define SC13_17         0x93000017
#define SC13_18         0x93000018
#define SC13_19         0x93000019
#define SC13_1A         0x9300001A
#define SC13_1B         0x9300001B
#define SC13_1C         0x9300001C
#define SC13_1D         0x9300001D
#define SC13_1E         0x9300001E
#define SC13_1F         0x9300001F
#define SC13_20         0x93000020
#define SC13_21         0x93000021
#define SC13_22         0x93000022
#define SC13_23         0x93000023
#define SC13_24         0x93000024
#define SC13_25         0x93000025
#define SC13_26         0x93000026
#define SC13_27         0x93000027
#define SC13_28         0x93000028
#define SC13_29         0x93000029
#define SC13_2A         0x9300002A
#define SC13_2B         0x9300002B
#define SC13_2C         0x9300002C
#define SC13_2D         0x9300002D
#define SC13_2E         0x9300002E
#define SC13_2F         0x9300002F
#define SC13_30         0x93000030
#define SC13_31         0x93000031
#define SC13_32         0x93000032
#define SC13_33         0x93000033
#define SC13_34         0x93000034
#define SC13_35         0x93000035
#define SC13_36         0x93000036
#define SC13_37         0x93000037
#define SC13_38         0x93000038
#define SC13_39         0x93000039
#define SC13_3A         0x9300003A
#define SC13_3B         0x9300003B
#define SC13_3C         0x9300003C
#define SC13_3D         0x9300003D
#define SC13_3E         0x9300003E
#define SC13_3F         0x9300003F
#define SC13_40         0x93000040
#define SC13_41         0x93000041
#define SC13_42         0x93000042
#define SC13_43         0x93000043
#define SC13_44         0x93000044
#define SC13_45         0x93000045
#define SC13_46         0x93000046
#define SC13_47         0x93000047
#define SC13_48         0x93000048
#define SC13_49         0x93000049
#define SC13_4A         0x9300004A
#define SC13_4B         0x9300004B
#define SC13_4C         0x9300004C
#define SC13_4D         0x9300004D
#define SC13_4E         0x9300004E
#define SC13_4F         0x9300004F
#define SC13_50         0x93000050
#define SC13_51         0x93000051
#define SC13_52         0x93000052
#define SC13_53         0x93000053
#define SC13_54         0x93000054
#define SC13_55         0x93000055
#define SC13_56         0x93000056
#define SC13_57         0x93000057
#define SC13_58         0x93000058
#define SC13_59         0x93000059
#define SC13_5A         0x9300005A
#define SC13_5B         0x9300005B
#define SC13_5C         0x9300005C
#define SC13_5D         0x9300005D
#define SC13_5E         0x9300005E
#define SC13_5F         0x9300005F
#define SC13_60         0x93000060
#define SC13_61         0x93000061
#define SC13_62         0x93000062
#define SC13_63         0x93000063
#define SC13_64         0x93000064
#define SC13_65         0x93000065
#define SC13_66         0x93000066
#define SC13_67         0x93000067
#define SC13_68         0x93000068
#define SC13_69         0x93000069
#define SC13_6A         0x9300006A
#define SC13_6B         0x9300006B
#define SC13_6C         0x9300006C
#define SC13_6D         0x9300006D
#define SC13_6E         0x9300006E
#define SC13_6F         0x9300006F
#define SC13_70         0x93000070
#define SC13_71         0x93000071
#define SC13_72         0x93000072
#define SC13_73         0x93000073
#define SC13_74         0x93000074
#define SC13_75         0x93000075
#define SC13_76         0x93000076
#define SC13_77         0x93000077
#define SC13_78         0x93000078
#define SC13_79         0x93000079
#define SC13_7A         0x9300007A
#define SC13_7B         0x9300007B
#define SC13_7C         0x9300007C
#define SC13_7D         0x9300007D
#define SC13_7E         0x9300007E
#define SC13_7F         0x9300007F
#define SC13_80         0x93000080
#define SC13_81         0x93000081
#define SC13_82         0x93000082
#define SC13_83         0x93000083
#define SC13_84         0x93000084
#define SC13_85         0x93000085
#define SC13_86         0x93000086
#define SC13_87         0x93000087
#define SC13_88         0x93000088
#define SC13_89         0x93000089
#define SC13_8A         0x9300008A
#define SC13_8B         0x9300008B
#define SC13_8C         0x9300008C
#define SC13_8D         0x9300008D
#define SC13_8E         0x9300008E
#define SC13_8F         0x9300008F
#define SC13_90         0x93000090
#define SC13_91         0x93000091
#define SC13_92         0x93000092
#define SC13_93         0x93000093
#define SC13_94         0x93000094
#define SC13_95         0x93000095
#define SC13_96         0x93000096
#define SC13_97         0x93000097
#define SC13_98         0x93000098
#define SC13_99         0x93000099
#define SC13_9A         0x9300009A
#define SC13_9B         0x9300009B
#define SC13_9C         0x9300009C
#define SC13_9D         0x9300009D
#define SC13_9E         0x9300009E
#define SC13_9F         0x9300009F
#define SC13_A0         0x930000A0
#define SC13_A1         0x930000A1
#define SC13_A2         0x930000A2
#define SC13_A3         0x930000A3
#define SC13_A4         0x930000A4
#define SC13_A5         0x930000A5
#define SC13_A6         0x930000A6
#define SC13_A7         0x930000A7
#define SC13_A8         0x930000A8
#define SC13_A9         0x930000A9
#define SC13_AA         0x930000AA
#define SC13_AB         0x930000AB
#define SC13_AC         0x930000AC
#define SC13_AD         0x930000AD
#define SC13_AE         0x930000AE
#define SC13_AF         0x930000AF
#define SC13_B0         0x930000B0
#define SC13_B1         0x930000B1
#define SC13_B2         0x930000B2
#define SC13_B3         0x930000B3
#define SC13_B4         0x930000B4
#define SC13_B5         0x930000B5
#define SC13_B6         0x930000B6
#define SC13_B7         0x930000B7
#define SC13_B8         0x930000B8
#define SC13_B9         0x930000B9
#define SC13_BA         0x930000BA
#define SC13_BB         0x930000BB
#define SC13_BC         0x930000BC
#define SC13_BD         0x930000BD
#define SC13_BE         0x930000BE
#define SC13_BF         0x930000BF
#define SC13_C0         0x930000C0
#define SC13_C1         0x930000C1
#define SC13_C2         0x930000C2
#define SC13_C3         0x930000C3
#define SC13_C4         0x930000C4
#define SC13_C5         0x930000C5
#define SC13_C6         0x930000C6
#define SC13_C7         0x930000C7
#define SC13_C8         0x930000C8
#define SC13_C9         0x930000C9
#define SC13_CA         0x930000CA
#define SC13_CB         0x930000CB
#define SC13_CC         0x930000CC
#define SC13_CD         0x930000CD
#define SC13_CE         0x930000CE
#define SC13_CF         0x930000CF
#define SC13_D0         0x930000D0
#define SC13_D1         0x930000D1
#define SC13_D2         0x930000D2
#define SC13_D3         0x930000D3
#define SC13_D4         0x930000D4
#define SC13_D5         0x930000D5
#define SC13_D6         0x930000D6
#define SC13_D7         0x930000D7
#define SC13_D8         0x930000D8
#define SC13_D9         0x930000D9
#define SC13_DA         0x930000DA
#define SC13_DB         0x930000DB
#define SC13_DC         0x930000DC
#define SC13_DD         0x930000DD
#define SC13_DE         0x930000DE
#define SC13_DF         0x930000DF
#define SC13_E0         0x930000E0
#define SC13_E1         0x930000E1
#define SC13_E2         0x930000E2
#define SC13_E3         0x930000E3
#define SC13_E4         0x930000E4
#define SC13_E5         0x930000E5
#define SC13_E6         0x930000E6
#define SC13_E7         0x930000E7
#define SC13_E8         0x930000E8
#define SC13_E9         0x930000E9
#define SC13_EA         0x930000EA
#define SC13_EB         0x930000EB
#define SC13_EC         0x930000EC
#define SC13_ED         0x930000ED
#define SC13_EE         0x930000EE
#define SC13_EF         0x930000EF
#define SC13_F0         0x930000F0
#define SC13_F1         0x930000F1
#define SC13_F2         0x930000F2
#define SC13_F3         0x930000F3
#define SC13_F4         0x930000F4
#define SC13_F5         0x930000F5
#define SC13_F6         0x930000F6
#define SC13_F7         0x930000F7
#define SC13_F8         0x930000F8
#define SC13_F9         0x930000F9
#define SC13_FA         0x930000FA
#define SC13_FB         0x930000FB
#define SC13_FC         0x930000FC
#define SC13_FD         0x930000FD
#define SC13_FE         0x930000FE
#define SC13_FF         0x930000FF




//#define KEYPAD_SAR0         msRegs[REG_003A20]//(((BYTE xdata*)XFR_ADDR)[0x20])
//#define KEYPAD_SAR1         msRegs[REG_003A21]//(((BYTE xdata*)XFR_ADDR)[0x21])


#define COMBO_OFFSET(x)        ((x-MUX_COMBO0)*0x100)


#define SCALER_STYPE_AUTO   0x00
#define SCALER_STYPE_HV     0x20
#define SCALER_STYPE_CS     0x40
#define SCALER_STYPE_SOG    0x60
#define SCALER_ISEL_MASK    0x07
#define SCALER_ISEL_DP         0x07

#define     IHSU_B  BIT2
#define     CSC_B   BIT3
#define     COMP_B  BIT4
#define     NIS_B   BIT7
    //#define     STYPE_Mask  0x60
    //#define     ISEL_Mask   0xFC
#define     ISEL_ANALOG1    0x00
#define     ISEL_ANALOG2    0x01
#define     ISEL_DVI    0x02
#define     ISEL_HDMI_422   0x06
#define     ISEL_HDMI_444   0x07
#define     ISEL_DP  0x07
#define     ISEL_ANALOG    0x00
#define     ISEL_VD     0x04
#define     ISEL_COMBO   0x07

#define     IP_MUX_ADC    0x00
#define     IP_MUX_COMBO  0x01
#define     IP_MUX_VD     0x05

#define     ID_CLK_ADC    0x00
#define     ID_CLK_COMBO  0x01
#define     ID_CLK_VD     0x02

//SC0_04
#define     HWRP_B  BIT0 // input horizontal wrap
#define     VWRP_B  BIT1 // input vertical wrap
#define     ESLS_B  BIT2 // early sample line select
#define     VSE_B   BIT3 // input vsync reference edge
#define     HSE_B   BIT4 // input hsync reference edge
#define     IVSD_B  BIT5 // vsync delay select
#define     DEON_B  BIT6 // DE only
#define     DHSR_B  BIT7 // Digital input horizontal range

////////////////////////////////////////////////////////////////////
// software reset
//
#define SWRST_ALL       0xFFFF
// Byte1
#define RST_OSCCLK      _BIT7
#define RST_FCLK        _BIT6
#define RST_IP          _BIT4
#define RST_OP          _BIT3
#define RST_IP_MAIN     _BIT2
#define RST_IP_SUB      _BIT1
#define RST_IP_OP_ALL   _BIT0

// Byte2: some SW Reset for ADC/DVI/PLL block
#define RST_ATOP        _BIT7 << 8
#define RST_HDMI        _BIT6 << 8
#define RST_HDCP        _BIT5 << 8
#define RST_DVI         _BIT4 << 8
#define RST_PLL_DIG_B   _BIT3 << 8
#define RST_ADC_VD      _BIT2 << 8
#define RST_PLL_DIG_A   _BIT1 << 8
#define RST_ADC_DIG_A   _BIT0 << 8

#define MASK_11BIT  0x7FF
#define MASK_12BIT  0xFFF
#define MASK_13BIT  0x1FFF
#define MASK_14BIT  0x3FFF

#define SC_MASK_H   MASK_13BIT
#define SC_MASK_V   MASK_13BIT



#endif   ///_MS_REG_H
