
freertos-ethernet-edf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e60  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08008060  08008060  00018060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008558  08008558  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  08008558  08008558  00018558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008560  08008560  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008560  08008560  00018560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008564  08008564  00018564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008568  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002059c  2000020c  08008774  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200207a8  08008774  000207a8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cec8  00000000  00000000  0002023a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f5e  00000000  00000000  0003d102  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001568  00000000  00000000  00041060  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001380  00000000  00000000  000425c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000069ac  00000000  00000000  00043948  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000151ab  00000000  00000000  0004a2f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012fdd2  00000000  00000000  0005f49f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018f271  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fc4  00000000  00000000  0018f2ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000020c 	.word	0x2000020c
 800021c:	00000000 	.word	0x00000000
 8000220:	08008048 	.word	0x08008048

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000210 	.word	0x20000210
 800023c:	08008048 	.word	0x08008048

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <initEDFTasksStruct>:
}edfTasks = {NULL, 0, 0};


/* initialisation of edfTasksStruct */
void initEDFTasksStruct( void )
{
 80005f0:	b4b0      	push	{r4, r5, r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
	for( int i = 0; i < SIZE_OF_EDF_TASKS_ARRAY; i++ )
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	e014      	b.n	8000626 <initEDFTasksStruct+0x36>
	{
		edfTasks.tasksArray[i] = edfTaskStructDefault;
 80005fc:	490e      	ldr	r1, [pc, #56]	; (8000638 <initEDFTasksStruct+0x48>)
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	4613      	mov	r3, r2
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	4413      	add	r3, r2
 8000606:	00db      	lsls	r3, r3, #3
 8000608:	440b      	add	r3, r1
 800060a:	4a0c      	ldr	r2, [pc, #48]	; (800063c <initEDFTasksStruct+0x4c>)
 800060c:	461c      	mov	r4, r3
 800060e:	4615      	mov	r5, r2
 8000610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000618:	e895 0003 	ldmia.w	r5, {r0, r1}
 800061c:	e884 0003 	stmia.w	r4, {r0, r1}
	for( int i = 0; i < SIZE_OF_EDF_TASKS_ARRAY; i++ )
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b02      	cmp	r3, #2
 800062a:	dde7      	ble.n	80005fc <initEDFTasksStruct+0xc>
	}
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	bcb0      	pop	{r4, r5, r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000228 	.word	0x20000228
 800063c:	20000000 	.word	0x20000000

08000640 <createEDFTask>:
						  configSTACK_DEPTH_TYPE stackDepth,		// The number of words (not bytes!) to allocate for use as the task`s stack
						  void* pvParameters,						// A value that will passed into the created task as the task`s parameter
						  TickType_t capacity,						// Capacity or worst-case computation time
						  TickType_t period,						// Period of Task
						  TickType_t deadline)						// Deadline of Task
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af02      	add	r7, sp, #8
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	4613      	mov	r3, r2
 800064e:	80fb      	strh	r3, [r7, #6]
	uint32_t currentTick = xTaskGetTickCount();
 8000650:	f004 f884 	bl	800475c <xTaskGetTickCount>
 8000654:	61f8      	str	r0, [r7, #28]
	unsigned int edfTaskNumber = edfTasks.numberOfEDFTasks;
 8000656:	4b2b      	ldr	r3, [pc, #172]	; (8000704 <createEDFTask+0xc4>)
 8000658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800065a:	61bb      	str	r3, [r7, #24]
//	if ( strcmp( edfTasks.tasksArray[edfTaskNumber].taskName, "default") == 0)
//	{
//		edfTasks.tasksArray[edfTaskNumber].relativeDeadline =
//	}
	edfTasks.tasksArray[edfTaskNumber].deadline = currentTick + deadline;
 800065c:	69fa      	ldr	r2, [r7, #28]
 800065e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	4828      	ldr	r0, [pc, #160]	; (8000704 <createEDFTask+0xc4>)
 8000664:	69ba      	ldr	r2, [r7, #24]
 8000666:	4613      	mov	r3, r2
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	4413      	add	r3, r2
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	4403      	add	r3, r0
 8000670:	3314      	adds	r3, #20
 8000672:	6019      	str	r1, [r3, #0]
	edfTasks.tasksArray[edfTaskNumber].latestStartTime = currentTick + deadline - capacity;
 8000674:	69fa      	ldr	r2, [r7, #28]
 8000676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000678:	441a      	add	r2, r3
 800067a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800067c:	1ad1      	subs	r1, r2, r3
 800067e:	4821      	ldr	r0, [pc, #132]	; (8000704 <createEDFTask+0xc4>)
 8000680:	69ba      	ldr	r2, [r7, #24]
 8000682:	4613      	mov	r3, r2
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	4413      	add	r3, r2
 8000688:	00db      	lsls	r3, r3, #3
 800068a:	4403      	add	r3, r0
 800068c:	3310      	adds	r3, #16
 800068e:	6019      	str	r1, [r3, #0]
	BaseType_t xReturned = xTaskCreate( taskCode, taskName, stackDepth , NULL, EDF_DISABLED_PRIORITY, edfTasks.tasksArray[edfTaskNumber].taskHandle );
 8000690:	491c      	ldr	r1, [pc, #112]	; (8000704 <createEDFTask+0xc4>)
 8000692:	69ba      	ldr	r2, [r7, #24]
 8000694:	4613      	mov	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	00db      	lsls	r3, r3, #3
 800069c:	440b      	add	r3, r1
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	88fa      	ldrh	r2, [r7, #6]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	2301      	movs	r3, #1
 80006a6:	9300      	str	r3, [sp, #0]
 80006a8:	2300      	movs	r3, #0
 80006aa:	68b9      	ldr	r1, [r7, #8]
 80006ac:	68f8      	ldr	r0, [r7, #12]
 80006ae:	f003 fdcf 	bl	8004250 <xTaskCreate>
 80006b2:	6178      	str	r0, [r7, #20]
	edfTasks.tasksArray[edfTaskNumber].taskName = taskName;
 80006b4:	4913      	ldr	r1, [pc, #76]	; (8000704 <createEDFTask+0xc4>)
 80006b6:	69ba      	ldr	r2, [r7, #24]
 80006b8:	4613      	mov	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	4413      	add	r3, r2
 80006be:	00db      	lsls	r3, r3, #3
 80006c0:	440b      	add	r3, r1
 80006c2:	3304      	adds	r3, #4
 80006c4:	68ba      	ldr	r2, [r7, #8]
 80006c6:	601a      	str	r2, [r3, #0]
	edfTasks.tasksArray[edfTaskNumber].capacity = capacity;
 80006c8:	490e      	ldr	r1, [pc, #56]	; (8000704 <createEDFTask+0xc4>)
 80006ca:	69ba      	ldr	r2, [r7, #24]
 80006cc:	4613      	mov	r3, r2
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	4413      	add	r3, r2
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	440b      	add	r3, r1
 80006d6:	3308      	adds	r3, #8
 80006d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80006da:	601a      	str	r2, [r3, #0]
	edfTasks.tasksArray[edfTaskNumber].period = period;
 80006dc:	4909      	ldr	r1, [pc, #36]	; (8000704 <createEDFTask+0xc4>)
 80006de:	69ba      	ldr	r2, [r7, #24]
 80006e0:	4613      	mov	r3, r2
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	4413      	add	r3, r2
 80006e6:	00db      	lsls	r3, r3, #3
 80006e8:	440b      	add	r3, r1
 80006ea:	330c      	adds	r3, #12
 80006ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006ee:	601a      	str	r2, [r3, #0]
	edfTasks.lastExecutionTime = xTaskGetTickCount();
 80006f0:	f004 f834 	bl	800475c <xTaskGetTickCount>
 80006f4:	4602      	mov	r2, r0
 80006f6:	4b03      	ldr	r3, [pc, #12]	; (8000704 <createEDFTask+0xc4>)
 80006f8:	679a      	str	r2, [r3, #120]	; 0x78
	return xReturned;
 80006fa:	697b      	ldr	r3, [r7, #20]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3720      	adds	r7, #32
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000228 	.word	0x20000228

08000708 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	; 0x28
 800070c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800071e:	4b30      	ldr	r3, [pc, #192]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a2f      	ldr	r2, [pc, #188]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b2d      	ldr	r3, [pc, #180]	; (80007e0 <MX_GPIO_Init+0xd8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b2a      	ldr	r3, [pc, #168]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a29      	ldr	r2, [pc, #164]	; (80007e0 <MX_GPIO_Init+0xd8>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800074e:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a23      	ldr	r2, [pc, #140]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000754:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <MX_GPIO_Init+0xd8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a1d      	ldr	r2, [pc, #116]	; (80007e0 <MX_GPIO_Init+0xd8>)
 800076c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a17      	ldr	r2, [pc, #92]	; (80007e0 <MX_GPIO_Init+0xd8>)
 8000784:	f043 0304 	orr.w	r3, r3, #4
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b15      	ldr	r3, [pc, #84]	; (80007e0 <MX_GPIO_Init+0xd8>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0304 	and.w	r3, r3, #4
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, LD_USER1_Pin|LD_USER2_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f242 0120 	movw	r1, #8224	; 0x2020
 800079c:	4811      	ldr	r0, [pc, #68]	; (80007e4 <MX_GPIO_Init+0xdc>)
 800079e:	f000 fe1d 	bl	80013dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PJPin PJPin */
  GPIO_InitStruct.Pin = LD_USER1_Pin|LD_USER2_Pin;
 80007a2:	f242 0320 	movw	r3, #8224	; 0x2020
 80007a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a8:	2301      	movs	r3, #1
 80007aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	2300      	movs	r3, #0
 80007b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4619      	mov	r1, r3
 80007ba:	480a      	ldr	r0, [pc, #40]	; (80007e4 <MX_GPIO_Init+0xdc>)
 80007bc:	f000 fc64 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 80007c0:	2301      	movs	r3, #1
 80007c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	4805      	ldr	r0, [pc, #20]	; (80007e8 <MX_GPIO_Init+0xe0>)
 80007d4:	f000 fc58 	bl	8001088 <HAL_GPIO_Init>

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40022400 	.word	0x40022400
 80007e8:	40020000 	.word	0x40020000

080007ec <vAssertCalled>:
	*(pulNumber) = uxRand();
	return pdTRUE;
}

void vAssertCalled( uint32_t ulLine, const char *pcFile )
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
volatile unsigned long ul = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]

	( void ) pcFile;
	( void ) ulLine;

	taskENTER_CRITICAL();
 80007fa:	f005 fa4d 	bl	8005c98 <vPortEnterCritical>
	{
		/* Set ul to a non-zero value using the debugger to step out of this
		function. */
		while( ul == 0 )
 80007fe:	e000      	b.n	8000802 <vAssertCalled+0x16>
		{
			__NOP();
 8000800:	bf00      	nop
		while( ul == 0 )
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d0fb      	beq.n	8000800 <vAssertCalled+0x14>
		}
	}
	taskEXIT_CRITICAL();
 8000808:	f005 fa72 	bl	8005cf0 <vPortExitCritical>
}
 800080c:	bf00      	nop
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <debugPrintln>:
	/* enable interrupts */
	vPortExitCritical();
}

/* print string over usart1 with \r\n */
void debugPrintln(char _out[]){
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	/* disable interrupts */
	vPortEnterCritical();
 800081c:	f005 fa3c 	bl	8005c98 <vPortEnterCritical>
	HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 10);
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff fd0d 	bl	8000240 <strlen>
 8000826:	4603      	mov	r3, r0
 8000828:	b29a      	uxth	r2, r3
 800082a:	230a      	movs	r3, #10
 800082c:	6879      	ldr	r1, [r7, #4]
 800082e:	4809      	ldr	r0, [pc, #36]	; (8000854 <debugPrintln+0x40>)
 8000830:	f002 fa5e 	bl	8002cf0 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8000834:	f640 230d 	movw	r3, #2573	; 0xa0d
 8000838:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart1, (uint8_t *) newline, 2, 10);
 800083a:	f107 010c 	add.w	r1, r7, #12
 800083e:	230a      	movs	r3, #10
 8000840:	2202      	movs	r2, #2
 8000842:	4804      	ldr	r0, [pc, #16]	; (8000854 <debugPrintln+0x40>)
 8000844:	f002 fa54 	bl	8002cf0 <HAL_UART_Transmit>
	/* enable interrupts */
	vPortExitCritical();
 8000848:	f005 fa52 	bl	8005cf0 <vPortExitCritical>
}
 800084c:	bf00      	nop
 800084e:	3710      	adds	r7, #16
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	200206e0 	.word	0x200206e0

08000858 <vApplicationMallocFailedHook>:
    }
}


void vApplicationMallocFailedHook(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	debugPrintln("Malloc Failed Hook called!!!");
 800085c:	4801      	ldr	r0, [pc, #4]	; (8000864 <vApplicationMallocFailedHook+0xc>)
 800085e:	f7ff ffd9 	bl	8000814 <debugPrintln>
    for( ;; );
 8000862:	e7fe      	b.n	8000862 <vApplicationMallocFailedHook+0xa>
 8000864:	080080d0 	.word	0x080080d0

08000868 <vApplicationStackOverflowHook>:
}


void vApplicationStackOverflowHook( TaskHandle_t xTask, char * pcTaskName )
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
    /* Run time stack overflow checking is performed if
    configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected.  pxCurrentTCB can be
    inspected in the debugger if the task name passed into this function is
    corrupt. */
    for( ;; );
 8000872:	e7fe      	b.n	8000872 <vApplicationStackOverflowHook+0xa>

08000874 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
    for( ;; );
 8000878:	e7fe      	b.n	8000878 <vApplicationIdleHook+0x4>
	...

0800087c <printTick>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
TaskHandle_t* tickTestHandle = NULL;
void printTick( void* pvParameters )
{
 800087c:	b580      	push	{r7, lr}
 800087e:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 8000882:	af00      	add	r7, sp, #0
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	6018      	str	r0, [r3, #0]
	char buffer[1024];
    for( ;; )
    {
    	snprintf(buffer, sizeof(buffer), "Tick: %lu", xTaskGetTickCount());
 8000888:	f003 ff68 	bl	800475c <xTaskGetTickCount>
 800088c:	4603      	mov	r3, r0
 800088e:	f107 0008 	add.w	r0, r7, #8
 8000892:	4a07      	ldr	r2, [pc, #28]	; (80008b0 <printTick+0x34>)
 8000894:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000898:	f006 f8d8 	bl	8006a4c <sniprintf>
    	debugPrintln(buffer);
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ffb7 	bl	8000814 <debugPrintln>
    	vTaskDelay( 10000 / portTICK_PERIOD_MS );
 80008a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80008aa:	f003 fe29 	bl	8004500 <vTaskDelay>
    	snprintf(buffer, sizeof(buffer), "Tick: %lu", xTaskGetTickCount());
 80008ae:	e7eb      	b.n	8000888 <printTick+0xc>
 80008b0:	080080f0 	.word	0x080080f0

080008b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ba:	f000 fad6 	bl	8000e6a <HAL_Init>
  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008be:	f000 f857 	bl	8000970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c2:	f7ff ff21 	bl	8000708 <MX_GPIO_Init>
  MX_RNG_Init();
 80008c6:	f000 f8fd 	bl	8000ac4 <MX_RNG_Init>
  MX_USART1_UART_Init();
 80008ca:	f000 fa31 	bl	8000d30 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  #if DEBUG_MODE
  	  debugPrintln("Main Hardware Init finished");
 80008ce:	481f      	ldr	r0, [pc, #124]	; (800094c <main+0x98>)
 80008d0:	f7ff ffa0 	bl	8000814 <debugPrintln>
  #endif
  /* create queue for sending data between receiving UDP task and fft task */
  receivedQueue= xQueueCreate( 1, (sizeof( float32_t * ) * TOTAL_SAMPLE_SIZE));
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008da:	2001      	movs	r0, #1
 80008dc:	f002 fffa 	bl	80038d4 <xQueueGenericCreate>
 80008e0:	4602      	mov	r2, r0
 80008e2:	4b1b      	ldr	r3, [pc, #108]	; (8000950 <main+0x9c>)
 80008e4:	601a      	str	r2, [r3, #0]
  /* create queue for sending data between fft task and sending UDP task */
  sendQueue= xQueueCreate( 1, (sizeof( float32_t * ) * FFT_SIZE) );
 80008e6:	2200      	movs	r2, #0
 80008e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008ec:	2001      	movs	r0, #1
 80008ee:	f002 fff1 	bl	80038d4 <xQueueGenericCreate>
 80008f2:	4602      	mov	r2, r0
 80008f4:	4b17      	ldr	r3, [pc, #92]	; (8000954 <main+0xa0>)
 80008f6:	601a      	str	r2, [r3, #0]
  /* check if queue pointers are NULL */
  if ( ( receivedQueue == NULL ) || ( sendQueue == NULL) )
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <main+0x9c>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d003      	beq.n	8000908 <main+0x54>
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <main+0xa0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d108      	bne.n	800091a <main+0x66>
  {
	  #if DEBUG_MODE == 1
		  debugPrintln( "--------------------------------");
 8000908:	4813      	ldr	r0, [pc, #76]	; (8000958 <main+0xa4>)
 800090a:	f7ff ff83 	bl	8000814 <debugPrintln>
		  debugPrintln( " ONE QUEUE IS NULL !!!! ");
 800090e:	4813      	ldr	r0, [pc, #76]	; (800095c <main+0xa8>)
 8000910:	f7ff ff80 	bl	8000814 <debugPrintln>
		  debugPrintln( "--------------------------------");
 8000914:	4810      	ldr	r0, [pc, #64]	; (8000958 <main+0xa4>)
 8000916:	f7ff ff7d 	bl	8000814 <debugPrintln>
	  #endif
  }
  /* init Freertos + TCP module */
  #if DEBUG_MODE == 1
  debugPrintln("IP Init");
 800091a:	4811      	ldr	r0, [pc, #68]	; (8000960 <main+0xac>)
 800091c:	f7ff ff7a 	bl	8000814 <debugPrintln>
//                   ucNetMask,
//                   ucGatewayAddress,
//                   ucDNSServerAddress,
//                   ucMACAddress );
  /* start the freertos scheduler */
  initEDFTasksStruct();
 8000920:	f7ff fe66 	bl	80005f0 <initEDFTasksStruct>
  createEDFTask(printTick, "printTick", (unsigned short ) 300, NULL, 5, 50, 40);
 8000924:	2328      	movs	r3, #40	; 0x28
 8000926:	9302      	str	r3, [sp, #8]
 8000928:	2332      	movs	r3, #50	; 0x32
 800092a:	9301      	str	r3, [sp, #4]
 800092c:	2305      	movs	r3, #5
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2300      	movs	r3, #0
 8000932:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000936:	490b      	ldr	r1, [pc, #44]	; (8000964 <main+0xb0>)
 8000938:	480b      	ldr	r0, [pc, #44]	; (8000968 <main+0xb4>)
 800093a:	f7ff fe81 	bl	8000640 <createEDFTask>
  #if DEBUG_MODE
  	  debugPrintln("Start Scheduler");
 800093e:	480b      	ldr	r0, [pc, #44]	; (800096c <main+0xb8>)
 8000940:	f7ff ff68 	bl	8000814 <debugPrintln>
  #endif
//  xTaskCreate( printTick, "printTick", ( unsigned short ) 500 , NULL, 5, tickTestHandle );
  vTaskStartScheduler();
 8000944:	f003 fe0c 	bl	8004560 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000948:	e7fe      	b.n	8000948 <main+0x94>
 800094a:	bf00      	nop
 800094c:	080080fc 	.word	0x080080fc
 8000950:	200002a8 	.word	0x200002a8
 8000954:	200002ac 	.word	0x200002ac
 8000958:	08008118 	.word	0x08008118
 800095c:	0800813c 	.word	0x0800813c
 8000960:	08008158 	.word	0x08008158
 8000964:	08008160 	.word	0x08008160
 8000968:	0800087d 	.word	0x0800087d
 800096c:	0800816c 	.word	0x0800816c

08000970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b0b8      	sub	sp, #224	; 0xe0
 8000974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000976:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800097a:	2234      	movs	r2, #52	; 0x34
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f005 fb4c 	bl	800601c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000984:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000994:	f107 0308 	add.w	r3, r7, #8
 8000998:	2290      	movs	r2, #144	; 0x90
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f005 fb3d 	bl	800601c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	4b3a      	ldr	r3, [pc, #232]	; (8000a8c <SystemClock_Config+0x11c>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	4a39      	ldr	r2, [pc, #228]	; (8000a8c <SystemClock_Config+0x11c>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	4b37      	ldr	r3, [pc, #220]	; (8000a8c <SystemClock_Config+0x11c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ba:	4b35      	ldr	r3, [pc, #212]	; (8000a90 <SystemClock_Config+0x120>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a34      	ldr	r2, [pc, #208]	; (8000a90 <SystemClock_Config+0x120>)
 80009c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009c4:	6013      	str	r3, [r2, #0]
 80009c6:	4b32      	ldr	r3, [pc, #200]	; (8000a90 <SystemClock_Config+0x120>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d2:	2301      	movs	r3, #1
 80009d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e0:	2302      	movs	r3, #2
 80009e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009ee:	2319      	movs	r3, #25
 80009f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 80009f4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80009f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009fc:	2302      	movs	r3, #2
 80009fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000a02:	2309      	movs	r3, #9
 8000a04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a08:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 fd4f 	bl	80014b0 <HAL_RCC_OscConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000a18:	f000 f850 	bl	8000abc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a1c:	f000 fcf8 	bl	8001410 <HAL_PWREx_EnableOverDrive>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000a26:	f000 f849 	bl	8000abc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a30:	2302      	movs	r3, #2
 8000a32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a36:	2300      	movs	r3, #0
 8000a38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a4c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000a50:	2107      	movs	r1, #7
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 ffda 	bl	8001a0c <HAL_RCC_ClockConfig>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000a5e:	f000 f82d 	bl	8000abc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_CLK48;
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <SystemClock_Config+0x124>)
 8000a64:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a66:	2300      	movs	r3, #0
 8000a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a70:	f107 0308 	add.w	r3, r7, #8
 8000a74:	4618      	mov	r0, r3
 8000a76:	f001 f9cd 	bl	8001e14 <HAL_RCCEx_PeriphCLKConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0x114>
  {
    Error_Handler();
 8000a80:	f000 f81c 	bl	8000abc <Error_Handler>
  }
}
 8000a84:	bf00      	nop
 8000a86:	37e0      	adds	r7, #224	; 0xe0
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40007000 	.word	0x40007000
 8000a94:	00200040 	.word	0x00200040

08000a98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d101      	bne.n	8000aae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aaa:	f000 f9eb 	bl	8000e84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40001000 	.word	0x40001000

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <Error_Handler+0x6>

08000ac4 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0

  hrng.Instance = RNG;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <MX_RNG_Init+0x20>)
 8000aca:	4a07      	ldr	r2, [pc, #28]	; (8000ae8 <MX_RNG_Init+0x24>)
 8000acc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <MX_RNG_Init+0x20>)
 8000ad0:	f001 fdc6 	bl	8002660 <HAL_RNG_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000ada:	f7ff ffef 	bl	8000abc <Error_Handler>
  }

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20020690 	.word	0x20020690
 8000ae8:	50060800 	.word	0x50060800

08000aec <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a0d      	ldr	r2, [pc, #52]	; (8000b30 <HAL_RNG_MspInit+0x44>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d113      	bne.n	8000b26 <HAL_RNG_MspInit+0x3a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_RNG_MspInit+0x48>)
 8000b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b02:	4a0c      	ldr	r2, [pc, #48]	; (8000b34 <HAL_RNG_MspInit+0x48>)
 8000b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b08:	6353      	str	r3, [r2, #52]	; 0x34
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <HAL_RNG_MspInit+0x48>)
 8000b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2100      	movs	r1, #0
 8000b1a:	2050      	movs	r0, #80	; 0x50
 8000b1c:	f000 fa8a 	bl	8001034 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8000b20:	2050      	movs	r0, #80	; 0x50
 8000b22:	f000 faa3 	bl	800106c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000b26:	bf00      	nop
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	50060800 	.word	0x50060800
 8000b34:	40023800 	.word	0x40023800

08000b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <HAL_MspInit+0x44>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b42:	4a0e      	ldr	r2, [pc, #56]	; (8000b7c <HAL_MspInit+0x44>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b48:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <HAL_MspInit+0x44>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <HAL_MspInit+0x44>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5a:	4a08      	ldr	r2, [pc, #32]	; (8000b7c <HAL_MspInit+0x44>)
 8000b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b60:	6453      	str	r3, [r2, #68]	; 0x44
 8000b62:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <HAL_MspInit+0x44>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08c      	sub	sp, #48	; 0x30
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	2036      	movs	r0, #54	; 0x36
 8000b96:	f000 fa4d 	bl	8001034 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b9a:	2036      	movs	r0, #54	; 0x36
 8000b9c:	f000 fa66 	bl	800106c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ba0:	4b1f      	ldr	r3, [pc, #124]	; (8000c20 <HAL_InitTick+0xa0>)
 8000ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba4:	4a1e      	ldr	r2, [pc, #120]	; (8000c20 <HAL_InitTick+0xa0>)
 8000ba6:	f043 0310 	orr.w	r3, r3, #16
 8000baa:	6413      	str	r3, [r2, #64]	; 0x40
 8000bac:	4b1c      	ldr	r3, [pc, #112]	; (8000c20 <HAL_InitTick+0xa0>)
 8000bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb0:	f003 0310 	and.w	r3, r3, #16
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bb8:	f107 0210 	add.w	r2, r7, #16
 8000bbc:	f107 0314 	add.w	r3, r7, #20
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f001 f8f4 	bl	8001db0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000bc8:	f001 f8ca 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bd4:	4a13      	ldr	r2, [pc, #76]	; (8000c24 <HAL_InitTick+0xa4>)
 8000bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bda:	0c9b      	lsrs	r3, r3, #18
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <HAL_InitTick+0xa8>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <HAL_InitTick+0xac>)
 8000be4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <HAL_InitTick+0xa8>)
 8000be8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <HAL_InitTick+0xa8>)
 8000bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <HAL_InitTick+0xa8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <HAL_InitTick+0xa8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c00:	4809      	ldr	r0, [pc, #36]	; (8000c28 <HAL_InitTick+0xa8>)
 8000c02:	f001 fdc2 	bl	800278a <HAL_TIM_Base_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d104      	bne.n	8000c16 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c0c:	4806      	ldr	r0, [pc, #24]	; (8000c28 <HAL_InitTick+0xa8>)
 8000c0e:	f001 fdf1 	bl	80027f4 <HAL_TIM_Base_Start_IT>
 8000c12:	4603      	mov	r3, r0
 8000c14:	e000      	b.n	8000c18 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3730      	adds	r7, #48	; 0x30
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40023800 	.word	0x40023800
 8000c24:	431bde83 	.word	0x431bde83
 8000c28:	200206a0 	.word	0x200206a0
 8000c2c:	40001000 	.word	0x40001000

08000c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c34:	e7fe      	b.n	8000c34 <NMI_Handler+0x4>
	...

08000c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LD_USER1_GPIO_Port, LD_USER1_Pin, 1);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c42:	4802      	ldr	r0, [pc, #8]	; (8000c4c <HardFault_Handler+0x14>)
 8000c44:	f000 fbca 	bl	80013dc <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <HardFault_Handler+0x10>
 8000c4a:	bf00      	nop
 8000c4c:	40022400 	.word	0x40022400

08000c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <MemManage_Handler+0x4>

08000c56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5a:	e7fe      	b.n	8000c5a <BusFault_Handler+0x4>

08000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <UsageFault_Handler+0x4>

08000c62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c74:	4802      	ldr	r0, [pc, #8]	; (8000c80 <TIM6_DAC_IRQHandler+0x10>)
 8000c76:	f001 fde7 	bl	8002848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200206a0 	.word	0x200206a0

08000c84 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8000c88:	4802      	ldr	r0, [pc, #8]	; (8000c94 <RNG_IRQHandler+0x10>)
 8000c8a:	f001 fd13 	bl	80026b4 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20020690 	.word	0x20020690

08000c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca0:	4a14      	ldr	r2, [pc, #80]	; (8000cf4 <_sbrk+0x5c>)
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <_sbrk+0x60>)
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d102      	bne.n	8000cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <_sbrk+0x64>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <_sbrk+0x68>)
 8000cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cba:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <_sbrk+0x64>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d207      	bcs.n	8000cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc8:	f005 f95a 	bl	8005f80 <__errno>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	230c      	movs	r3, #12
 8000cd0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	e009      	b.n	8000cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <_sbrk+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cde:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	4a05      	ldr	r2, [pc, #20]	; (8000cfc <_sbrk+0x64>)
 8000ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20080000 	.word	0x20080000
 8000cf8:	00000400 	.word	0x00000400
 8000cfc:	200002b0 	.word	0x200002b0
 8000d00:	200207a8 	.word	0x200207a8

08000d04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <SystemInit+0x28>)
 8000d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d0e:	4a07      	ldr	r2, [pc, #28]	; (8000d2c <SystemInit+0x28>)
 8000d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d18:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <SystemInit+0x28>)
 8000d1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000d34:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d36:	4a15      	ldr	r2, [pc, #84]	; (8000d8c <MX_USART1_UART_Init+0x5c>)
 8000d38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d3a:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d56:	220c      	movs	r2, #12
 8000d58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d60:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d66:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d72:	4805      	ldr	r0, [pc, #20]	; (8000d88 <MX_USART1_UART_Init+0x58>)
 8000d74:	f001 ff6e 	bl	8002c54 <HAL_UART_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d7e:	f7ff fe9d 	bl	8000abc <Error_Handler>
  }

}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200206e0 	.word	0x200206e0
 8000d8c:	40011000 	.word	0x40011000

08000d90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	; 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a17      	ldr	r2, [pc, #92]	; (8000e0c <HAL_UART_MspInit+0x7c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d128      	bne.n	8000e04 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000db2:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db6:	4a16      	ldr	r2, [pc, #88]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000db8:	f043 0310 	orr.w	r3, r3, #16
 8000dbc:	6453      	str	r3, [r2, #68]	; 0x44
 8000dbe:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc2:	f003 0310 	and.w	r3, r3, #16
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <HAL_UART_MspInit+0x80>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000de2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000df4:	2307      	movs	r3, #7
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4805      	ldr	r0, [pc, #20]	; (8000e14 <HAL_UART_MspInit+0x84>)
 8000e00:	f000 f942 	bl	8001088 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e04:	bf00      	nop
 8000e06:	3728      	adds	r7, #40	; 0x28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40011000 	.word	0x40011000
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020000 	.word	0x40020000

08000e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e50 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e1c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e1e:	e003      	b.n	8000e28 <LoopCopyDataInit>

08000e20 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e20:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e22:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e24:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e26:	3104      	adds	r1, #4

08000e28 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e28:	480b      	ldr	r0, [pc, #44]	; (8000e58 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e2c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e2e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e30:	d3f6      	bcc.n	8000e20 <CopyDataInit>
  ldr  r2, =_sbss
 8000e32:	4a0b      	ldr	r2, [pc, #44]	; (8000e60 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e34:	e002      	b.n	8000e3c <LoopFillZerobss>

08000e36 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e36:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e38:	f842 3b04 	str.w	r3, [r2], #4

08000e3c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e3c:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e3e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e40:	d3f9      	bcc.n	8000e36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e42:	f7ff ff5f 	bl	8000d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e46:	f005 f8a1 	bl	8005f8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4a:	f7ff fd33 	bl	80008b4 <main>
  bx  lr    
 8000e4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e50:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000e54:	08008568 	.word	0x08008568
  ldr  r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e5c:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 8000e60:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 8000e64:	200207a8 	.word	0x200207a8

08000e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e68:	e7fe      	b.n	8000e68 <ADC_IRQHandler>

08000e6a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6e:	2003      	movs	r0, #3
 8000e70:	f000 f8d5 	bl	800101e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f7ff fe83 	bl	8000b80 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000e7a:	f7ff fe5d 	bl	8000b38 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <HAL_IncTick+0x20>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_IncTick+0x24>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <HAL_IncTick+0x24>)
 8000e96:	6013      	str	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000030 	.word	0x20000030
 8000ea8:	20020760 	.word	0x20020760

08000eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <HAL_GetTick+0x14>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20020760 	.word	0x20020760

08000ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <__NVIC_SetPriorityGrouping+0x40>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef2:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <__NVIC_SetPriorityGrouping+0x40>)
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	60d3      	str	r3, [r2, #12]
}
 8000ef8:	bf00      	nop
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00
 8000f08:	05fa0000 	.word	0x05fa0000

08000f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <__NVIC_GetPriorityGrouping+0x18>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	0a1b      	lsrs	r3, r3, #8
 8000f16:	f003 0307 	and.w	r3, r3, #7
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	db0b      	blt.n	8000f52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f003 021f 	and.w	r2, r3, #31
 8000f40:	4907      	ldr	r1, [pc, #28]	; (8000f60 <__NVIC_EnableIRQ+0x38>)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	2001      	movs	r0, #1
 8000f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	db0a      	blt.n	8000f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	490c      	ldr	r1, [pc, #48]	; (8000fb0 <__NVIC_SetPriority+0x4c>)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	0112      	lsls	r2, r2, #4
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	440b      	add	r3, r1
 8000f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f8c:	e00a      	b.n	8000fa4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4908      	ldr	r1, [pc, #32]	; (8000fb4 <__NVIC_SetPriority+0x50>)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	f003 030f 	and.w	r3, r3, #15
 8000f9a:	3b04      	subs	r3, #4
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	b2d2      	uxtb	r2, r2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	761a      	strb	r2, [r3, #24]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000e100 	.word	0xe000e100
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	f1c3 0307 	rsb	r3, r3, #7
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	bf28      	it	cs
 8000fd6:	2304      	movcs	r3, #4
 8000fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3304      	adds	r3, #4
 8000fde:	2b06      	cmp	r3, #6
 8000fe0:	d902      	bls.n	8000fe8 <NVIC_EncodePriority+0x30>
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	3b03      	subs	r3, #3
 8000fe6:	e000      	b.n	8000fea <NVIC_EncodePriority+0x32>
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001000:	f04f 31ff 	mov.w	r1, #4294967295
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	fa01 f303 	lsl.w	r3, r1, r3
 800100a:	43d9      	mvns	r1, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	4313      	orrs	r3, r2
         );
}
 8001012:	4618      	mov	r0, r3
 8001014:	3724      	adds	r7, #36	; 0x24
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ff4c 	bl	8000ec4 <__NVIC_SetPriorityGrouping>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001046:	f7ff ff61 	bl	8000f0c <__NVIC_GetPriorityGrouping>
 800104a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	68b9      	ldr	r1, [r7, #8]
 8001050:	6978      	ldr	r0, [r7, #20]
 8001052:	f7ff ffb1 	bl	8000fb8 <NVIC_EncodePriority>
 8001056:	4602      	mov	r2, r0
 8001058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff ff80 	bl	8000f64 <__NVIC_SetPriority>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff54 	bl	8000f28 <__NVIC_EnableIRQ>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	; 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800109e:	2300      	movs	r3, #0
 80010a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
 80010a6:	e175      	b.n	8001394 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80010a8:	2201      	movs	r2, #1
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	697a      	ldr	r2, [r7, #20]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	f040 8164 	bne.w	800138e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d00b      	beq.n	80010e6 <HAL_GPIO_Init+0x5e>
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d007      	beq.n	80010e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010da:	2b11      	cmp	r3, #17
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b12      	cmp	r3, #18
 80010e4:	d130      	bne.n	8001148 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	2203      	movs	r2, #3
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4013      	ands	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4313      	orrs	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800111c:	2201      	movs	r2, #1
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4013      	ands	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	091b      	lsrs	r3, r3, #4
 8001132:	f003 0201 	and.w	r2, r3, #1
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d003      	beq.n	8001188 <HAL_GPIO_Init+0x100>
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b12      	cmp	r3, #18
 8001186:	d123      	bne.n	80011d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	08da      	lsrs	r2, r3, #3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3208      	adds	r2, #8
 8001190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	220f      	movs	r2, #15
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	08da      	lsrs	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3208      	adds	r2, #8
 80011ca:	69b9      	ldr	r1, [r7, #24]
 80011cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0203 	and.w	r2, r3, #3
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	2b00      	cmp	r3, #0
 800120e:	f000 80be 	beq.w	800138e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001212:	4b65      	ldr	r3, [pc, #404]	; (80013a8 <HAL_GPIO_Init+0x320>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	4a64      	ldr	r2, [pc, #400]	; (80013a8 <HAL_GPIO_Init+0x320>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121c:	6453      	str	r3, [r2, #68]	; 0x44
 800121e:	4b62      	ldr	r3, [pc, #392]	; (80013a8 <HAL_GPIO_Init+0x320>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800122a:	4a60      	ldr	r2, [pc, #384]	; (80013ac <HAL_GPIO_Init+0x324>)
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	220f      	movs	r2, #15
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a57      	ldr	r2, [pc, #348]	; (80013b0 <HAL_GPIO_Init+0x328>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d037      	beq.n	80012c6 <HAL_GPIO_Init+0x23e>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a56      	ldr	r2, [pc, #344]	; (80013b4 <HAL_GPIO_Init+0x32c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d031      	beq.n	80012c2 <HAL_GPIO_Init+0x23a>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a55      	ldr	r2, [pc, #340]	; (80013b8 <HAL_GPIO_Init+0x330>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d02b      	beq.n	80012be <HAL_GPIO_Init+0x236>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a54      	ldr	r2, [pc, #336]	; (80013bc <HAL_GPIO_Init+0x334>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d025      	beq.n	80012ba <HAL_GPIO_Init+0x232>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a53      	ldr	r2, [pc, #332]	; (80013c0 <HAL_GPIO_Init+0x338>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d01f      	beq.n	80012b6 <HAL_GPIO_Init+0x22e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a52      	ldr	r2, [pc, #328]	; (80013c4 <HAL_GPIO_Init+0x33c>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d019      	beq.n	80012b2 <HAL_GPIO_Init+0x22a>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a51      	ldr	r2, [pc, #324]	; (80013c8 <HAL_GPIO_Init+0x340>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_GPIO_Init+0x226>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a50      	ldr	r2, [pc, #320]	; (80013cc <HAL_GPIO_Init+0x344>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d00d      	beq.n	80012aa <HAL_GPIO_Init+0x222>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a4f      	ldr	r2, [pc, #316]	; (80013d0 <HAL_GPIO_Init+0x348>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d007      	beq.n	80012a6 <HAL_GPIO_Init+0x21e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a4e      	ldr	r2, [pc, #312]	; (80013d4 <HAL_GPIO_Init+0x34c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d101      	bne.n	80012a2 <HAL_GPIO_Init+0x21a>
 800129e:	2309      	movs	r3, #9
 80012a0:	e012      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012a2:	230a      	movs	r3, #10
 80012a4:	e010      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012a6:	2308      	movs	r3, #8
 80012a8:	e00e      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012aa:	2307      	movs	r3, #7
 80012ac:	e00c      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012ae:	2306      	movs	r3, #6
 80012b0:	e00a      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012b2:	2305      	movs	r3, #5
 80012b4:	e008      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012b6:	2304      	movs	r3, #4
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012ba:	2303      	movs	r3, #3
 80012bc:	e004      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012be:	2302      	movs	r3, #2
 80012c0:	e002      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012c2:	2301      	movs	r3, #1
 80012c4:	e000      	b.n	80012c8 <HAL_GPIO_Init+0x240>
 80012c6:	2300      	movs	r3, #0
 80012c8:	69fa      	ldr	r2, [r7, #28]
 80012ca:	f002 0203 	and.w	r2, r2, #3
 80012ce:	0092      	lsls	r2, r2, #2
 80012d0:	4093      	lsls	r3, r2
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012d8:	4934      	ldr	r1, [pc, #208]	; (80013ac <HAL_GPIO_Init+0x324>)
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	089b      	lsrs	r3, r3, #2
 80012de:	3302      	adds	r3, #2
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e6:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <HAL_GPIO_Init+0x350>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800130a:	4a33      	ldr	r2, [pc, #204]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001310:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	43db      	mvns	r3, r3
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4013      	ands	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001334:	4a28      	ldr	r2, [pc, #160]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800133a:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001364:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001388:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	3301      	adds	r3, #1
 8001392:	61fb      	str	r3, [r7, #28]
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	2b0f      	cmp	r3, #15
 8001398:	f67f ae86 	bls.w	80010a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800139c:	bf00      	nop
 800139e:	3724      	adds	r7, #36	; 0x24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40013800 	.word	0x40013800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020800 	.word	0x40020800
 80013bc:	40020c00 	.word	0x40020c00
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40021400 	.word	0x40021400
 80013c8:	40021800 	.word	0x40021800
 80013cc:	40021c00 	.word	0x40021c00
 80013d0:	40022000 	.word	0x40022000
 80013d4:	40022400 	.word	0x40022400
 80013d8:	40013c00 	.word	0x40013c00

080013dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	807b      	strh	r3, [r7, #2]
 80013e8:	4613      	mov	r3, r2
 80013ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ec:	787b      	ldrb	r3, [r7, #1]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013f8:	e003      	b.n	8001402 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013fa:	887b      	ldrh	r3, [r7, #2]
 80013fc:	041a      	lsls	r2, r3, #16
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	619a      	str	r2, [r3, #24]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800141a:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a22      	ldr	r2, [pc, #136]	; (80014a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
 8001426:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001432:	4b1e      	ldr	r3, [pc, #120]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1d      	ldr	r2, [pc, #116]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800143c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800143e:	f7ff fd35 	bl	8000eac <HAL_GetTick>
 8001442:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001444:	e009      	b.n	800145a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001446:	f7ff fd31 	bl	8000eac <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001454:	d901      	bls.n	800145a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e022      	b.n	80014a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800145a:	4b14      	ldr	r3, [pc, #80]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001466:	d1ee      	bne.n	8001446 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a0f      	ldr	r2, [pc, #60]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800146e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001472:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001474:	f7ff fd1a 	bl	8000eac <HAL_GetTick>
 8001478:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800147a:	e009      	b.n	8001490 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800147c:	f7ff fd16 	bl	8000eac <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800148a:	d901      	bls.n	8001490 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e007      	b.n	80014a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001498:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800149c:	d1ee      	bne.n	800147c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000

080014b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80014b8:	2300      	movs	r3, #0
 80014ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e29b      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 8087 	beq.w	80015e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014d4:	4b96      	ldr	r3, [pc, #600]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 030c 	and.w	r3, r3, #12
 80014dc:	2b04      	cmp	r3, #4
 80014de:	d00c      	beq.n	80014fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014e0:	4b93      	ldr	r3, [pc, #588]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 030c 	and.w	r3, r3, #12
 80014e8:	2b08      	cmp	r3, #8
 80014ea:	d112      	bne.n	8001512 <HAL_RCC_OscConfig+0x62>
 80014ec:	4b90      	ldr	r3, [pc, #576]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014f8:	d10b      	bne.n	8001512 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014fa:	4b8d      	ldr	r3, [pc, #564]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d06c      	beq.n	80015e0 <HAL_RCC_OscConfig+0x130>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d168      	bne.n	80015e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e275      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800151a:	d106      	bne.n	800152a <HAL_RCC_OscConfig+0x7a>
 800151c:	4b84      	ldr	r3, [pc, #528]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a83      	ldr	r2, [pc, #524]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	e02e      	b.n	8001588 <HAL_RCC_OscConfig+0xd8>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10c      	bne.n	800154c <HAL_RCC_OscConfig+0x9c>
 8001532:	4b7f      	ldr	r3, [pc, #508]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a7e      	ldr	r2, [pc, #504]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	4b7c      	ldr	r3, [pc, #496]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a7b      	ldr	r2, [pc, #492]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e01d      	b.n	8001588 <HAL_RCC_OscConfig+0xd8>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001554:	d10c      	bne.n	8001570 <HAL_RCC_OscConfig+0xc0>
 8001556:	4b76      	ldr	r3, [pc, #472]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a75      	ldr	r2, [pc, #468]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800155c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001560:	6013      	str	r3, [r2, #0]
 8001562:	4b73      	ldr	r3, [pc, #460]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a72      	ldr	r2, [pc, #456]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	e00b      	b.n	8001588 <HAL_RCC_OscConfig+0xd8>
 8001570:	4b6f      	ldr	r3, [pc, #444]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a6e      	ldr	r2, [pc, #440]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b6c      	ldr	r3, [pc, #432]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a6b      	ldr	r2, [pc, #428]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001586:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d013      	beq.n	80015b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001590:	f7ff fc8c 	bl	8000eac <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001598:	f7ff fc88 	bl	8000eac <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b64      	cmp	r3, #100	; 0x64
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e229      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015aa:	4b61      	ldr	r3, [pc, #388]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0f0      	beq.n	8001598 <HAL_RCC_OscConfig+0xe8>
 80015b6:	e014      	b.n	80015e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b8:	f7ff fc78 	bl	8000eac <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c0:	f7ff fc74 	bl	8000eac <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b64      	cmp	r3, #100	; 0x64
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e215      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015d2:	4b57      	ldr	r3, [pc, #348]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <HAL_RCC_OscConfig+0x110>
 80015de:	e000      	b.n	80015e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d069      	beq.n	80016c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015ee:	4b50      	ldr	r3, [pc, #320]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 030c 	and.w	r3, r3, #12
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00b      	beq.n	8001612 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015fa:	4b4d      	ldr	r3, [pc, #308]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
 8001602:	2b08      	cmp	r3, #8
 8001604:	d11c      	bne.n	8001640 <HAL_RCC_OscConfig+0x190>
 8001606:	4b4a      	ldr	r3, [pc, #296]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d116      	bne.n	8001640 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001612:	4b47      	ldr	r3, [pc, #284]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d005      	beq.n	800162a <HAL_RCC_OscConfig+0x17a>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d001      	beq.n	800162a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e1e9      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800162a:	4b41      	ldr	r3, [pc, #260]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	493d      	ldr	r1, [pc, #244]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800163a:	4313      	orrs	r3, r2
 800163c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800163e:	e040      	b.n	80016c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d023      	beq.n	8001690 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001648:	4b39      	ldr	r3, [pc, #228]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a38      	ldr	r2, [pc, #224]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001654:	f7ff fc2a 	bl	8000eac <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165c:	f7ff fc26 	bl	8000eac <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e1c7      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800166e:	4b30      	ldr	r3, [pc, #192]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f0      	beq.n	800165c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800167a:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	4929      	ldr	r1, [pc, #164]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
 800168e:	e018      	b.n	80016c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001690:	4b27      	ldr	r3, [pc, #156]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a26      	ldr	r2, [pc, #152]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001696:	f023 0301 	bic.w	r3, r3, #1
 800169a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800169c:	f7ff fc06 	bl	8000eac <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016a4:	f7ff fc02 	bl	8000eac <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e1a3      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b6:	4b1e      	ldr	r3, [pc, #120]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d038      	beq.n	8001740 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d019      	beq.n	800170a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d6:	4b16      	ldr	r3, [pc, #88]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80016d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016da:	4a15      	ldr	r2, [pc, #84]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e2:	f7ff fbe3 	bl	8000eac <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ea:	f7ff fbdf 	bl	8000eac <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e180      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 80016fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0f0      	beq.n	80016ea <HAL_RCC_OscConfig+0x23a>
 8001708:	e01a      	b.n	8001740 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 800170c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800170e:	4a08      	ldr	r2, [pc, #32]	; (8001730 <HAL_RCC_OscConfig+0x280>)
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001716:	f7ff fbc9 	bl	8000eac <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800171c:	e00a      	b.n	8001734 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800171e:	f7ff fbc5 	bl	8000eac <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d903      	bls.n	8001734 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e166      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
 8001730:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001734:	4b92      	ldr	r3, [pc, #584]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1ee      	bne.n	800171e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 80a4 	beq.w	8001896 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800174e:	4b8c      	ldr	r3, [pc, #560]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d10d      	bne.n	8001776 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	4b89      	ldr	r3, [pc, #548]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a88      	ldr	r2, [pc, #544]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b86      	ldr	r3, [pc, #536]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001772:	2301      	movs	r3, #1
 8001774:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001776:	4b83      	ldr	r3, [pc, #524]	; (8001984 <HAL_RCC_OscConfig+0x4d4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800177e:	2b00      	cmp	r3, #0
 8001780:	d118      	bne.n	80017b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001782:	4b80      	ldr	r3, [pc, #512]	; (8001984 <HAL_RCC_OscConfig+0x4d4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a7f      	ldr	r2, [pc, #508]	; (8001984 <HAL_RCC_OscConfig+0x4d4>)
 8001788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800178c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800178e:	f7ff fb8d 	bl	8000eac <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001796:	f7ff fb89 	bl	8000eac <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b64      	cmp	r3, #100	; 0x64
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e12a      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a8:	4b76      	ldr	r3, [pc, #472]	; (8001984 <HAL_RCC_OscConfig+0x4d4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x31a>
 80017bc:	4b70      	ldr	r3, [pc, #448]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c0:	4a6f      	ldr	r2, [pc, #444]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6713      	str	r3, [r2, #112]	; 0x70
 80017c8:	e02d      	b.n	8001826 <HAL_RCC_OscConfig+0x376>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x33c>
 80017d2:	4b6b      	ldr	r3, [pc, #428]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d6:	4a6a      	ldr	r2, [pc, #424]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	6713      	str	r3, [r2, #112]	; 0x70
 80017de:	4b68      	ldr	r3, [pc, #416]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e2:	4a67      	ldr	r2, [pc, #412]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017e4:	f023 0304 	bic.w	r3, r3, #4
 80017e8:	6713      	str	r3, [r2, #112]	; 0x70
 80017ea:	e01c      	b.n	8001826 <HAL_RCC_OscConfig+0x376>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d10c      	bne.n	800180e <HAL_RCC_OscConfig+0x35e>
 80017f4:	4b62      	ldr	r3, [pc, #392]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f8:	4a61      	ldr	r2, [pc, #388]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001800:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001804:	4a5e      	ldr	r2, [pc, #376]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	6713      	str	r3, [r2, #112]	; 0x70
 800180c:	e00b      	b.n	8001826 <HAL_RCC_OscConfig+0x376>
 800180e:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001812:	4a5b      	ldr	r2, [pc, #364]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	6713      	str	r3, [r2, #112]	; 0x70
 800181a:	4b59      	ldr	r3, [pc, #356]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800181c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800181e:	4a58      	ldr	r2, [pc, #352]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d015      	beq.n	800185a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182e:	f7ff fb3d 	bl	8000eac <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001834:	e00a      	b.n	800184c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001836:	f7ff fb39 	bl	8000eac <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	f241 3288 	movw	r2, #5000	; 0x1388
 8001844:	4293      	cmp	r3, r2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e0d8      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184c:	4b4c      	ldr	r3, [pc, #304]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800184e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0ee      	beq.n	8001836 <HAL_RCC_OscConfig+0x386>
 8001858:	e014      	b.n	8001884 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185a:	f7ff fb27 	bl	8000eac <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001860:	e00a      	b.n	8001878 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f7ff fb23 	bl	8000eac <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e0c2      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001878:	4b41      	ldr	r3, [pc, #260]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1ee      	bne.n	8001862 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d105      	bne.n	8001896 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188a:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	4a3c      	ldr	r2, [pc, #240]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001890:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001894:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 80ae 	beq.w	80019fc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018a0:	4b37      	ldr	r3, [pc, #220]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 030c 	and.w	r3, r3, #12
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d06d      	beq.n	8001988 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d14b      	bne.n	800194c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b4:	4b32      	ldr	r3, [pc, #200]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a31      	ldr	r2, [pc, #196]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c0:	f7ff faf4 	bl	8000eac <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff faf0 	bl	8000eac <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e091      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018da:	4b29      	ldr	r3, [pc, #164]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69da      	ldr	r2, [r3, #28]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f4:	019b      	lsls	r3, r3, #6
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	3b01      	subs	r3, #1
 8001900:	041b      	lsls	r3, r3, #16
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001908:	061b      	lsls	r3, r3, #24
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001910:	071b      	lsls	r3, r3, #28
 8001912:	491b      	ldr	r1, [pc, #108]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a18      	ldr	r2, [pc, #96]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800191e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001924:	f7ff fac2 	bl	8000eac <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800192c:	f7ff fabe 	bl	8000eac <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e05f      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d0f0      	beq.n	800192c <HAL_RCC_OscConfig+0x47c>
 800194a:	e057      	b.n	80019fc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0b      	ldr	r2, [pc, #44]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001952:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001958:	f7ff faa8 	bl	8000eac <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001960:	f7ff faa4 	bl	8000eac <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e045      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001972:	4b03      	ldr	r3, [pc, #12]	; (8001980 <HAL_RCC_OscConfig+0x4d0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x4b0>
 800197e:	e03d      	b.n	80019fc <HAL_RCC_OscConfig+0x54c>
 8001980:	40023800 	.word	0x40023800
 8001984:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001988:	4b1f      	ldr	r3, [pc, #124]	; (8001a08 <HAL_RCC_OscConfig+0x558>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d030      	beq.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d129      	bne.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d122      	bne.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019b8:	4013      	ands	r3, r2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019be:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d119      	bne.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	085b      	lsrs	r3, r3, #1
 80019d0:	3b01      	subs	r3, #1
 80019d2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d10f      	bne.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e000      	b.n	80019fe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800

08001a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0d0      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a24:	4b6a      	ldr	r3, [pc, #424]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 030f 	and.w	r3, r3, #15
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d910      	bls.n	8001a54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a32:	4b67      	ldr	r3, [pc, #412]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f023 020f 	bic.w	r2, r3, #15
 8001a3a:	4965      	ldr	r1, [pc, #404]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a42:	4b63      	ldr	r3, [pc, #396]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d001      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e0b8      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d020      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a6c:	4b59      	ldr	r3, [pc, #356]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4a58      	ldr	r2, [pc, #352]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0308 	and.w	r3, r3, #8
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a84:	4b53      	ldr	r3, [pc, #332]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	4a52      	ldr	r2, [pc, #328]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a90:	4b50      	ldr	r3, [pc, #320]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	494d      	ldr	r1, [pc, #308]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d040      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d107      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab6:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d115      	bne.n	8001aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e07f      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d107      	bne.n	8001ade <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ace:	4b41      	ldr	r3, [pc, #260]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d109      	bne.n	8001aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e073      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ade:	4b3d      	ldr	r3, [pc, #244]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e06b      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aee:	4b39      	ldr	r3, [pc, #228]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f023 0203 	bic.w	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	4936      	ldr	r1, [pc, #216]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b00:	f7ff f9d4 	bl	8000eac <HAL_GetTick>
 8001b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b08:	f7ff f9d0 	bl	8000eac <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e053      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1e:	4b2d      	ldr	r3, [pc, #180]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 020c 	and.w	r2, r3, #12
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1eb      	bne.n	8001b08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d210      	bcs.n	8001b60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b24      	ldr	r3, [pc, #144]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 020f 	bic.w	r2, r3, #15
 8001b46:	4922      	ldr	r1, [pc, #136]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4e:	4b20      	ldr	r3, [pc, #128]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e032      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d008      	beq.n	8001b7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b6c:	4b19      	ldr	r3, [pc, #100]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	4916      	ldr	r1, [pc, #88]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0308 	and.w	r3, r3, #8
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d009      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b8a:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	490e      	ldr	r1, [pc, #56]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b9e:	f000 f821 	bl	8001be4 <HAL_RCC_GetSysClockFreq>
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	091b      	lsrs	r3, r3, #4
 8001baa:	f003 030f 	and.w	r3, r3, #15
 8001bae:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <HAL_RCC_ClockConfig+0x1cc>)
 8001bb0:	5cd3      	ldrb	r3, [r2, r3]
 8001bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8001bb6:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <HAL_RCC_ClockConfig+0x1d0>)
 8001bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_RCC_ClockConfig+0x1d4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe ffde 	bl	8000b80 <HAL_InitTick>

  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023c00 	.word	0x40023c00
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	08008280 	.word	0x08008280
 8001bdc:	20000028 	.word	0x20000028
 8001be0:	2000002c 	.word	0x2000002c

08001be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bfa:	4b50      	ldr	r3, [pc, #320]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 030c 	and.w	r3, r3, #12
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d007      	beq.n	8001c16 <HAL_RCC_GetSysClockFreq+0x32>
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d008      	beq.n	8001c1c <HAL_RCC_GetSysClockFreq+0x38>
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f040 808d 	bne.w	8001d2a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c10:	4b4b      	ldr	r3, [pc, #300]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001c12:	60bb      	str	r3, [r7, #8]
      break;
 8001c14:	e08c      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c16:	4b4b      	ldr	r3, [pc, #300]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c18:	60bb      	str	r3, [r7, #8]
      break;
 8001c1a:	e089      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1c:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c24:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001c26:	4b45      	ldr	r3, [pc, #276]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d023      	beq.n	8001c7a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c32:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	099b      	lsrs	r3, r3, #6
 8001c38:	f04f 0400 	mov.w	r4, #0
 8001c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	ea03 0501 	and.w	r5, r3, r1
 8001c48:	ea04 0602 	and.w	r6, r4, r2
 8001c4c:	4a3d      	ldr	r2, [pc, #244]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c4e:	fb02 f106 	mul.w	r1, r2, r6
 8001c52:	2200      	movs	r2, #0
 8001c54:	fb02 f205 	mul.w	r2, r2, r5
 8001c58:	440a      	add	r2, r1
 8001c5a:	493a      	ldr	r1, [pc, #232]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c5c:	fba5 0101 	umull	r0, r1, r5, r1
 8001c60:	1853      	adds	r3, r2, r1
 8001c62:	4619      	mov	r1, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f04f 0400 	mov.w	r4, #0
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4623      	mov	r3, r4
 8001c6e:	f7fe fb3f 	bl	80002f0 <__aeabi_uldivmod>
 8001c72:	4603      	mov	r3, r0
 8001c74:	460c      	mov	r4, r1
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	e049      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c7a:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	099b      	lsrs	r3, r3, #6
 8001c80:	f04f 0400 	mov.w	r4, #0
 8001c84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	ea03 0501 	and.w	r5, r3, r1
 8001c90:	ea04 0602 	and.w	r6, r4, r2
 8001c94:	4629      	mov	r1, r5
 8001c96:	4632      	mov	r2, r6
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	f04f 0400 	mov.w	r4, #0
 8001ca0:	0154      	lsls	r4, r2, #5
 8001ca2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ca6:	014b      	lsls	r3, r1, #5
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4622      	mov	r2, r4
 8001cac:	1b49      	subs	r1, r1, r5
 8001cae:	eb62 0206 	sbc.w	r2, r2, r6
 8001cb2:	f04f 0300 	mov.w	r3, #0
 8001cb6:	f04f 0400 	mov.w	r4, #0
 8001cba:	0194      	lsls	r4, r2, #6
 8001cbc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cc0:	018b      	lsls	r3, r1, #6
 8001cc2:	1a5b      	subs	r3, r3, r1
 8001cc4:	eb64 0402 	sbc.w	r4, r4, r2
 8001cc8:	f04f 0100 	mov.w	r1, #0
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	00e2      	lsls	r2, r4, #3
 8001cd2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001cd6:	00d9      	lsls	r1, r3, #3
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4614      	mov	r4, r2
 8001cdc:	195b      	adds	r3, r3, r5
 8001cde:	eb44 0406 	adc.w	r4, r4, r6
 8001ce2:	f04f 0100 	mov.w	r1, #0
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	02a2      	lsls	r2, r4, #10
 8001cec:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001cf0:	0299      	lsls	r1, r3, #10
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4614      	mov	r4, r2
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f04f 0400 	mov.w	r4, #0
 8001d00:	461a      	mov	r2, r3
 8001d02:	4623      	mov	r3, r4
 8001d04:	f7fe faf4 	bl	80002f0 <__aeabi_uldivmod>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	460c      	mov	r4, r1
 8001d0c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	0c1b      	lsrs	r3, r3, #16
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	3301      	adds	r3, #1
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d26:	60bb      	str	r3, [r7, #8]
      break;
 8001d28:	e002      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001d2c:	60bb      	str	r3, [r7, #8]
      break;
 8001d2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d30:	68bb      	ldr	r3, [r7, #8]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	00f42400 	.word	0x00f42400
 8001d44:	017d7840 	.word	0x017d7840

08001d48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	; (8001d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000028 	.word	0x20000028

08001d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d64:	f7ff fff0 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d68:	4601      	mov	r1, r0
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0a9b      	lsrs	r3, r3, #10
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4a03      	ldr	r2, [pc, #12]	; (8001d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d76:	5cd3      	ldrb	r3, [r2, r3]
 8001d78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	08008290 	.word	0x08008290

08001d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d8c:	f7ff ffdc 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d90:	4601      	mov	r1, r0
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0b5b      	lsrs	r3, r3, #13
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4a03      	ldr	r2, [pc, #12]	; (8001dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d9e:	5cd3      	ldrb	r3, [r2, r3]
 8001da0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	08008290 	.word	0x08008290

08001db0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dc0:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0203 	and.w	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	; (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001de4:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001df2:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <HAL_RCC_GetClockConfig+0x60>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 020f 	and.w	r2, r3, #15
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	601a      	str	r2, [r3, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d012      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e3c:	4b69      	ldr	r3, [pc, #420]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	4a68      	ldr	r2, [pc, #416]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e42:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e46:	6093      	str	r3, [r2, #8]
 8001e48:	4b66      	ldr	r3, [pc, #408]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e50:	4964      	ldr	r1, [pc, #400]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d017      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e6e:	4b5d      	ldr	r3, [pc, #372]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e7c:	4959      	ldr	r1, [pc, #356]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d017      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001eaa:	4b4e      	ldr	r3, [pc, #312]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001eb0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb8:	494a      	ldr	r1, [pc, #296]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ec8:	d101      	bne.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0320 	and.w	r3, r3, #32
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 808b 	beq.w	800200e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ef8:	4b3a      	ldr	r3, [pc, #232]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	4a39      	ldr	r2, [pc, #228]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f02:	6413      	str	r3, [r2, #64]	; 0x40
 8001f04:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f10:	4b35      	ldr	r3, [pc, #212]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a34      	ldr	r2, [pc, #208]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f1c:	f7fe ffc6 	bl	8000eac <HAL_GetTick>
 8001f20:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f24:	f7fe ffc2 	bl	8000eac <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	; 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e38d      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f36:	4b2c      	ldr	r3, [pc, #176]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f42:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d035      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d02e      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f60:	4b20      	ldr	r3, [pc, #128]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f68:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f74:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f76:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f7a:	4a1a      	ldr	r2, [pc, #104]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f80:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f82:	4a18      	ldr	r2, [pc, #96]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f88:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d114      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7fe ff8a 	bl	8000eac <HAL_GetTick>
 8001f98:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9a:	e00a      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7fe ff86 	bl	8000eac <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e34f      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0ee      	beq.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001fca:	d111      	bne.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fd8:	4b04      	ldr	r3, [pc, #16]	; (8001fec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001fda:	400b      	ands	r3, r1
 8001fdc:	4901      	ldr	r1, [pc, #4]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	608b      	str	r3, [r1, #8]
 8001fe2:	e00b      	b.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	0ffffcff 	.word	0x0ffffcff
 8001ff0:	4bb3      	ldr	r3, [pc, #716]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4ab2      	ldr	r2, [pc, #712]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ff6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001ffa:	6093      	str	r3, [r2, #8]
 8001ffc:	4bb0      	ldr	r3, [pc, #704]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ffe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002008:	49ad      	ldr	r1, [pc, #692]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800200a:	4313      	orrs	r3, r2
 800200c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2b00      	cmp	r3, #0
 8002018:	d010      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800201a:	4ba9      	ldr	r3, [pc, #676]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800201c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002020:	4aa7      	ldr	r2, [pc, #668]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002026:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800202a:	4ba5      	ldr	r3, [pc, #660]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800202c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002034:	49a2      	ldr	r1, [pc, #648]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002036:	4313      	orrs	r3, r2
 8002038:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00a      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002048:	4b9d      	ldr	r3, [pc, #628]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800204a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800204e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002056:	499a      	ldr	r1, [pc, #616]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002058:	4313      	orrs	r3, r2
 800205a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00a      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800206a:	4b95      	ldr	r3, [pc, #596]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800206c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002070:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002078:	4991      	ldr	r1, [pc, #580]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800207a:	4313      	orrs	r3, r2
 800207c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800208c:	4b8c      	ldr	r3, [pc, #560]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800208e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002092:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800209a:	4989      	ldr	r1, [pc, #548]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80020ae:	4b84      	ldr	r3, [pc, #528]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	4980      	ldr	r1, [pc, #512]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00a      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020d0:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d6:	f023 0203 	bic.w	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4978      	ldr	r1, [pc, #480]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00a      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f2:	4b73      	ldr	r3, [pc, #460]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f8:	f023 020c 	bic.w	r2, r3, #12
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002100:	496f      	ldr	r1, [pc, #444]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002102:	4313      	orrs	r3, r2
 8002104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00a      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002114:	4b6a      	ldr	r3, [pc, #424]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800211a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002122:	4967      	ldr	r1, [pc, #412]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002136:	4b62      	ldr	r3, [pc, #392]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800213c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002144:	495e      	ldr	r1, [pc, #376]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002146:	4313      	orrs	r3, r2
 8002148:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002158:	4b59      	ldr	r3, [pc, #356]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800215a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002166:	4956      	ldr	r1, [pc, #344]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800217a:	4b51      	ldr	r3, [pc, #324]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800217c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002180:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002188:	494d      	ldr	r1, [pc, #308]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00a      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800219c:	4b48      	ldr	r3, [pc, #288]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	4945      	ldr	r1, [pc, #276]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80021be:	4b40      	ldr	r3, [pc, #256]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021cc:	493c      	ldr	r1, [pc, #240]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00a      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021e0:	4b37      	ldr	r3, [pc, #220]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021ee:	4934      	ldr	r1, [pc, #208]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d011      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002202:	4b2f      	ldr	r3, [pc, #188]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002208:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002210:	492b      	ldr	r1, [pc, #172]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002212:	4313      	orrs	r3, r2
 8002214:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800221c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002220:	d101      	bne.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002222:	2301      	movs	r3, #1
 8002224:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002232:	2301      	movs	r3, #1
 8002234:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00a      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002242:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002248:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002250:	491b      	ldr	r1, [pc, #108]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00b      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002264:	4b16      	ldr	r3, [pc, #88]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002274:	4912      	ldr	r1, [pc, #72]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002276:	4313      	orrs	r3, r2
 8002278:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00b      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002288:	4b0d      	ldr	r3, [pc, #52]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800228a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800228e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002298:	4909      	ldr	r1, [pc, #36]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800229a:	4313      	orrs	r3, r2
 800229c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00f      	beq.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80022ac:	4b04      	ldr	r3, [pc, #16]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80022ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022bc:	e002      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800
 80022c4:	4985      	ldr	r1, [pc, #532]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00b      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80022d8:	4b80      	ldr	r3, [pc, #512]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022e8:	497c      	ldr	r1, [pc, #496]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d005      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022fe:	f040 80d6 	bne.w	80024ae <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002302:	4b76      	ldr	r3, [pc, #472]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a75      	ldr	r2, [pc, #468]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002308:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800230c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800230e:	f7fe fdcd 	bl	8000eac <HAL_GetTick>
 8002312:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002316:	f7fe fdc9 	bl	8000eac <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b64      	cmp	r3, #100	; 0x64
 8002322:	d901      	bls.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e194      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002328:	4b6c      	ldr	r3, [pc, #432]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1f0      	bne.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b00      	cmp	r3, #0
 800233e:	d021      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002344:	2b00      	cmp	r3, #0
 8002346:	d11d      	bne.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002348:	4b64      	ldr	r3, [pc, #400]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800234a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800234e:	0c1b      	lsrs	r3, r3, #16
 8002350:	f003 0303 	and.w	r3, r3, #3
 8002354:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002356:	4b61      	ldr	r3, [pc, #388]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800235c:	0e1b      	lsrs	r3, r3, #24
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	019a      	lsls	r2, r3, #6
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	041b      	lsls	r3, r3, #16
 800236e:	431a      	orrs	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	061b      	lsls	r3, r3, #24
 8002374:	431a      	orrs	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	071b      	lsls	r3, r3, #28
 800237c:	4957      	ldr	r1, [pc, #348]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800237e:	4313      	orrs	r3, r2
 8002380:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d004      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002394:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002398:	d00a      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d02e      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ae:	d129      	bne.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80023b0:	4b4a      	ldr	r3, [pc, #296]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023b6:	0c1b      	lsrs	r3, r3, #16
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023be:	4b47      	ldr	r3, [pc, #284]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023c4:	0f1b      	lsrs	r3, r3, #28
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	019a      	lsls	r2, r3, #6
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	041b      	lsls	r3, r3, #16
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	061b      	lsls	r3, r3, #24
 80023de:	431a      	orrs	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	071b      	lsls	r3, r3, #28
 80023e4:	493d      	ldr	r1, [pc, #244]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023ec:	4b3b      	ldr	r3, [pc, #236]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023f2:	f023 021f 	bic.w	r2, r3, #31
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fa:	3b01      	subs	r3, #1
 80023fc:	4937      	ldr	r1, [pc, #220]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d01d      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002410:	4b32      	ldr	r3, [pc, #200]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002412:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002416:	0e1b      	lsrs	r3, r3, #24
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800241e:	4b2f      	ldr	r3, [pc, #188]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002420:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002424:	0f1b      	lsrs	r3, r3, #28
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	019a      	lsls	r2, r3, #6
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	041b      	lsls	r3, r3, #16
 8002438:	431a      	orrs	r2, r3
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	061b      	lsls	r3, r3, #24
 800243e:	431a      	orrs	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	071b      	lsls	r3, r3, #28
 8002444:	4925      	ldr	r1, [pc, #148]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d011      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	019a      	lsls	r2, r3, #6
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	041b      	lsls	r3, r3, #16
 8002464:	431a      	orrs	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	061b      	lsls	r3, r3, #24
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	071b      	lsls	r3, r3, #28
 8002474:	4919      	ldr	r1, [pc, #100]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002476:	4313      	orrs	r3, r2
 8002478:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800247c:	4b17      	ldr	r3, [pc, #92]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a16      	ldr	r2, [pc, #88]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002482:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002486:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002488:	f7fe fd10 	bl	8000eac <HAL_GetTick>
 800248c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002490:	f7fe fd0c 	bl	8000eac <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b64      	cmp	r3, #100	; 0x64
 800249c:	d901      	bls.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e0d7      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f0      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	f040 80cd 	bne.w	8002650 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024b6:	4b09      	ldr	r3, [pc, #36]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a08      	ldr	r2, [pc, #32]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80024bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024c2:	f7fe fcf3 	bl	8000eac <HAL_GetTick>
 80024c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024c8:	e00a      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024ca:	f7fe fcef 	bl	8000eac <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b64      	cmp	r3, #100	; 0x64
 80024d6:	d903      	bls.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e0ba      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80024dc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024e0:	4b5e      	ldr	r3, [pc, #376]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024ec:	d0ed      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d009      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800250a:	2b00      	cmp	r3, #0
 800250c:	d02e      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	2b00      	cmp	r3, #0
 8002514:	d12a      	bne.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002516:	4b51      	ldr	r3, [pc, #324]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251c:	0c1b      	lsrs	r3, r3, #16
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002524:	4b4d      	ldr	r3, [pc, #308]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252a:	0f1b      	lsrs	r3, r3, #28
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	019a      	lsls	r2, r3, #6
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	041b      	lsls	r3, r3, #16
 800253c:	431a      	orrs	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	061b      	lsls	r3, r3, #24
 8002544:	431a      	orrs	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	071b      	lsls	r3, r3, #28
 800254a:	4944      	ldr	r1, [pc, #272]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800254c:	4313      	orrs	r3, r2
 800254e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002552:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002554:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002558:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	3b01      	subs	r3, #1
 8002562:	021b      	lsls	r3, r3, #8
 8002564:	493d      	ldr	r1, [pc, #244]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002566:	4313      	orrs	r3, r2
 8002568:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d022      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800257c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002580:	d11d      	bne.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002582:	4b36      	ldr	r3, [pc, #216]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002588:	0e1b      	lsrs	r3, r3, #24
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002590:	4b32      	ldr	r3, [pc, #200]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002596:	0f1b      	lsrs	r3, r3, #28
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	019a      	lsls	r2, r3, #6
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	041b      	lsls	r3, r3, #16
 80025aa:	431a      	orrs	r2, r3
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	061b      	lsls	r3, r3, #24
 80025b0:	431a      	orrs	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	071b      	lsls	r3, r3, #28
 80025b6:	4929      	ldr	r1, [pc, #164]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0308 	and.w	r3, r3, #8
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d028      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025ca:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d0:	0e1b      	lsrs	r3, r3, #24
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025d8:	4b20      	ldr	r3, [pc, #128]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025de:	0c1b      	lsrs	r3, r3, #16
 80025e0:	f003 0303 	and.w	r3, r3, #3
 80025e4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	019a      	lsls	r2, r3, #6
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	041b      	lsls	r3, r3, #16
 80025f0:	431a      	orrs	r2, r3
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	061b      	lsls	r3, r3, #24
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	071b      	lsls	r3, r3, #28
 80025fe:	4917      	ldr	r1, [pc, #92]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002606:	4b15      	ldr	r3, [pc, #84]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002608:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800260c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	4911      	ldr	r1, [pc, #68]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002616:	4313      	orrs	r3, r2
 8002618:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800261c:	4b0f      	ldr	r3, [pc, #60]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a0e      	ldr	r2, [pc, #56]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002626:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002628:	f7fe fc40 	bl	8000eac <HAL_GetTick>
 800262c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002630:	f7fe fc3c 	bl	8000eac <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e007      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800264a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800264e:	d1ef      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3720      	adds	r7, #32
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023800 	.word	0x40023800

08002660 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e01c      	b.n	80026ac <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	795b      	ldrb	r3, [r3, #5]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d105      	bne.n	8002688 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe fa32 	bl	8000aec <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f042 0204 	orr.w	r2, r2, #4
 800269c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	2b20      	cmp	r3, #32
 80026cc:	d105      	bne.n	80026da <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2210      	movs	r2, #16
 80026d2:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80026d4:	2301      	movs	r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	e00b      	b.n	80026f2 <HAL_RNG_IRQHandler+0x3e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026e4:	2b40      	cmp	r3, #64	; 0x40
 80026e6:	d104      	bne.n	80026f2 <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2208      	movs	r2, #8
 80026ec:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80026ee:	2301      	movs	r3, #1
 80026f0:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d10a      	bne.n	800270e <HAL_RNG_IRQHandler+0x5a>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2204      	movs	r2, #4
 80026fc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f839 	bl	8002776 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0260 	mvn.w	r2, #96	; 0x60
 800270c:	605a      	str	r2, [r3, #4]
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	2b01      	cmp	r3, #1
 800271a:	d11d      	bne.n	8002758 <HAL_RNG_IRQHandler+0xa4>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0208 	bic.w	r2, r2, #8
 800272a:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	795b      	ldrb	r3, [r3, #5]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b04      	cmp	r3, #4
 800273e:	d00b      	beq.n	8002758 <HAL_RNG_IRQHandler+0xa4>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	4619      	mov	r1, r3
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f804 	bl	8002760 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8002758:	bf00      	nop
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e01d      	b.n	80027d8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d106      	bne.n	80027b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f815 	bl	80027e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2202      	movs	r2, #2
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3304      	adds	r3, #4
 80027c6:	4619      	mov	r1, r3
 80027c8:	4610      	mov	r0, r2
 80027ca:	f000 f985 	bl	8002ad8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f042 0201 	orr.w	r2, r2, #1
 800280a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	4b0c      	ldr	r3, [pc, #48]	; (8002844 <HAL_TIM_Base_Start_IT+0x50>)
 8002814:	4013      	ands	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2b06      	cmp	r3, #6
 800281c:	d00b      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x42>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002824:	d007      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 0201 	orr.w	r2, r2, #1
 8002834:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3714      	adds	r7, #20
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	00010007 	.word	0x00010007

08002848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b02      	cmp	r3, #2
 800285c:	d122      	bne.n	80028a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b02      	cmp	r3, #2
 800286a:	d11b      	bne.n	80028a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0202 	mvn.w	r2, #2
 8002874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f905 	bl	8002a9a <HAL_TIM_IC_CaptureCallback>
 8002890:	e005      	b.n	800289e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f8f7 	bl	8002a86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f908 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d122      	bne.n	80028f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d11b      	bne.n	80028f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f06f 0204 	mvn.w	r2, #4
 80028c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2202      	movs	r2, #2
 80028ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f8db 	bl	8002a9a <HAL_TIM_IC_CaptureCallback>
 80028e4:	e005      	b.n	80028f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f8cd 	bl	8002a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f8de 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b08      	cmp	r3, #8
 8002904:	d122      	bne.n	800294c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	f003 0308 	and.w	r3, r3, #8
 8002910:	2b08      	cmp	r3, #8
 8002912:	d11b      	bne.n	800294c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 0208 	mvn.w	r2, #8
 800291c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2204      	movs	r2, #4
 8002922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f8b1 	bl	8002a9a <HAL_TIM_IC_CaptureCallback>
 8002938:	e005      	b.n	8002946 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f8a3 	bl	8002a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 f8b4 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b10      	cmp	r3, #16
 8002958:	d122      	bne.n	80029a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	f003 0310 	and.w	r3, r3, #16
 8002964:	2b10      	cmp	r3, #16
 8002966:	d11b      	bne.n	80029a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f06f 0210 	mvn.w	r2, #16
 8002970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2208      	movs	r2, #8
 8002976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f887 	bl	8002a9a <HAL_TIM_IC_CaptureCallback>
 800298c:	e005      	b.n	800299a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f879 	bl	8002a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f88a 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d10e      	bne.n	80029cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d107      	bne.n	80029cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0201 	mvn.w	r2, #1
 80029c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fe f866 	bl	8000a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d6:	2b80      	cmp	r3, #128	; 0x80
 80029d8:	d10e      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e4:	2b80      	cmp	r3, #128	; 0x80
 80029e6:	d107      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 f91a 	bl	8002c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a06:	d10e      	bne.n	8002a26 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a12:	2b80      	cmp	r3, #128	; 0x80
 8002a14:	d107      	bne.n	8002a26 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f90d 	bl	8002c40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a30:	2b40      	cmp	r3, #64	; 0x40
 8002a32:	d10e      	bne.n	8002a52 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3e:	2b40      	cmp	r3, #64	; 0x40
 8002a40:	d107      	bne.n	8002a52 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f838 	bl	8002ac2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d10e      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0320 	and.w	r3, r3, #32
 8002a6a:	2b20      	cmp	r3, #32
 8002a6c:	d107      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f06f 0220 	mvn.w	r2, #32
 8002a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f8cd 	bl	8002c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b083      	sub	sp, #12
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a40      	ldr	r2, [pc, #256]	; (8002bec <TIM_Base_SetConfig+0x114>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d013      	beq.n	8002b18 <TIM_Base_SetConfig+0x40>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af6:	d00f      	beq.n	8002b18 <TIM_Base_SetConfig+0x40>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a3d      	ldr	r2, [pc, #244]	; (8002bf0 <TIM_Base_SetConfig+0x118>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00b      	beq.n	8002b18 <TIM_Base_SetConfig+0x40>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a3c      	ldr	r2, [pc, #240]	; (8002bf4 <TIM_Base_SetConfig+0x11c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d007      	beq.n	8002b18 <TIM_Base_SetConfig+0x40>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a3b      	ldr	r2, [pc, #236]	; (8002bf8 <TIM_Base_SetConfig+0x120>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d003      	beq.n	8002b18 <TIM_Base_SetConfig+0x40>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a3a      	ldr	r2, [pc, #232]	; (8002bfc <TIM_Base_SetConfig+0x124>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d108      	bne.n	8002b2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a2f      	ldr	r2, [pc, #188]	; (8002bec <TIM_Base_SetConfig+0x114>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d02b      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b38:	d027      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a2c      	ldr	r2, [pc, #176]	; (8002bf0 <TIM_Base_SetConfig+0x118>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d023      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a2b      	ldr	r2, [pc, #172]	; (8002bf4 <TIM_Base_SetConfig+0x11c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d01f      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a2a      	ldr	r2, [pc, #168]	; (8002bf8 <TIM_Base_SetConfig+0x120>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d01b      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a29      	ldr	r2, [pc, #164]	; (8002bfc <TIM_Base_SetConfig+0x124>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d017      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a28      	ldr	r2, [pc, #160]	; (8002c00 <TIM_Base_SetConfig+0x128>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d013      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a27      	ldr	r2, [pc, #156]	; (8002c04 <TIM_Base_SetConfig+0x12c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d00f      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a26      	ldr	r2, [pc, #152]	; (8002c08 <TIM_Base_SetConfig+0x130>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d00b      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a25      	ldr	r2, [pc, #148]	; (8002c0c <TIM_Base_SetConfig+0x134>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d007      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a24      	ldr	r2, [pc, #144]	; (8002c10 <TIM_Base_SetConfig+0x138>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d003      	beq.n	8002b8a <TIM_Base_SetConfig+0xb2>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a23      	ldr	r2, [pc, #140]	; (8002c14 <TIM_Base_SetConfig+0x13c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d108      	bne.n	8002b9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <TIM_Base_SetConfig+0x114>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d003      	beq.n	8002bd0 <TIM_Base_SetConfig+0xf8>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a0c      	ldr	r2, [pc, #48]	; (8002bfc <TIM_Base_SetConfig+0x124>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d103      	bne.n	8002bd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	691a      	ldr	r2, [r3, #16]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	615a      	str	r2, [r3, #20]
}
 8002bde:	bf00      	nop
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40010000 	.word	0x40010000
 8002bf0:	40000400 	.word	0x40000400
 8002bf4:	40000800 	.word	0x40000800
 8002bf8:	40000c00 	.word	0x40000c00
 8002bfc:	40010400 	.word	0x40010400
 8002c00:	40014000 	.word	0x40014000
 8002c04:	40014400 	.word	0x40014400
 8002c08:	40014800 	.word	0x40014800
 8002c0c:	40001800 	.word	0x40001800
 8002c10:	40001c00 	.word	0x40001c00
 8002c14:	40002000 	.word	0x40002000

08002c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e040      	b.n	8002ce8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7fe f88a 	bl	8000d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2224      	movs	r2, #36	; 0x24
 8002c80:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0201 	bic.w	r2, r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f8be 	bl	8002e14 <UART_SetConfig>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d101      	bne.n	8002ca2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e022      	b.n	8002ce8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d002      	beq.n	8002cb0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 fb5c 	bl	8003368 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002cbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002cce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0201 	orr.w	r2, r2, #1
 8002cde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fbe3 	bl	80034ac <UART_CheckIdleState>
 8002ce6:	4603      	mov	r3, r0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08a      	sub	sp, #40	; 0x28
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	603b      	str	r3, [r7, #0]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d04:	2b20      	cmp	r3, #32
 8002d06:	d17f      	bne.n	8002e08 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_UART_Transmit+0x24>
 8002d0e:	88fb      	ldrh	r3, [r7, #6]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e078      	b.n	8002e0a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_UART_Transmit+0x36>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e071      	b.n	8002e0a <HAL_UART_Transmit+0x11a>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2221      	movs	r2, #33	; 0x21
 8002d38:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002d3a:	f7fe f8b7 	bl	8000eac <HAL_GetTick>
 8002d3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	88fa      	ldrh	r2, [r7, #6]
 8002d44:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	88fa      	ldrh	r2, [r7, #6]
 8002d4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d58:	d108      	bne.n	8002d6c <HAL_UART_Transmit+0x7c>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d104      	bne.n	8002d6c <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	61bb      	str	r3, [r7, #24]
 8002d6a:	e003      	b.n	8002d74 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d70:	2300      	movs	r3, #0
 8002d72:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002d7c:	e02c      	b.n	8002dd8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2200      	movs	r2, #0
 8002d86:	2180      	movs	r1, #128	; 0x80
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fbd4 	bl	8003536 <UART_WaitOnFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e038      	b.n	8002e0a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10b      	bne.n	8002db6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	3302      	adds	r3, #2
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	e007      	b.n	8002dc6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	781a      	ldrb	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1cc      	bne.n	8002d7e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2200      	movs	r2, #0
 8002dec:	2140      	movs	r1, #64	; 0x40
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 fba1 	bl	8003536 <UART_WaitOnFlagUntilTimeout>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e005      	b.n	8002e0a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002e04:	2300      	movs	r3, #0
 8002e06:	e000      	b.n	8002e0a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002e08:	2302      	movs	r3, #2
  }
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3720      	adds	r7, #32
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
	...

08002e14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b088      	sub	sp, #32
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e20:	2300      	movs	r3, #0
 8002e22:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69db      	ldr	r3, [r3, #28]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	4bb1      	ldr	r3, [pc, #708]	; (8003108 <UART_SetConfig+0x2f4>)
 8002e44:	4013      	ands	r3, r2
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	6939      	ldr	r1, [r7, #16]
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a9f      	ldr	r2, [pc, #636]	; (800310c <UART_SetConfig+0x2f8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d121      	bne.n	8002ed8 <UART_SetConfig+0xc4>
 8002e94:	4b9e      	ldr	r3, [pc, #632]	; (8003110 <UART_SetConfig+0x2fc>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b03      	cmp	r3, #3
 8002ea0:	d816      	bhi.n	8002ed0 <UART_SetConfig+0xbc>
 8002ea2:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <UART_SetConfig+0x94>)
 8002ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002ec5 	.word	0x08002ec5
 8002eb0:	08002ebf 	.word	0x08002ebf
 8002eb4:	08002ecb 	.word	0x08002ecb
 8002eb8:	2301      	movs	r3, #1
 8002eba:	77fb      	strb	r3, [r7, #31]
 8002ebc:	e151      	b.n	8003162 <UART_SetConfig+0x34e>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	77fb      	strb	r3, [r7, #31]
 8002ec2:	e14e      	b.n	8003162 <UART_SetConfig+0x34e>
 8002ec4:	2304      	movs	r3, #4
 8002ec6:	77fb      	strb	r3, [r7, #31]
 8002ec8:	e14b      	b.n	8003162 <UART_SetConfig+0x34e>
 8002eca:	2308      	movs	r3, #8
 8002ecc:	77fb      	strb	r3, [r7, #31]
 8002ece:	e148      	b.n	8003162 <UART_SetConfig+0x34e>
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	77fb      	strb	r3, [r7, #31]
 8002ed4:	bf00      	nop
 8002ed6:	e144      	b.n	8003162 <UART_SetConfig+0x34e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a8d      	ldr	r2, [pc, #564]	; (8003114 <UART_SetConfig+0x300>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d134      	bne.n	8002f4c <UART_SetConfig+0x138>
 8002ee2:	4b8b      	ldr	r3, [pc, #556]	; (8003110 <UART_SetConfig+0x2fc>)
 8002ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	d829      	bhi.n	8002f44 <UART_SetConfig+0x130>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <UART_SetConfig+0xe4>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f2d 	.word	0x08002f2d
 8002efc:	08002f45 	.word	0x08002f45
 8002f00:	08002f45 	.word	0x08002f45
 8002f04:	08002f45 	.word	0x08002f45
 8002f08:	08002f39 	.word	0x08002f39
 8002f0c:	08002f45 	.word	0x08002f45
 8002f10:	08002f45 	.word	0x08002f45
 8002f14:	08002f45 	.word	0x08002f45
 8002f18:	08002f33 	.word	0x08002f33
 8002f1c:	08002f45 	.word	0x08002f45
 8002f20:	08002f45 	.word	0x08002f45
 8002f24:	08002f45 	.word	0x08002f45
 8002f28:	08002f3f 	.word	0x08002f3f
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	77fb      	strb	r3, [r7, #31]
 8002f30:	e117      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f32:	2302      	movs	r3, #2
 8002f34:	77fb      	strb	r3, [r7, #31]
 8002f36:	e114      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	77fb      	strb	r3, [r7, #31]
 8002f3c:	e111      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f3e:	2308      	movs	r3, #8
 8002f40:	77fb      	strb	r3, [r7, #31]
 8002f42:	e10e      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f44:	2310      	movs	r3, #16
 8002f46:	77fb      	strb	r3, [r7, #31]
 8002f48:	bf00      	nop
 8002f4a:	e10a      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a71      	ldr	r2, [pc, #452]	; (8003118 <UART_SetConfig+0x304>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d120      	bne.n	8002f98 <UART_SetConfig+0x184>
 8002f56:	4b6e      	ldr	r3, [pc, #440]	; (8003110 <UART_SetConfig+0x2fc>)
 8002f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f60:	2b10      	cmp	r3, #16
 8002f62:	d00f      	beq.n	8002f84 <UART_SetConfig+0x170>
 8002f64:	2b10      	cmp	r3, #16
 8002f66:	d802      	bhi.n	8002f6e <UART_SetConfig+0x15a>
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <UART_SetConfig+0x164>
 8002f6c:	e010      	b.n	8002f90 <UART_SetConfig+0x17c>
 8002f6e:	2b20      	cmp	r3, #32
 8002f70:	d005      	beq.n	8002f7e <UART_SetConfig+0x16a>
 8002f72:	2b30      	cmp	r3, #48	; 0x30
 8002f74:	d009      	beq.n	8002f8a <UART_SetConfig+0x176>
 8002f76:	e00b      	b.n	8002f90 <UART_SetConfig+0x17c>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	77fb      	strb	r3, [r7, #31]
 8002f7c:	e0f1      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f7e:	2302      	movs	r3, #2
 8002f80:	77fb      	strb	r3, [r7, #31]
 8002f82:	e0ee      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f84:	2304      	movs	r3, #4
 8002f86:	77fb      	strb	r3, [r7, #31]
 8002f88:	e0eb      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f8a:	2308      	movs	r3, #8
 8002f8c:	77fb      	strb	r3, [r7, #31]
 8002f8e:	e0e8      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f90:	2310      	movs	r3, #16
 8002f92:	77fb      	strb	r3, [r7, #31]
 8002f94:	bf00      	nop
 8002f96:	e0e4      	b.n	8003162 <UART_SetConfig+0x34e>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a5f      	ldr	r2, [pc, #380]	; (800311c <UART_SetConfig+0x308>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d120      	bne.n	8002fe4 <UART_SetConfig+0x1d0>
 8002fa2:	4b5b      	ldr	r3, [pc, #364]	; (8003110 <UART_SetConfig+0x2fc>)
 8002fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fa8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002fac:	2b40      	cmp	r3, #64	; 0x40
 8002fae:	d00f      	beq.n	8002fd0 <UART_SetConfig+0x1bc>
 8002fb0:	2b40      	cmp	r3, #64	; 0x40
 8002fb2:	d802      	bhi.n	8002fba <UART_SetConfig+0x1a6>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <UART_SetConfig+0x1b0>
 8002fb8:	e010      	b.n	8002fdc <UART_SetConfig+0x1c8>
 8002fba:	2b80      	cmp	r3, #128	; 0x80
 8002fbc:	d005      	beq.n	8002fca <UART_SetConfig+0x1b6>
 8002fbe:	2bc0      	cmp	r3, #192	; 0xc0
 8002fc0:	d009      	beq.n	8002fd6 <UART_SetConfig+0x1c2>
 8002fc2:	e00b      	b.n	8002fdc <UART_SetConfig+0x1c8>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	77fb      	strb	r3, [r7, #31]
 8002fc8:	e0cb      	b.n	8003162 <UART_SetConfig+0x34e>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	77fb      	strb	r3, [r7, #31]
 8002fce:	e0c8      	b.n	8003162 <UART_SetConfig+0x34e>
 8002fd0:	2304      	movs	r3, #4
 8002fd2:	77fb      	strb	r3, [r7, #31]
 8002fd4:	e0c5      	b.n	8003162 <UART_SetConfig+0x34e>
 8002fd6:	2308      	movs	r3, #8
 8002fd8:	77fb      	strb	r3, [r7, #31]
 8002fda:	e0c2      	b.n	8003162 <UART_SetConfig+0x34e>
 8002fdc:	2310      	movs	r3, #16
 8002fde:	77fb      	strb	r3, [r7, #31]
 8002fe0:	bf00      	nop
 8002fe2:	e0be      	b.n	8003162 <UART_SetConfig+0x34e>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a4d      	ldr	r2, [pc, #308]	; (8003120 <UART_SetConfig+0x30c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d124      	bne.n	8003038 <UART_SetConfig+0x224>
 8002fee:	4b48      	ldr	r3, [pc, #288]	; (8003110 <UART_SetConfig+0x2fc>)
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ffc:	d012      	beq.n	8003024 <UART_SetConfig+0x210>
 8002ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003002:	d802      	bhi.n	800300a <UART_SetConfig+0x1f6>
 8003004:	2b00      	cmp	r3, #0
 8003006:	d007      	beq.n	8003018 <UART_SetConfig+0x204>
 8003008:	e012      	b.n	8003030 <UART_SetConfig+0x21c>
 800300a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800300e:	d006      	beq.n	800301e <UART_SetConfig+0x20a>
 8003010:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003014:	d009      	beq.n	800302a <UART_SetConfig+0x216>
 8003016:	e00b      	b.n	8003030 <UART_SetConfig+0x21c>
 8003018:	2300      	movs	r3, #0
 800301a:	77fb      	strb	r3, [r7, #31]
 800301c:	e0a1      	b.n	8003162 <UART_SetConfig+0x34e>
 800301e:	2302      	movs	r3, #2
 8003020:	77fb      	strb	r3, [r7, #31]
 8003022:	e09e      	b.n	8003162 <UART_SetConfig+0x34e>
 8003024:	2304      	movs	r3, #4
 8003026:	77fb      	strb	r3, [r7, #31]
 8003028:	e09b      	b.n	8003162 <UART_SetConfig+0x34e>
 800302a:	2308      	movs	r3, #8
 800302c:	77fb      	strb	r3, [r7, #31]
 800302e:	e098      	b.n	8003162 <UART_SetConfig+0x34e>
 8003030:	2310      	movs	r3, #16
 8003032:	77fb      	strb	r3, [r7, #31]
 8003034:	bf00      	nop
 8003036:	e094      	b.n	8003162 <UART_SetConfig+0x34e>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a39      	ldr	r2, [pc, #228]	; (8003124 <UART_SetConfig+0x310>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d124      	bne.n	800308c <UART_SetConfig+0x278>
 8003042:	4b33      	ldr	r3, [pc, #204]	; (8003110 <UART_SetConfig+0x2fc>)
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003048:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800304c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003050:	d012      	beq.n	8003078 <UART_SetConfig+0x264>
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003056:	d802      	bhi.n	800305e <UART_SetConfig+0x24a>
 8003058:	2b00      	cmp	r3, #0
 800305a:	d007      	beq.n	800306c <UART_SetConfig+0x258>
 800305c:	e012      	b.n	8003084 <UART_SetConfig+0x270>
 800305e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003062:	d006      	beq.n	8003072 <UART_SetConfig+0x25e>
 8003064:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003068:	d009      	beq.n	800307e <UART_SetConfig+0x26a>
 800306a:	e00b      	b.n	8003084 <UART_SetConfig+0x270>
 800306c:	2301      	movs	r3, #1
 800306e:	77fb      	strb	r3, [r7, #31]
 8003070:	e077      	b.n	8003162 <UART_SetConfig+0x34e>
 8003072:	2302      	movs	r3, #2
 8003074:	77fb      	strb	r3, [r7, #31]
 8003076:	e074      	b.n	8003162 <UART_SetConfig+0x34e>
 8003078:	2304      	movs	r3, #4
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e071      	b.n	8003162 <UART_SetConfig+0x34e>
 800307e:	2308      	movs	r3, #8
 8003080:	77fb      	strb	r3, [r7, #31]
 8003082:	e06e      	b.n	8003162 <UART_SetConfig+0x34e>
 8003084:	2310      	movs	r3, #16
 8003086:	77fb      	strb	r3, [r7, #31]
 8003088:	bf00      	nop
 800308a:	e06a      	b.n	8003162 <UART_SetConfig+0x34e>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a25      	ldr	r2, [pc, #148]	; (8003128 <UART_SetConfig+0x314>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d124      	bne.n	80030e0 <UART_SetConfig+0x2cc>
 8003096:	4b1e      	ldr	r3, [pc, #120]	; (8003110 <UART_SetConfig+0x2fc>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80030a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a4:	d012      	beq.n	80030cc <UART_SetConfig+0x2b8>
 80030a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030aa:	d802      	bhi.n	80030b2 <UART_SetConfig+0x29e>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d007      	beq.n	80030c0 <UART_SetConfig+0x2ac>
 80030b0:	e012      	b.n	80030d8 <UART_SetConfig+0x2c4>
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b6:	d006      	beq.n	80030c6 <UART_SetConfig+0x2b2>
 80030b8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80030bc:	d009      	beq.n	80030d2 <UART_SetConfig+0x2be>
 80030be:	e00b      	b.n	80030d8 <UART_SetConfig+0x2c4>
 80030c0:	2300      	movs	r3, #0
 80030c2:	77fb      	strb	r3, [r7, #31]
 80030c4:	e04d      	b.n	8003162 <UART_SetConfig+0x34e>
 80030c6:	2302      	movs	r3, #2
 80030c8:	77fb      	strb	r3, [r7, #31]
 80030ca:	e04a      	b.n	8003162 <UART_SetConfig+0x34e>
 80030cc:	2304      	movs	r3, #4
 80030ce:	77fb      	strb	r3, [r7, #31]
 80030d0:	e047      	b.n	8003162 <UART_SetConfig+0x34e>
 80030d2:	2308      	movs	r3, #8
 80030d4:	77fb      	strb	r3, [r7, #31]
 80030d6:	e044      	b.n	8003162 <UART_SetConfig+0x34e>
 80030d8:	2310      	movs	r3, #16
 80030da:	77fb      	strb	r3, [r7, #31]
 80030dc:	bf00      	nop
 80030de:	e040      	b.n	8003162 <UART_SetConfig+0x34e>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a11      	ldr	r2, [pc, #68]	; (800312c <UART_SetConfig+0x318>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d139      	bne.n	800315e <UART_SetConfig+0x34a>
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <UART_SetConfig+0x2fc>)
 80030ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030f8:	d027      	beq.n	800314a <UART_SetConfig+0x336>
 80030fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030fe:	d817      	bhi.n	8003130 <UART_SetConfig+0x31c>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d01c      	beq.n	800313e <UART_SetConfig+0x32a>
 8003104:	e027      	b.n	8003156 <UART_SetConfig+0x342>
 8003106:	bf00      	nop
 8003108:	efff69f3 	.word	0xefff69f3
 800310c:	40011000 	.word	0x40011000
 8003110:	40023800 	.word	0x40023800
 8003114:	40004400 	.word	0x40004400
 8003118:	40004800 	.word	0x40004800
 800311c:	40004c00 	.word	0x40004c00
 8003120:	40005000 	.word	0x40005000
 8003124:	40011400 	.word	0x40011400
 8003128:	40007800 	.word	0x40007800
 800312c:	40007c00 	.word	0x40007c00
 8003130:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003134:	d006      	beq.n	8003144 <UART_SetConfig+0x330>
 8003136:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800313a:	d009      	beq.n	8003150 <UART_SetConfig+0x33c>
 800313c:	e00b      	b.n	8003156 <UART_SetConfig+0x342>
 800313e:	2300      	movs	r3, #0
 8003140:	77fb      	strb	r3, [r7, #31]
 8003142:	e00e      	b.n	8003162 <UART_SetConfig+0x34e>
 8003144:	2302      	movs	r3, #2
 8003146:	77fb      	strb	r3, [r7, #31]
 8003148:	e00b      	b.n	8003162 <UART_SetConfig+0x34e>
 800314a:	2304      	movs	r3, #4
 800314c:	77fb      	strb	r3, [r7, #31]
 800314e:	e008      	b.n	8003162 <UART_SetConfig+0x34e>
 8003150:	2308      	movs	r3, #8
 8003152:	77fb      	strb	r3, [r7, #31]
 8003154:	e005      	b.n	8003162 <UART_SetConfig+0x34e>
 8003156:	2310      	movs	r3, #16
 8003158:	77fb      	strb	r3, [r7, #31]
 800315a:	bf00      	nop
 800315c:	e001      	b.n	8003162 <UART_SetConfig+0x34e>
 800315e:	2310      	movs	r3, #16
 8003160:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800316a:	d17f      	bne.n	800326c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800316c:	7ffb      	ldrb	r3, [r7, #31]
 800316e:	2b08      	cmp	r3, #8
 8003170:	d85c      	bhi.n	800322c <UART_SetConfig+0x418>
 8003172:	a201      	add	r2, pc, #4	; (adr r2, 8003178 <UART_SetConfig+0x364>)
 8003174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003178:	0800319d 	.word	0x0800319d
 800317c:	080031bd 	.word	0x080031bd
 8003180:	080031dd 	.word	0x080031dd
 8003184:	0800322d 	.word	0x0800322d
 8003188:	080031f5 	.word	0x080031f5
 800318c:	0800322d 	.word	0x0800322d
 8003190:	0800322d 	.word	0x0800322d
 8003194:	0800322d 	.word	0x0800322d
 8003198:	08003215 	.word	0x08003215
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800319c:	f7fe fde0 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 80031a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	005a      	lsls	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	085b      	lsrs	r3, r3, #1
 80031ac:	441a      	add	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	61bb      	str	r3, [r7, #24]
        break;
 80031ba:	e03a      	b.n	8003232 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031bc:	f7fe fde4 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 80031c0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	005a      	lsls	r2, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	085b      	lsrs	r3, r3, #1
 80031cc:	441a      	add	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	61bb      	str	r3, [r7, #24]
        break;
 80031da:	e02a      	b.n	8003232 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	085a      	lsrs	r2, r3, #1
 80031e2:	4b5f      	ldr	r3, [pc, #380]	; (8003360 <UART_SetConfig+0x54c>)
 80031e4:	4413      	add	r3, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6852      	ldr	r2, [r2, #4]
 80031ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	61bb      	str	r3, [r7, #24]
        break;
 80031f2:	e01e      	b.n	8003232 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f4:	f7fe fcf6 	bl	8001be4 <HAL_RCC_GetSysClockFreq>
 80031f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	005a      	lsls	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	085b      	lsrs	r3, r3, #1
 8003204:	441a      	add	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	fbb2 f3f3 	udiv	r3, r2, r3
 800320e:	b29b      	uxth	r3, r3
 8003210:	61bb      	str	r3, [r7, #24]
        break;
 8003212:	e00e      	b.n	8003232 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	085b      	lsrs	r3, r3, #1
 800321a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	fbb2 f3f3 	udiv	r3, r2, r3
 8003226:	b29b      	uxth	r3, r3
 8003228:	61bb      	str	r3, [r7, #24]
        break;
 800322a:	e002      	b.n	8003232 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	75fb      	strb	r3, [r7, #23]
        break;
 8003230:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	2b0f      	cmp	r3, #15
 8003236:	d916      	bls.n	8003266 <UART_SetConfig+0x452>
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800323e:	d212      	bcs.n	8003266 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	b29b      	uxth	r3, r3
 8003244:	f023 030f 	bic.w	r3, r3, #15
 8003248:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	085b      	lsrs	r3, r3, #1
 800324e:	b29b      	uxth	r3, r3
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	b29a      	uxth	r2, r3
 8003256:	897b      	ldrh	r3, [r7, #10]
 8003258:	4313      	orrs	r3, r2
 800325a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	897a      	ldrh	r2, [r7, #10]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	e070      	b.n	8003348 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	75fb      	strb	r3, [r7, #23]
 800326a:	e06d      	b.n	8003348 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800326c:	7ffb      	ldrb	r3, [r7, #31]
 800326e:	2b08      	cmp	r3, #8
 8003270:	d859      	bhi.n	8003326 <UART_SetConfig+0x512>
 8003272:	a201      	add	r2, pc, #4	; (adr r2, 8003278 <UART_SetConfig+0x464>)
 8003274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003278:	0800329d 	.word	0x0800329d
 800327c:	080032bb 	.word	0x080032bb
 8003280:	080032d9 	.word	0x080032d9
 8003284:	08003327 	.word	0x08003327
 8003288:	080032f1 	.word	0x080032f1
 800328c:	08003327 	.word	0x08003327
 8003290:	08003327 	.word	0x08003327
 8003294:	08003327 	.word	0x08003327
 8003298:	0800330f 	.word	0x0800330f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800329c:	f7fe fd60 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 80032a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	085a      	lsrs	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	441a      	add	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	61bb      	str	r3, [r7, #24]
        break;
 80032b8:	e038      	b.n	800332c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032ba:	f7fe fd65 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 80032be:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	085a      	lsrs	r2, r3, #1
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	441a      	add	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	61bb      	str	r3, [r7, #24]
        break;
 80032d6:	e029      	b.n	800332c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	085a      	lsrs	r2, r3, #1
 80032de:	4b21      	ldr	r3, [pc, #132]	; (8003364 <UART_SetConfig+0x550>)
 80032e0:	4413      	add	r3, r2
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6852      	ldr	r2, [r2, #4]
 80032e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	61bb      	str	r3, [r7, #24]
        break;
 80032ee:	e01d      	b.n	800332c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032f0:	f7fe fc78 	bl	8001be4 <HAL_RCC_GetSysClockFreq>
 80032f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	085a      	lsrs	r2, r3, #1
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	441a      	add	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	b29b      	uxth	r3, r3
 800330a:	61bb      	str	r3, [r7, #24]
        break;
 800330c:	e00e      	b.n	800332c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	085b      	lsrs	r3, r3, #1
 8003314:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003320:	b29b      	uxth	r3, r3
 8003322:	61bb      	str	r3, [r7, #24]
        break;
 8003324:	e002      	b.n	800332c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	75fb      	strb	r3, [r7, #23]
        break;
 800332a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	2b0f      	cmp	r3, #15
 8003330:	d908      	bls.n	8003344 <UART_SetConfig+0x530>
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003338:	d204      	bcs.n	8003344 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	e001      	b.n	8003348 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003354:	7dfb      	ldrb	r3, [r7, #23]
}
 8003356:	4618      	mov	r0, r3
 8003358:	3720      	adds	r7, #32
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	01e84800 	.word	0x01e84800
 8003364:	00f42400 	.word	0x00f42400

08003368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00a      	beq.n	8003392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	f003 0308 	and.w	r3, r3, #8
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00a      	beq.n	80033f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	f003 0310 	and.w	r3, r3, #16
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00a      	beq.n	800341a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	f003 0320 	and.w	r3, r3, #32
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01a      	beq.n	800347e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003466:	d10a      	bne.n	800347e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	605a      	str	r2, [r3, #4]
  }
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af02      	add	r7, sp, #8
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80034ba:	f7fd fcf7 	bl	8000eac <HAL_GetTick>
 80034be:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0308 	and.w	r3, r3, #8
 80034ca:	2b08      	cmp	r3, #8
 80034cc:	d10e      	bne.n	80034ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f82a 	bl	8003536 <UART_WaitOnFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e020      	b.n	800352e <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d10e      	bne.n	8003518 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f814 	bl	8003536 <UART_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e00a      	b.n	800352e <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2220      	movs	r2, #32
 8003522:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b084      	sub	sp, #16
 800353a:	af00      	add	r7, sp, #0
 800353c:	60f8      	str	r0, [r7, #12]
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	603b      	str	r3, [r7, #0]
 8003542:	4613      	mov	r3, r2
 8003544:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003546:	e05d      	b.n	8003604 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354e:	d059      	beq.n	8003604 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003550:	f7fd fcac 	bl	8000eac <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	429a      	cmp	r2, r3
 800355e:	d302      	bcc.n	8003566 <UART_WaitOnFlagUntilTimeout+0x30>
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d11b      	bne.n	800359e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003574:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0201 	bic.w	r2, r2, #1
 8003584:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2220      	movs	r2, #32
 800358a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2220      	movs	r2, #32
 8003590:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e042      	b.n	8003624 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d02b      	beq.n	8003604 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035ba:	d123      	bne.n	8003604 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035c4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035d4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0201 	bic.w	r2, r2, #1
 80035e4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2220      	movs	r2, #32
 80035f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2220      	movs	r2, #32
 80035f6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e00f      	b.n	8003624 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	69da      	ldr	r2, [r3, #28]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	4013      	ands	r3, r2
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	429a      	cmp	r2, r3
 8003620:	d092      	beq.n	8003548 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_ETH_IRQHandler>:

/*#define ETH_DMA_ALL_INTS		ETH_DMA_IT_RBU | ETH_DMA_FLAG_T | ETH_DMA_FLAG_AIS */

        #define INT_MASK    ( ( uint32_t ) ~( ETH_DMA_IT_TBU ) )
        void HAL_ETH_IRQHandler( ETH_HandleTypeDef * heth )
        {
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
            uint32_t dmasr;

            dmasr = heth->Instance->DMASR & ETH_DMA_ALL_INTS;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	f241 0314 	movw	r3, #4116	; 0x1014
 800363c:	4413      	add	r3, r2
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4b12      	ldr	r3, [pc, #72]	; (800368c <HAL_ETH_IRQHandler+0x60>)
 8003642:	4013      	ands	r3, r2
 8003644:	60fb      	str	r3, [r7, #12]
            heth->Instance->DMASR = dmasr;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	f241 0314 	movw	r3, #4116	; 0x1014
 800364e:	4413      	add	r3, r2
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	601a      	str	r2, [r3, #0]

            /* Frame received */
            if( ( dmasr & ( ETH_DMA_FLAG_R | ETH_DMA_IT_RBU ) ) != 0 )
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <HAL_ETH_IRQHandler+0x38>
            {
                /* Receive complete callback */
                HAL_ETH_RxCpltCallback( heth );
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f002 fc28 	bl	8005eb4 <HAL_ETH_RxCpltCallback>
            }

            /* Frame transmitted */
            if( ( dmasr & ( ETH_DMA_FLAG_T ) ) != 0 )
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <HAL_ETH_IRQHandler+0x48>
            {
                /* Transfer complete callback */
                HAL_ETH_TxCpltCallback( heth );
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f002 fc4e 	bl	8005f10 <HAL_ETH_TxCpltCallback>
            }

            /* ETH DMA Error */
            if( ( dmasr & ( ETH_DMA_FLAG_AIS ) ) != 0 )
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_ETH_IRQHandler+0x58>
            {
                /* Ethernet Error callback */
                HAL_ETH_ErrorCallback( heth );
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f806 	bl	8003690 <HAL_ETH_ErrorCallback>
            }
        }
 8003684:	bf00      	nop
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	3801e7fb 	.word	0x3801e7fb

08003690 <HAL_ETH_ErrorCallback>:
 * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval None
 */
        __weak void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * heth )
        {
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
            /* NOTE : This function Should not be modified, when the callback is needed,
             * the HAL_ETH_TxCpltCallback could be implemented in the user file
             */
            ( void ) heth;
        }
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f103 0208 	add.w	r2, r3, #8
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f04f 32ff 	mov.w	r2, #4294967295
 80036bc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f103 0208 	add.w	r2, r3, #8
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f103 0208 	add.w	r2, r3, #8
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80036fe:	b480      	push	{r7}
 8003700:	b085      	sub	sp, #20
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	601a      	str	r2, [r3, #0]
}
 800373a:	bf00      	nop
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003746:	b480      	push	{r7}
 8003748:	b085      	sub	sp, #20
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
 800374e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375c:	d103      	bne.n	8003766 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	e00c      	b.n	8003780 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3308      	adds	r3, #8
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	e002      	b.n	8003774 <vListInsert+0x2e>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	429a      	cmp	r2, r3
 800377e:	d2f6      	bcs.n	800376e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	601a      	str	r2, [r3, #0]
}
 80037ac:	bf00      	nop
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6892      	ldr	r2, [r2, #8]
 80037ce:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6852      	ldr	r2, [r2, #4]
 80037d8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d103      	bne.n	80037ec <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	1e5a      	subs	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d104      	bne.n	800382a <xQueueGenericReset+0x1e>
 8003820:	492a      	ldr	r1, [pc, #168]	; (80038cc <xQueueGenericReset+0xc0>)
 8003822:	f240 100d 	movw	r0, #269	; 0x10d
 8003826:	f7fc ffe1 	bl	80007ec <vAssertCalled>

    taskENTER_CRITICAL();
 800382a:	f002 fa35 	bl	8005c98 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003836:	68f9      	ldr	r1, [r7, #12]
 8003838:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800383a:	fb01 f303 	mul.w	r3, r1, r3
 800383e:	441a      	add	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800385a:	3b01      	subs	r3, #1
 800385c:	68f9      	ldr	r1, [r7, #12]
 800385e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003860:	fb01 f303 	mul.w	r3, r1, r3
 8003864:	441a      	add	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	22ff      	movs	r2, #255	; 0xff
 800386e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	22ff      	movs	r2, #255	; 0xff
 8003876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d114      	bne.n	80038aa <xQueueGenericReset+0x9e>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d01a      	beq.n	80038be <xQueueGenericReset+0xb2>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	3310      	adds	r3, #16
 800388c:	4618      	mov	r0, r3
 800388e:	f001 f8f5 	bl	8004a7c <xTaskRemoveFromEventList>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d012      	beq.n	80038be <xQueueGenericReset+0xb2>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8003898:	4b0d      	ldr	r3, [pc, #52]	; (80038d0 <xQueueGenericReset+0xc4>)
 800389a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	f3bf 8f4f 	dsb	sy
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	e009      	b.n	80038be <xQueueGenericReset+0xb2>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3310      	adds	r3, #16
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7ff fef8 	bl	80036a4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	3324      	adds	r3, #36	; 0x24
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fef3 	bl	80036a4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80038be:	f002 fa17 	bl	8005cf0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80038c2:	2301      	movs	r3, #1
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	0800817c 	.word	0x0800817c
 80038d0:	e000ed04 	.word	0xe000ed04

080038d4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08a      	sub	sp, #40	; 0x28
 80038d8:	af02      	add	r7, sp, #8
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	4613      	mov	r3, r2
 80038e0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d104      	bne.n	80038f2 <xQueueGenericCreate+0x1e>
 80038e8:	491c      	ldr	r1, [pc, #112]	; (800395c <xQueueGenericCreate+0x88>)
 80038ea:	f44f 70c3 	mov.w	r0, #390	; 0x186
 80038ee:	f7fc ff7d 	bl	80007ec <vAssertCalled>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	61fb      	str	r3, [r7, #28]

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d006      	beq.n	8003910 <xQueueGenericCreate+0x3c>
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	fbb2 f3f3 	udiv	r3, r2, r3
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	429a      	cmp	r2, r3
 800390e:	d101      	bne.n	8003914 <xQueueGenericCreate+0x40>
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <xQueueGenericCreate+0x42>
 8003914:	2300      	movs	r3, #0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d104      	bne.n	8003924 <xQueueGenericCreate+0x50>
 800391a:	4910      	ldr	r1, [pc, #64]	; (800395c <xQueueGenericCreate+0x88>)
 800391c:	f44f 70c7 	mov.w	r0, #398	; 0x18e
 8003920:	f7fc ff64 	bl	80007ec <vAssertCalled>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	3354      	adds	r3, #84	; 0x54
 8003928:	4618      	mov	r0, r3
 800392a:	f001 fedd 	bl	80056e8 <pvPortMalloc>
 800392e:	61b8      	str	r0, [r7, #24]

        if( pxNewQueue != NULL )
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00d      	beq.n	8003952 <xQueueGenericCreate+0x7e>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	617b      	str	r3, [r7, #20]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	3354      	adds	r3, #84	; 0x54
 800393e:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003940:	79fa      	ldrb	r2, [r7, #7]
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	4613      	mov	r3, r2
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	68b9      	ldr	r1, [r7, #8]
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f807 	bl	8003960 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003952:	69bb      	ldr	r3, [r7, #24]
    }
 8003954:	4618      	mov	r0, r3
 8003956:	3720      	adds	r7, #32
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	0800817c 	.word	0x0800817c

08003960 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
 800396c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d103      	bne.n	800397c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e002      	b.n	8003982 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800398e:	2101      	movs	r1, #1
 8003990:	69b8      	ldr	r0, [r7, #24]
 8003992:	f7ff ff3b 	bl	800380c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }
    #endif /* configUSE_TRACE_FACILITY */

    #if ( configUSE_QUEUE_SETS == 1 )
        {
            pxNewQueue->pxQueueSetContainer = NULL;
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	2200      	movs	r2, #0
 80039a2:	649a      	str	r2, [r3, #72]	; 0x48
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08a      	sub	sp, #40	; 0x28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80039ba:	2300      	movs	r3, #0
 80039bc:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d104      	bne.n	80039d2 <xQueueGenericSend+0x26>
 80039c8:	4978      	ldr	r1, [pc, #480]	; (8003bac <xQueueGenericSend+0x200>)
 80039ca:	f240 3009 	movw	r0, #777	; 0x309
 80039ce:	f7fc ff0d 	bl	80007ec <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d103      	bne.n	80039e0 <xQueueGenericSend+0x34>
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d101      	bne.n	80039e4 <xQueueGenericSend+0x38>
 80039e0:	2301      	movs	r3, #1
 80039e2:	e000      	b.n	80039e6 <xQueueGenericSend+0x3a>
 80039e4:	2300      	movs	r3, #0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d104      	bne.n	80039f4 <xQueueGenericSend+0x48>
 80039ea:	4970      	ldr	r1, [pc, #448]	; (8003bac <xQueueGenericSend+0x200>)
 80039ec:	f240 300a 	movw	r0, #778	; 0x30a
 80039f0:	f7fc fefc 	bl	80007ec <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d103      	bne.n	8003a02 <xQueueGenericSend+0x56>
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <xQueueGenericSend+0x5a>
 8003a02:	2301      	movs	r3, #1
 8003a04:	e000      	b.n	8003a08 <xQueueGenericSend+0x5c>
 8003a06:	2300      	movs	r3, #0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d104      	bne.n	8003a16 <xQueueGenericSend+0x6a>
 8003a0c:	4967      	ldr	r1, [pc, #412]	; (8003bac <xQueueGenericSend+0x200>)
 8003a0e:	f240 300b 	movw	r0, #779	; 0x30b
 8003a12:	f7fc feeb 	bl	80007ec <vAssertCalled>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a16:	f001 f9c5 	bl	8004da4 <xTaskGetSchedulerState>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d102      	bne.n	8003a26 <xQueueGenericSend+0x7a>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <xQueueGenericSend+0x7e>
 8003a26:	2301      	movs	r3, #1
 8003a28:	e000      	b.n	8003a2c <xQueueGenericSend+0x80>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d104      	bne.n	8003a3a <xQueueGenericSend+0x8e>
 8003a30:	495e      	ldr	r1, [pc, #376]	; (8003bac <xQueueGenericSend+0x200>)
 8003a32:	f240 300e 	movw	r0, #782	; 0x30e
 8003a36:	f7fc fed9 	bl	80007ec <vAssertCalled>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003a3a:	f002 f92d 	bl	8005c98 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a3e:	6a3b      	ldr	r3, [r7, #32]
 8003a40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d302      	bcc.n	8003a50 <xQueueGenericSend+0xa4>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d145      	bne.n	8003adc <xQueueGenericSend+0x130>
            {
                traceQUEUE_SEND( pxQueue );

                #if ( configUSE_QUEUE_SETS == 1 )
                    {
                        const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	61fb      	str	r3, [r7, #28]

                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	68b9      	ldr	r1, [r7, #8]
 8003a5a:	6a38      	ldr	r0, [r7, #32]
 8003a5c:	f000 fa26 	bl	8003eac <prvCopyDataToQueue>
 8003a60:	61b8      	str	r0, [r7, #24]

                        if( pxQueue->pxQueueSetContainer != NULL )
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d014      	beq.n	8003a94 <xQueueGenericSend+0xe8>
                        {
                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d102      	bne.n	8003a76 <xQueueGenericSend+0xca>
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d12e      	bne.n	8003ad4 <xQueueGenericSend+0x128>
                                /* Do not notify the queue set as an existing item
                                 * was overwritten in the queue so the number of items
                                 * in the queue has not changed. */
                                mtCOVERAGE_TEST_MARKER();
                            }
                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003a76:	6a38      	ldr	r0, [r7, #32]
 8003a78:	f000 fb92 	bl	80041a0 <prvNotifyQueueSetContainer>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d028      	beq.n	8003ad4 <xQueueGenericSend+0x128>
                            {
                                /* The queue is a member of a queue set, and posting
                                 * to the queue set caused a higher priority task to
                                 * unblock. A context switch is required. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003a82:	4b4b      	ldr	r3, [pc, #300]	; (8003bb0 <xQueueGenericSend+0x204>)
 8003a84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	f3bf 8f4f 	dsb	sy
 8003a8e:	f3bf 8f6f 	isb	sy
 8003a92:	e01f      	b.n	8003ad4 <xQueueGenericSend+0x128>
                        }
                        else
                        {
                            /* If there was a task waiting for data to arrive on the
                             * queue then unblock it now. */
                            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d010      	beq.n	8003abe <xQueueGenericSend+0x112>
                            {
                                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	3324      	adds	r3, #36	; 0x24
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 ffeb 	bl	8004a7c <xTaskRemoveFromEventList>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d013      	beq.n	8003ad4 <xQueueGenericSend+0x128>
                                {
                                    /* The unblocked task has a priority higher than
                                     * our own so yield immediately.  Yes it is ok to
                                     * do this from within the critical section - the
                                     * kernel takes care of that. */
                                    queueYIELD_IF_USING_PREEMPTION();
 8003aac:	4b40      	ldr	r3, [pc, #256]	; (8003bb0 <xQueueGenericSend+0x204>)
 8003aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	f3bf 8f4f 	dsb	sy
 8003ab8:	f3bf 8f6f 	isb	sy
 8003abc:	e00a      	b.n	8003ad4 <xQueueGenericSend+0x128>
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }
                            }
                            else if( xYieldRequired != pdFALSE )
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d007      	beq.n	8003ad4 <xQueueGenericSend+0x128>
                            {
                                /* This path is a special case that will only get
                                 * executed if the task was holding multiple mutexes
                                 * and the mutexes were given back in an order that is
                                 * different to that in which they were taken. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003ac4:	4b3a      	ldr	r3, [pc, #232]	; (8003bb0 <xQueueGenericSend+0x204>)
 8003ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003ad4:	f002 f90c 	bl	8005cf0 <vPortExitCritical>
                return pdPASS;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e063      	b.n	8003ba4 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003ae2:	f002 f905 	bl	8005cf0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	e05c      	b.n	8003ba4 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d106      	bne.n	8003afe <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003af0:	f107 0310 	add.w	r3, r7, #16
 8003af4:	4618      	mov	r0, r3
 8003af6:	f001 f81f 	bl	8004b38 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003afa:	2301      	movs	r3, #1
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003afe:	f002 f8f7 	bl	8005cf0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003b02:	f000 fd85 	bl	8004610 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003b06:	f002 f8c7 	bl	8005c98 <vPortEnterCritical>
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b10:	b25b      	sxtb	r3, r3
 8003b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b16:	d103      	bne.n	8003b20 <xQueueGenericSend+0x174>
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b26:	b25b      	sxtb	r3, r3
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d103      	bne.n	8003b36 <xQueueGenericSend+0x18a>
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b36:	f002 f8db 	bl	8005cf0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b3a:	1d3a      	adds	r2, r7, #4
 8003b3c:	f107 0310 	add.w	r3, r7, #16
 8003b40:	4611      	mov	r1, r2
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 f80e 	bl	8004b64 <xTaskCheckForTimeOut>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d124      	bne.n	8003b98 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b4e:	6a38      	ldr	r0, [r7, #32]
 8003b50:	f000 fab1 	bl	80040b6 <prvIsQueueFull>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d018      	beq.n	8003b8c <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b5a:	6a3b      	ldr	r3, [r7, #32]
 8003b5c:	3310      	adds	r3, #16
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 ff42 	bl	80049ec <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003b68:	6a38      	ldr	r0, [r7, #32]
 8003b6a:	f000 fa2f 	bl	8003fcc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003b6e:	f000 fd5d 	bl	800462c <xTaskResumeAll>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f47f af60 	bne.w	8003a3a <xQueueGenericSend+0x8e>
                {
                    portYIELD_WITHIN_API();
 8003b7a:	4b0d      	ldr	r3, [pc, #52]	; (8003bb0 <xQueueGenericSend+0x204>)
 8003b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	f3bf 8f6f 	isb	sy
 8003b8a:	e756      	b.n	8003a3a <xQueueGenericSend+0x8e>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003b8c:	6a38      	ldr	r0, [r7, #32]
 8003b8e:	f000 fa1d 	bl	8003fcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003b92:	f000 fd4b 	bl	800462c <xTaskResumeAll>
 8003b96:	e750      	b.n	8003a3a <xQueueGenericSend+0x8e>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003b98:	6a38      	ldr	r0, [r7, #32]
 8003b9a:	f000 fa17 	bl	8003fcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003b9e:	f000 fd45 	bl	800462c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003ba2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3728      	adds	r7, #40	; 0x28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	0800817c 	.word	0x0800817c
 8003bb0:	e000ed04 	.word	0xe000ed04

08003bb4 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08c      	sub	sp, #48	; 0x30
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
 8003bc0:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8003bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d104      	bne.n	8003bd6 <xQueueGenericSendFromISR+0x22>
 8003bcc:	494e      	ldr	r1, [pc, #312]	; (8003d08 <xQueueGenericSendFromISR+0x154>)
 8003bce:	f240 30dd 	movw	r0, #989	; 0x3dd
 8003bd2:	f7fc fe0b 	bl	80007ec <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d103      	bne.n	8003be4 <xQueueGenericSendFromISR+0x30>
 8003bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <xQueueGenericSendFromISR+0x34>
 8003be4:	2301      	movs	r3, #1
 8003be6:	e000      	b.n	8003bea <xQueueGenericSendFromISR+0x36>
 8003be8:	2300      	movs	r3, #0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d104      	bne.n	8003bf8 <xQueueGenericSendFromISR+0x44>
 8003bee:	4946      	ldr	r1, [pc, #280]	; (8003d08 <xQueueGenericSendFromISR+0x154>)
 8003bf0:	f240 30de 	movw	r0, #990	; 0x3de
 8003bf4:	f7fc fdfa 	bl	80007ec <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d103      	bne.n	8003c06 <xQueueGenericSendFromISR+0x52>
 8003bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d101      	bne.n	8003c0a <xQueueGenericSendFromISR+0x56>
 8003c06:	2301      	movs	r3, #1
 8003c08:	e000      	b.n	8003c0c <xQueueGenericSendFromISR+0x58>
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d104      	bne.n	8003c1a <xQueueGenericSendFromISR+0x66>
 8003c10:	493d      	ldr	r1, [pc, #244]	; (8003d08 <xQueueGenericSendFromISR+0x154>)
 8003c12:	f240 30df 	movw	r0, #991	; 0x3df
 8003c16:	f7fc fde9 	bl	80007ec <vAssertCalled>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c1a:	f002 f917 	bl	8005e4c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003c1e:	f3ef 8211 	mrs	r2, BASEPRI
 8003c22:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003c26:	b672      	cpsid	i
 8003c28:	f383 8811 	msr	BASEPRI, r3
 8003c2c:	f3bf 8f6f 	isb	sy
 8003c30:	f3bf 8f4f 	dsb	sy
 8003c34:	b662      	cpsie	i
 8003c36:	61ba      	str	r2, [r7, #24]
 8003c38:	617b      	str	r3, [r7, #20]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003c3a:	69bb      	ldr	r3, [r7, #24]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d302      	bcc.n	8003c50 <xQueueGenericSendFromISR+0x9c>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d14f      	bne.n	8003cf0 <xQueueGenericSendFromISR+0x13c>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5e:	61fb      	str	r3, [r7, #28]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	68b9      	ldr	r1, [r7, #8]
 8003c64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c66:	f000 f921 	bl	8003eac <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003c6a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c72:	d129      	bne.n	8003cc8 <xQueueGenericSendFromISR+0x114>
            {
                #if ( configUSE_QUEUE_SETS == 1 )
                    {
                        if( pxQueue->pxQueueSetContainer != NULL )
 8003c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d012      	beq.n	8003ca2 <xQueueGenericSendFromISR+0xee>
                        {
                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d102      	bne.n	8003c88 <xQueueGenericSendFromISR+0xd4>
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d130      	bne.n	8003cea <xQueueGenericSendFromISR+0x136>
                                /* Do not notify the queue set as an existing item
                                 * was overwritten in the queue so the number of items
                                 * in the queue has not changed. */
                                mtCOVERAGE_TEST_MARKER();
                            }
                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c8a:	f000 fa89 	bl	80041a0 <prvNotifyQueueSetContainer>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d02a      	beq.n	8003cea <xQueueGenericSendFromISR+0x136>
                            {
                                /* The queue is a member of a queue set, and posting
                                 * to the queue set caused a higher priority task to
                                 * unblock.  A context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d027      	beq.n	8003cea <xQueueGenericSendFromISR+0x136>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	e023      	b.n	8003cea <xQueueGenericSendFromISR+0x136>
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else
                        {
                            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d01f      	beq.n	8003cea <xQueueGenericSendFromISR+0x136>
                            {
                                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cac:	3324      	adds	r3, #36	; 0x24
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fee4 	bl	8004a7c <xTaskRemoveFromEventList>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d017      	beq.n	8003cea <xQueueGenericSendFromISR+0x136>
                                {
                                    /* The task waiting has a higher priority so
                                     *  record that a context switch is required. */
                                    if( pxHigherPriorityTaskWoken != NULL )
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d014      	beq.n	8003cea <xQueueGenericSendFromISR+0x136>
                                    {
                                        *pxHigherPriorityTaskWoken = pdTRUE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e010      	b.n	8003cea <xQueueGenericSendFromISR+0x136>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003cc8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003ccc:	2b7f      	cmp	r3, #127	; 0x7f
 8003cce:	d104      	bne.n	8003cda <xQueueGenericSendFromISR+0x126>
 8003cd0:	490d      	ldr	r1, [pc, #52]	; (8003d08 <xQueueGenericSendFromISR+0x154>)
 8003cd2:	f44f 608d 	mov.w	r0, #1128	; 0x468
 8003cd6:	f7fc fd89 	bl	80007ec <vAssertCalled>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003cda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cde:	3301      	adds	r3, #1
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	b25a      	sxtb	r2, r3
 8003ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003cea:	2301      	movs	r3, #1
 8003cec:	62fb      	str	r3, [r7, #44]	; 0x2c
        {
 8003cee:	e001      	b.n	8003cf4 <xQueueGenericSendFromISR+0x140>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3730      	adds	r7, #48	; 0x30
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	0800817c 	.word	0x0800817c

08003d0c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	; 0x28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d104      	bne.n	8003d30 <xQueueReceive+0x24>
 8003d26:	495f      	ldr	r1, [pc, #380]	; (8003ea4 <xQueueReceive+0x198>)
 8003d28:	f240 502c 	movw	r0, #1324	; 0x52c
 8003d2c:	f7fc fd5e 	bl	80007ec <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d103      	bne.n	8003d3e <xQueueReceive+0x32>
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <xQueueReceive+0x36>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <xQueueReceive+0x38>
 8003d42:	2300      	movs	r3, #0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d104      	bne.n	8003d52 <xQueueReceive+0x46>
 8003d48:	4956      	ldr	r1, [pc, #344]	; (8003ea4 <xQueueReceive+0x198>)
 8003d4a:	f44f 60a6 	mov.w	r0, #1328	; 0x530
 8003d4e:	f7fc fd4d 	bl	80007ec <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d52:	f001 f827 	bl	8004da4 <xTaskGetSchedulerState>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d102      	bne.n	8003d62 <xQueueReceive+0x56>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <xQueueReceive+0x5a>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <xQueueReceive+0x5c>
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d104      	bne.n	8003d76 <xQueueReceive+0x6a>
 8003d6c:	494d      	ldr	r1, [pc, #308]	; (8003ea4 <xQueueReceive+0x198>)
 8003d6e:	f240 5035 	movw	r0, #1333	; 0x535
 8003d72:	f7fc fd3b 	bl	80007ec <vAssertCalled>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003d76:	f001 ff8f 	bl	8005c98 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d7e:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01f      	beq.n	8003dc6 <xQueueReceive+0xba>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003d86:	68b9      	ldr	r1, [r7, #8]
 8003d88:	6a38      	ldr	r0, [r7, #32]
 8003d8a:	f000 f8f9 	bl	8003f80 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	1e5a      	subs	r2, r3, #1
 8003d92:	6a3b      	ldr	r3, [r7, #32]
 8003d94:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00f      	beq.n	8003dbe <xQueueReceive+0xb2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	3310      	adds	r3, #16
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fe6a 	bl	8004a7c <xTaskRemoveFromEventList>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d007      	beq.n	8003dbe <xQueueReceive+0xb2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003dae:	4b3e      	ldr	r3, [pc, #248]	; (8003ea8 <xQueueReceive+0x19c>)
 8003db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003dbe:	f001 ff97 	bl	8005cf0 <vPortExitCritical>
                return pdPASS;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e069      	b.n	8003e9a <xQueueReceive+0x18e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d103      	bne.n	8003dd4 <xQueueReceive+0xc8>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003dcc:	f001 ff90 	bl	8005cf0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e062      	b.n	8003e9a <xQueueReceive+0x18e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d106      	bne.n	8003de8 <xQueueReceive+0xdc>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003dda:	f107 0314 	add.w	r3, r7, #20
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 feaa 	bl	8004b38 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003de4:	2301      	movs	r3, #1
 8003de6:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003de8:	f001 ff82 	bl	8005cf0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003dec:	f000 fc10 	bl	8004610 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003df0:	f001 ff52 	bl	8005c98 <vPortEnterCritical>
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003dfa:	b25b      	sxtb	r3, r3
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d103      	bne.n	8003e0a <xQueueReceive+0xfe>
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e10:	b25b      	sxtb	r3, r3
 8003e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e16:	d103      	bne.n	8003e20 <xQueueReceive+0x114>
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e20:	f001 ff66 	bl	8005cf0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e24:	1d3a      	adds	r2, r7, #4
 8003e26:	f107 0314 	add.w	r3, r7, #20
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fe99 	bl	8004b64 <xTaskCheckForTimeOut>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d123      	bne.n	8003e80 <xQueueReceive+0x174>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e38:	6a38      	ldr	r0, [r7, #32]
 8003e3a:	f000 f926 	bl	800408a <prvIsQueueEmpty>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d017      	beq.n	8003e74 <xQueueReceive+0x168>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e44:	6a3b      	ldr	r3, [r7, #32]
 8003e46:	3324      	adds	r3, #36	; 0x24
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f000 fdcd 	bl	80049ec <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003e52:	6a38      	ldr	r0, [r7, #32]
 8003e54:	f000 f8ba 	bl	8003fcc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003e58:	f000 fbe8 	bl	800462c <xTaskResumeAll>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d189      	bne.n	8003d76 <xQueueReceive+0x6a>
                {
                    portYIELD_WITHIN_API();
 8003e62:	4b11      	ldr	r3, [pc, #68]	; (8003ea8 <xQueueReceive+0x19c>)
 8003e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	e780      	b.n	8003d76 <xQueueReceive+0x6a>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003e74:	6a38      	ldr	r0, [r7, #32]
 8003e76:	f000 f8a9 	bl	8003fcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e7a:	f000 fbd7 	bl	800462c <xTaskResumeAll>
 8003e7e:	e77a      	b.n	8003d76 <xQueueReceive+0x6a>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003e80:	6a38      	ldr	r0, [r7, #32]
 8003e82:	f000 f8a3 	bl	8003fcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e86:	f000 fbd1 	bl	800462c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e8a:	6a38      	ldr	r0, [r7, #32]
 8003e8c:	f000 f8fd 	bl	800408a <prvIsQueueEmpty>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f43f af6f 	beq.w	8003d76 <xQueueReceive+0x6a>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003e98:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3728      	adds	r7, #40	; 0x28
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	0800817c 	.word	0x0800817c
 8003ea8:	e000ed04 	.word	0xe000ed04

08003eac <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10d      	bne.n	8003ee6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d14d      	bne.n	8003f6e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 ff82 	bl	8004de0 <xTaskPriorityDisinherit>
 8003edc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	609a      	str	r2, [r3, #8]
 8003ee4:	e043      	b.n	8003f6e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d119      	bne.n	8003f20 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6858      	ldr	r0, [r3, #4]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	68b9      	ldr	r1, [r7, #8]
 8003ef8:	f002 f86c 	bl	8005fd4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f04:	441a      	add	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d32b      	bcc.n	8003f6e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	e026      	b.n	8003f6e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	68d8      	ldr	r0, [r3, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f28:	461a      	mov	r2, r3
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	f002 f852 	bl	8005fd4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	425b      	negs	r3, r3
 8003f3a:	441a      	add	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d207      	bcs.n	8003f5c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f54:	425b      	negs	r3, r3
 8003f56:	441a      	add	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d105      	bne.n	8003f6e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1c5a      	adds	r2, r3, #1
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003f76:	697b      	ldr	r3, [r7, #20]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d018      	beq.n	8003fc4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	441a      	add	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68da      	ldr	r2, [r3, #12]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d303      	bcc.n	8003fb4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68d9      	ldr	r1, [r3, #12]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	6838      	ldr	r0, [r7, #0]
 8003fc0:	f002 f808 	bl	8005fd4 <memcpy>
    }
}
 8003fc4:	bf00      	nop
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003fd4:	f001 fe60 	bl	8005c98 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fde:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fe0:	e01e      	b.n	8004020 <prvUnlockQueue+0x54>
        {
            /* Data was posted while the queue was locked.  Are any tasks
             * blocked waiting for data to become available? */
            #if ( configUSE_QUEUE_SETS == 1 )
                {
                    if( pxQueue->pxQueueSetContainer != NULL )
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <prvUnlockQueue+0x30>
                    {
                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f8d8 	bl	80041a0 <prvNotifyQueueSetContainer>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d010      	beq.n	8004018 <prvUnlockQueue+0x4c>
                        {
                            /* The queue is a member of a queue set, and posting to
                             * the queue set caused a higher priority task to unblock.
                             * A context switch is required. */
                            vTaskMissedYield();
 8003ff6:	f000 fe11 	bl	8004c1c <vTaskMissedYield>
 8003ffa:	e00d      	b.n	8004018 <prvUnlockQueue+0x4c>
                    else
                    {
                        /* Tasks that are removed from the event list will get
                         * added to the pending ready list as the scheduler is still
                         * suspended. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	d012      	beq.n	800402a <prvUnlockQueue+0x5e>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3324      	adds	r3, #36	; 0x24
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fd37 	bl	8004a7c <xTaskRemoveFromEventList>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <prvUnlockQueue+0x4c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                vTaskMissedYield();
 8004014:	f000 fe02 	bl	8004c1c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	3b01      	subs	r3, #1
 800401c:	b2db      	uxtb	r3, r3
 800401e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004024:	2b00      	cmp	r3, #0
 8004026:	dcdc      	bgt.n	8003fe2 <prvUnlockQueue+0x16>
 8004028:	e000      	b.n	800402c <prvUnlockQueue+0x60>
                            break;
 800402a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	22ff      	movs	r2, #255	; 0xff
 8004030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004034:	f001 fe5c 	bl	8005cf0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004038:	f001 fe2e 	bl	8005c98 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004042:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004044:	e011      	b.n	800406a <prvUnlockQueue+0x9e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d012      	beq.n	8004074 <prvUnlockQueue+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	3310      	adds	r3, #16
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fd12 	bl	8004a7c <xTaskRemoveFromEventList>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <prvUnlockQueue+0x96>
                {
                    vTaskMissedYield();
 800405e:	f000 fddd 	bl	8004c1c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004062:	7bbb      	ldrb	r3, [r7, #14]
 8004064:	3b01      	subs	r3, #1
 8004066:	b2db      	uxtb	r3, r3
 8004068:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800406a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800406e:	2b00      	cmp	r3, #0
 8004070:	dce9      	bgt.n	8004046 <prvUnlockQueue+0x7a>
 8004072:	e000      	b.n	8004076 <prvUnlockQueue+0xaa>
            }
            else
            {
                break;
 8004074:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	22ff      	movs	r2, #255	; 0xff
 800407a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800407e:	f001 fe37 	bl	8005cf0 <vPortExitCritical>
}
 8004082:	bf00      	nop
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b084      	sub	sp, #16
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004092:	f001 fe01 	bl	8005c98 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409a:	2b00      	cmp	r3, #0
 800409c:	d102      	bne.n	80040a4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800409e:	2301      	movs	r3, #1
 80040a0:	60fb      	str	r3, [r7, #12]
 80040a2:	e001      	b.n	80040a8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040a8:	f001 fe22 	bl	8005cf0 <vPortExitCritical>

    return xReturn;
 80040ac:	68fb      	ldr	r3, [r7, #12]
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80040be:	f001 fdeb 	bl	8005c98 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d102      	bne.n	80040d4 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80040ce:	2301      	movs	r3, #1
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	e001      	b.n	80040d8 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80040d4:	2300      	movs	r3, #0
 80040d6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040d8:	f001 fe0a 	bl	8005cf0 <vPortExitCritical>

    return xReturn;
 80040dc:	68fb      	ldr	r3, [r7, #12]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	e014      	b.n	8004122 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80040f8:	4a0e      	ldr	r2, [pc, #56]	; (8004134 <vQueueAddToRegistry+0x4c>)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10b      	bne.n	800411c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004104:	490b      	ldr	r1, [pc, #44]	; (8004134 <vQueueAddToRegistry+0x4c>)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800410e:	4a09      	ldr	r2, [pc, #36]	; (8004134 <vQueueAddToRegistry+0x4c>)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	4413      	add	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800411a:	e005      	b.n	8004128 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3301      	adds	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2b07      	cmp	r3, #7
 8004126:	d9e7      	bls.n	80040f8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8004128:	bf00      	nop
 800412a:	3714      	adds	r7, #20
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	20020764 	.word	0x20020764

08004138 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004148:	f001 fda6 	bl	8005c98 <vPortEnterCritical>
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004152:	b25b      	sxtb	r3, r3
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d103      	bne.n	8004162 <vQueueWaitForMessageRestricted+0x2a>
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004168:	b25b      	sxtb	r3, r3
 800416a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416e:	d103      	bne.n	8004178 <vQueueWaitForMessageRestricted+0x40>
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004178:	f001 fdba 	bl	8005cf0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	3324      	adds	r3, #36	; 0x24
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	68b9      	ldr	r1, [r7, #8]
 800418c:	4618      	mov	r0, r3
 800418e:	f000 fc4d 	bl	8004a2c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004192:	6978      	ldr	r0, [r7, #20]
 8004194:	f7ff ff1a 	bl	8003fcc <prvUnlockQueue>
    }
 8004198:	bf00      	nop
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
    {
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
        Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041ac:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80041ae:	2300      	movs	r3, #0
 80041b0:	617b      	str	r3, [r7, #20]

        /* This function must be called form a critical section. */

        configASSERT( pxQueueSetContainer );
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d104      	bne.n	80041c2 <prvNotifyQueueSetContainer+0x22>
 80041b8:	4924      	ldr	r1, [pc, #144]	; (800424c <prvNotifyQueueSetContainer+0xac>)
 80041ba:	f640 3097 	movw	r0, #2967	; 0xb97
 80041be:	f7fc fb15 	bl	80007ec <vAssertCalled>
        configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d304      	bcc.n	80041d8 <prvNotifyQueueSetContainer+0x38>
 80041ce:	491f      	ldr	r1, [pc, #124]	; (800424c <prvNotifyQueueSetContainer+0xac>)
 80041d0:	f640 3098 	movw	r0, #2968	; 0xb98
 80041d4:	f7fc fb0a 	bl	80007ec <vAssertCalled>

        if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d22e      	bcs.n	8004242 <prvNotifyQueueSetContainer+0xa2>
        {
            const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041ea:	73fb      	strb	r3, [r7, #15]

            traceQUEUE_SET_SEND( pxQueueSetContainer );

            /* The data copied is the handle of the queue that contains data. */
            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80041ec:	1d3b      	adds	r3, r7, #4
 80041ee:	2200      	movs	r2, #0
 80041f0:	4619      	mov	r1, r3
 80041f2:	6938      	ldr	r0, [r7, #16]
 80041f4:	f7ff fe5a 	bl	8003eac <prvCopyDataToQueue>
 80041f8:	6178      	str	r0, [r7, #20]

            if( cTxLock == queueUNLOCKED )
 80041fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004202:	d10e      	bne.n	8004222 <prvNotifyQueueSetContainer+0x82>
            {
                if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01a      	beq.n	8004242 <prvNotifyQueueSetContainer+0xa2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	3324      	adds	r3, #36	; 0x24
 8004210:	4618      	mov	r0, r3
 8004212:	f000 fc33 	bl	8004a7c <xTaskRemoveFromEventList>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d012      	beq.n	8004242 <prvNotifyQueueSetContainer+0xa2>
                    {
                        /* The task waiting has a higher priority. */
                        xReturn = pdTRUE;
 800421c:	2301      	movs	r3, #1
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	e00f      	b.n	8004242 <prvNotifyQueueSetContainer+0xa2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                configASSERT( cTxLock != queueINT8_MAX );
 8004222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004226:	2b7f      	cmp	r3, #127	; 0x7f
 8004228:	d104      	bne.n	8004234 <prvNotifyQueueSetContainer+0x94>
 800422a:	4908      	ldr	r1, [pc, #32]	; (800424c <prvNotifyQueueSetContainer+0xac>)
 800422c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004230:	f7fc fadc 	bl	80007ec <vAssertCalled>

                pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004234:	7bfb      	ldrb	r3, [r7, #15]
 8004236:	3301      	adds	r3, #1
 8004238:	b2db      	uxtb	r3, r3
 800423a:	b25a      	sxtb	r2, r3
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004242:	697b      	ldr	r3, [r7, #20]
    }
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	0800817c 	.word	0x0800817c

08004250 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	; 0x30
 8004254:	af04      	add	r7, sp, #16
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	603b      	str	r3, [r7, #0]
 800425c:	4613      	mov	r3, r2
 800425e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4618      	mov	r0, r3
 8004266:	f001 fa3f 	bl	80056e8 <pvPortMalloc>
 800426a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00e      	beq.n	8004290 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004272:	20cc      	movs	r0, #204	; 0xcc
 8004274:	f001 fa38 	bl	80056e8 <pvPortMalloc>
 8004278:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	631a      	str	r2, [r3, #48]	; 0x30
 8004286:	e005      	b.n	8004294 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8004288:	6978      	ldr	r0, [r7, #20]
 800428a:	f001 faeb 	bl	8005864 <vPortFree>
 800428e:	e001      	b.n	8004294 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004290:	2300      	movs	r3, #0
 8004292:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d013      	beq.n	80042c2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800429a:	88fa      	ldrh	r2, [r7, #6]
 800429c:	2300      	movs	r3, #0
 800429e:	9303      	str	r3, [sp, #12]
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	9302      	str	r3, [sp, #8]
 80042a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	68b9      	ldr	r1, [r7, #8]
 80042b0:	68f8      	ldr	r0, [r7, #12]
 80042b2:	f000 f80f 	bl	80042d4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80042b6:	69f8      	ldr	r0, [r7, #28]
 80042b8:	f000 f8b4 	bl	8004424 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80042bc:	2301      	movs	r3, #1
 80042be:	61bb      	str	r3, [r7, #24]
 80042c0:	e002      	b.n	80042c8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80042c2:	f04f 33ff 	mov.w	r3, #4294967295
 80042c6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80042c8:	69bb      	ldr	r3, [r7, #24]
    }
 80042ca:	4618      	mov	r0, r3
 80042cc:	3720      	adds	r7, #32
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
	...

080042d4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80042e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	461a      	mov	r2, r3
 80042ec:	21a5      	movs	r1, #165	; 0xa5
 80042ee:	f001 fe95 	bl	800601c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80042f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80042fc:	440b      	add	r3, r1
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f023 0307 	bic.w	r3, r3, #7
 800430a:	613b      	str	r3, [r7, #16]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	2b00      	cmp	r3, #0
 8004314:	d004      	beq.n	8004320 <prvInitialiseNewTask+0x4c>
 8004316:	493f      	ldr	r1, [pc, #252]	; (8004414 <prvInitialiseNewTask+0x140>)
 8004318:	f240 305e 	movw	r0, #862	; 0x35e
 800431c:	f7fc fa66 	bl	80007ec <vAssertCalled>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d01f      	beq.n	8004366 <prvInitialiseNewTask+0x92>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004326:	2300      	movs	r3, #0
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	e012      	b.n	8004352 <prvInitialiseNewTask+0x7e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	4413      	add	r3, r2
 8004332:	7819      	ldrb	r1, [r3, #0]
 8004334:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	4413      	add	r3, r2
 800433a:	3334      	adds	r3, #52	; 0x34
 800433c:	460a      	mov	r2, r1
 800433e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	4413      	add	r3, r2
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d006      	beq.n	800435a <prvInitialiseNewTask+0x86>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	3301      	adds	r3, #1
 8004350:	617b      	str	r3, [r7, #20]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b1d      	cmp	r3, #29
 8004356:	d9e9      	bls.n	800432c <prvInitialiseNewTask+0x58>
 8004358:	e000      	b.n	800435c <prvInitialiseNewTask+0x88>
            {
                break;
 800435a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8004364:	e003      	b.n	800436e <prvInitialiseNewTask+0x9a>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	2b1f      	cmp	r3, #31
 8004372:	d901      	bls.n	8004378 <prvInitialiseNewTask+0xa4>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004374:	231f      	movs	r3, #31
 8004376:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437a:	6a3a      	ldr	r2, [r7, #32]
 800437c:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800437e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004380:	6a3a      	ldr	r2, [r7, #32]
 8004382:	65da      	str	r2, [r3, #92]	; 0x5c
            pxNewTCB->uxMutexesHeld = 0;
 8004384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004386:	2200      	movs	r2, #0
 8004388:	661a      	str	r2, [r3, #96]	; 0x60
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800438a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438c:	3304      	adds	r3, #4
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff f9a8 	bl	80036e4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004396:	3318      	adds	r3, #24
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff f9a3 	bl	80036e4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800439e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043a2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a4:	6a3b      	ldr	r3, [r7, #32]
 80043a6:	f1c3 0220 	rsb	r2, r3, #32
 80043aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ac:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043b2:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b6:	33c4      	adds	r3, #196	; 0xc4
 80043b8:	2204      	movs	r2, #4
 80043ba:	2100      	movs	r1, #0
 80043bc:	4618      	mov	r0, r3
 80043be:	f001 fe2d 	bl	800601c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80043c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c4:	33c8      	adds	r3, #200	; 0xc8
 80043c6:	2201      	movs	r2, #1
 80043c8:	2100      	movs	r1, #0
 80043ca:	4618      	mov	r0, r3
 80043cc:	f001 fe26 	bl	800601c <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80043d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d2:	3364      	adds	r3, #100	; 0x64
 80043d4:	2260      	movs	r2, #96	; 0x60
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f001 fe1f 	bl	800601c <memset>
 80043de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e0:	4a0d      	ldr	r2, [pc, #52]	; (8004418 <prvInitialiseNewTask+0x144>)
 80043e2:	669a      	str	r2, [r3, #104]	; 0x68
 80043e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e6:	4a0d      	ldr	r2, [pc, #52]	; (800441c <prvInitialiseNewTask+0x148>)
 80043e8:	66da      	str	r2, [r3, #108]	; 0x6c
 80043ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ec:	4a0c      	ldr	r2, [pc, #48]	; (8004420 <prvInitialiseNewTask+0x14c>)
 80043ee:	671a      	str	r2, [r3, #112]	; 0x70
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	68f9      	ldr	r1, [r7, #12]
 80043f4:	6938      	ldr	r0, [r7, #16]
 80043f6:	f001 fb49 	bl	8005a8c <pxPortInitialiseStack>
 80043fa:	4602      	mov	r2, r0
 80043fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fe:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800440a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800440c:	bf00      	nop
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	080081a0 	.word	0x080081a0
 8004418:	080082b8 	.word	0x080082b8
 800441c:	080082d8 	.word	0x080082d8
 8004420:	08008298 	.word	0x08008298

08004424 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800442c:	f001 fc34 	bl	8005c98 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004430:	4b2c      	ldr	r3, [pc, #176]	; (80044e4 <prvAddNewTaskToReadyList+0xc0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3301      	adds	r3, #1
 8004436:	4a2b      	ldr	r2, [pc, #172]	; (80044e4 <prvAddNewTaskToReadyList+0xc0>)
 8004438:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800443a:	4b2b      	ldr	r3, [pc, #172]	; (80044e8 <prvAddNewTaskToReadyList+0xc4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d109      	bne.n	8004456 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004442:	4a29      	ldr	r2, [pc, #164]	; (80044e8 <prvAddNewTaskToReadyList+0xc4>)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004448:	4b26      	ldr	r3, [pc, #152]	; (80044e4 <prvAddNewTaskToReadyList+0xc0>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d110      	bne.n	8004472 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004450:	f000 fc0a 	bl	8004c68 <prvInitialiseTaskLists>
 8004454:	e00d      	b.n	8004472 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004456:	4b25      	ldr	r3, [pc, #148]	; (80044ec <prvAddNewTaskToReadyList+0xc8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800445e:	4b22      	ldr	r3, [pc, #136]	; (80044e8 <prvAddNewTaskToReadyList+0xc4>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004468:	429a      	cmp	r2, r3
 800446a:	d802      	bhi.n	8004472 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800446c:	4a1e      	ldr	r2, [pc, #120]	; (80044e8 <prvAddNewTaskToReadyList+0xc4>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004472:	4b1f      	ldr	r3, [pc, #124]	; (80044f0 <prvAddNewTaskToReadyList+0xcc>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3301      	adds	r3, #1
 8004478:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <prvAddNewTaskToReadyList+0xcc>)
 800447a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800447c:	4b1c      	ldr	r3, [pc, #112]	; (80044f0 <prvAddNewTaskToReadyList+0xcc>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	655a      	str	r2, [r3, #84]	; 0x54
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	2201      	movs	r2, #1
 800448a:	409a      	lsls	r2, r3
 800448c:	4b19      	ldr	r3, [pc, #100]	; (80044f4 <prvAddNewTaskToReadyList+0xd0>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4313      	orrs	r3, r2
 8004492:	4a18      	ldr	r2, [pc, #96]	; (80044f4 <prvAddNewTaskToReadyList+0xd0>)
 8004494:	6013      	str	r3, [r2, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449a:	4613      	mov	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4a15      	ldr	r2, [pc, #84]	; (80044f8 <prvAddNewTaskToReadyList+0xd4>)
 80044a4:	441a      	add	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	3304      	adds	r3, #4
 80044aa:	4619      	mov	r1, r3
 80044ac:	4610      	mov	r0, r2
 80044ae:	f7ff f926 	bl	80036fe <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80044b2:	f001 fc1d 	bl	8005cf0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80044b6:	4b0d      	ldr	r3, [pc, #52]	; (80044ec <prvAddNewTaskToReadyList+0xc8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00e      	beq.n	80044dc <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044be:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <prvAddNewTaskToReadyList+0xc4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d207      	bcs.n	80044dc <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <prvAddNewTaskToReadyList+0xd8>)
 80044ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80044dc:	bf00      	nop
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	200005a8 	.word	0x200005a8
 80044e8:	200002b4 	.word	0x200002b4
 80044ec:	200005b4 	.word	0x200005b4
 80044f0:	200005c4 	.word	0x200005c4
 80044f4:	200005b0 	.word	0x200005b0
 80044f8:	200002b8 	.word	0x200002b8
 80044fc:	e000ed04 	.word	0xe000ed04

08004500 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d011      	beq.n	8004536 <vTaskDelay+0x36>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004512:	4b10      	ldr	r3, [pc, #64]	; (8004554 <vTaskDelay+0x54>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d004      	beq.n	8004524 <vTaskDelay+0x24>
 800451a:	490f      	ldr	r1, [pc, #60]	; (8004558 <vTaskDelay+0x58>)
 800451c:	f240 503f 	movw	r0, #1343	; 0x53f
 8004520:	f7fc f964 	bl	80007ec <vAssertCalled>
            vTaskSuspendAll();
 8004524:	f000 f874 	bl	8004610 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004528:	2100      	movs	r1, #0
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 fd66 	bl	8004ffc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004530:	f000 f87c 	bl	800462c <xTaskResumeAll>
 8004534:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d107      	bne.n	800454c <vTaskDelay+0x4c>
        {
            portYIELD_WITHIN_API();
 800453c:	4b07      	ldr	r3, [pc, #28]	; (800455c <vTaskDelay+0x5c>)
 800453e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	200005d0 	.word	0x200005d0
 8004558:	080081a0 	.word	0x080081a0
 800455c:	e000ed04 	.word	0xe000ed04

08004560 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004566:	4b20      	ldr	r3, [pc, #128]	; (80045e8 <vTaskStartScheduler+0x88>)
 8004568:	9301      	str	r3, [sp, #4]
 800456a:	2300      	movs	r3, #0
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	2300      	movs	r3, #0
 8004570:	2282      	movs	r2, #130	; 0x82
 8004572:	491e      	ldr	r1, [pc, #120]	; (80045ec <vTaskStartScheduler+0x8c>)
 8004574:	481e      	ldr	r0, [pc, #120]	; (80045f0 <vTaskStartScheduler+0x90>)
 8004576:	f7ff fe6b 	bl	8004250 <xTaskCreate>
 800457a:	6078      	str	r0, [r7, #4]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d102      	bne.n	8004588 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8004582:	f000 fda1 	bl	80050c8 <xTimerCreateTimerTask>
 8004586:	6078      	str	r0, [r7, #4]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d11c      	bne.n	80045c8 <vTaskStartScheduler+0x68>
        __asm volatile
 800458e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8004592:	b672      	cpsid	i
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	b662      	cpsie	i
 80045a2:	603b      	str	r3, [r7, #0]
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80045a4:	4b13      	ldr	r3, [pc, #76]	; (80045f4 <vTaskStartScheduler+0x94>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	3364      	adds	r3, #100	; 0x64
 80045aa:	4a13      	ldr	r2, [pc, #76]	; (80045f8 <vTaskStartScheduler+0x98>)
 80045ac:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80045ae:	4b13      	ldr	r3, [pc, #76]	; (80045fc <vTaskStartScheduler+0x9c>)
 80045b0:	f04f 32ff 	mov.w	r2, #4294967295
 80045b4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80045b6:	4b12      	ldr	r3, [pc, #72]	; (8004600 <vTaskStartScheduler+0xa0>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80045bc:	4b11      	ldr	r3, [pc, #68]	; (8004604 <vTaskStartScheduler+0xa4>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80045c2:	f001 fae7 	bl	8005b94 <xPortStartScheduler>
 80045c6:	e008      	b.n	80045da <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ce:	d104      	bne.n	80045da <vTaskStartScheduler+0x7a>
 80045d0:	490d      	ldr	r1, [pc, #52]	; (8004608 <vTaskStartScheduler+0xa8>)
 80045d2:	f640 0036 	movw	r0, #2102	; 0x836
 80045d6:	f7fc f909 	bl	80007ec <vAssertCalled>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <vTaskStartScheduler+0xac>)
 80045dc:	681b      	ldr	r3, [r3, #0]
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	200005cc 	.word	0x200005cc
 80045ec:	080081c4 	.word	0x080081c4
 80045f0:	08004c35 	.word	0x08004c35
 80045f4:	200002b4 	.word	0x200002b4
 80045f8:	2000003c 	.word	0x2000003c
 80045fc:	200005c8 	.word	0x200005c8
 8004600:	200005b4 	.word	0x200005b4
 8004604:	200005ac 	.word	0x200005ac
 8004608:	080081a0 	.word	0x080081a0
 800460c:	20000034 	.word	0x20000034

08004610 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004614:	4b04      	ldr	r3, [pc, #16]	; (8004628 <vTaskSuspendAll+0x18>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3301      	adds	r3, #1
 800461a:	4a03      	ldr	r2, [pc, #12]	; (8004628 <vTaskSuspendAll+0x18>)
 800461c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800461e:	bf00      	nop
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	200005d0 	.word	0x200005d0

0800462c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800463a:	4b3e      	ldr	r3, [pc, #248]	; (8004734 <xTaskResumeAll+0x108>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d104      	bne.n	800464c <xTaskResumeAll+0x20>
 8004642:	493d      	ldr	r1, [pc, #244]	; (8004738 <xTaskResumeAll+0x10c>)
 8004644:	f640 00a9 	movw	r0, #2217	; 0x8a9
 8004648:	f7fc f8d0 	bl	80007ec <vAssertCalled>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800464c:	f001 fb24 	bl	8005c98 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004650:	4b38      	ldr	r3, [pc, #224]	; (8004734 <xTaskResumeAll+0x108>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	3b01      	subs	r3, #1
 8004656:	4a37      	ldr	r2, [pc, #220]	; (8004734 <xTaskResumeAll+0x108>)
 8004658:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800465a:	4b36      	ldr	r3, [pc, #216]	; (8004734 <xTaskResumeAll+0x108>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d161      	bne.n	8004726 <xTaskResumeAll+0xfa>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004662:	4b36      	ldr	r3, [pc, #216]	; (800473c <xTaskResumeAll+0x110>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d05d      	beq.n	8004726 <xTaskResumeAll+0xfa>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800466a:	e02e      	b.n	80046ca <xTaskResumeAll+0x9e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800466c:	4b34      	ldr	r3, [pc, #208]	; (8004740 <xTaskResumeAll+0x114>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3318      	adds	r3, #24
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff f89d 	bl	80037b8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	3304      	adds	r3, #4
 8004682:	4618      	mov	r0, r3
 8004684:	f7ff f898 	bl	80037b8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	2201      	movs	r2, #1
 800468e:	409a      	lsls	r2, r3
 8004690:	4b2c      	ldr	r3, [pc, #176]	; (8004744 <xTaskResumeAll+0x118>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4313      	orrs	r3, r2
 8004696:	4a2b      	ldr	r2, [pc, #172]	; (8004744 <xTaskResumeAll+0x118>)
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800469e:	4613      	mov	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4a28      	ldr	r2, [pc, #160]	; (8004748 <xTaskResumeAll+0x11c>)
 80046a8:	441a      	add	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	3304      	adds	r3, #4
 80046ae:	4619      	mov	r1, r3
 80046b0:	4610      	mov	r0, r2
 80046b2:	f7ff f824 	bl	80036fe <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ba:	4b24      	ldr	r3, [pc, #144]	; (800474c <xTaskResumeAll+0x120>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d302      	bcc.n	80046ca <xTaskResumeAll+0x9e>
                    {
                        xYieldPending = pdTRUE;
 80046c4:	4b22      	ldr	r3, [pc, #136]	; (8004750 <xTaskResumeAll+0x124>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046ca:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <xTaskResumeAll+0x114>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1cc      	bne.n	800466c <xTaskResumeAll+0x40>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <xTaskResumeAll+0xb0>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80046d8:	f000 fb48 	bl	8004d6c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80046dc:	4b1d      	ldr	r3, [pc, #116]	; (8004754 <xTaskResumeAll+0x128>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d010      	beq.n	800470a <xTaskResumeAll+0xde>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80046e8:	f000 f848 	bl	800477c <xTaskIncrementTick>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <xTaskResumeAll+0xcc>
                            {
                                xYieldPending = pdTRUE;
 80046f2:	4b17      	ldr	r3, [pc, #92]	; (8004750 <xTaskResumeAll+0x124>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1f1      	bne.n	80046e8 <xTaskResumeAll+0xbc>

                        xPendedTicks = 0;
 8004704:	4b13      	ldr	r3, [pc, #76]	; (8004754 <xTaskResumeAll+0x128>)
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800470a:	4b11      	ldr	r3, [pc, #68]	; (8004750 <xTaskResumeAll+0x124>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d009      	beq.n	8004726 <xTaskResumeAll+0xfa>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004712:	2301      	movs	r3, #1
 8004714:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004716:	4b10      	ldr	r3, [pc, #64]	; (8004758 <xTaskResumeAll+0x12c>)
 8004718:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004726:	f001 fae3 	bl	8005cf0 <vPortExitCritical>

    return xAlreadyYielded;
 800472a:	68bb      	ldr	r3, [r7, #8]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	200005d0 	.word	0x200005d0
 8004738:	080081a0 	.word	0x080081a0
 800473c:	200005a8 	.word	0x200005a8
 8004740:	20000568 	.word	0x20000568
 8004744:	200005b0 	.word	0x200005b0
 8004748:	200002b8 	.word	0x200002b8
 800474c:	200002b4 	.word	0x200002b4
 8004750:	200005bc 	.word	0x200005bc
 8004754:	200005b8 	.word	0x200005b8
 8004758:	e000ed04 	.word	0xe000ed04

0800475c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004762:	4b05      	ldr	r3, [pc, #20]	; (8004778 <xTaskGetTickCount+0x1c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004768:	687b      	ldr	r3, [r7, #4]
}
 800476a:	4618      	mov	r0, r3
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	200005ac 	.word	0x200005ac

0800477c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004786:	4b4b      	ldr	r3, [pc, #300]	; (80048b4 <xTaskIncrementTick+0x138>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f040 8088 	bne.w	80048a0 <xTaskIncrementTick+0x124>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004790:	4b49      	ldr	r3, [pc, #292]	; (80048b8 <xTaskIncrementTick+0x13c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004798:	4a47      	ldr	r2, [pc, #284]	; (80048b8 <xTaskIncrementTick+0x13c>)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d11a      	bne.n	80047da <xTaskIncrementTick+0x5e>
        {
            taskSWITCH_DELAYED_LISTS();
 80047a4:	4b45      	ldr	r3, [pc, #276]	; (80048bc <xTaskIncrementTick+0x140>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d004      	beq.n	80047b8 <xTaskIncrementTick+0x3c>
 80047ae:	4944      	ldr	r1, [pc, #272]	; (80048c0 <xTaskIncrementTick+0x144>)
 80047b0:	f640 20bc 	movw	r0, #2748	; 0xabc
 80047b4:	f7fc f81a 	bl	80007ec <vAssertCalled>
 80047b8:	4b40      	ldr	r3, [pc, #256]	; (80048bc <xTaskIncrementTick+0x140>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	4b41      	ldr	r3, [pc, #260]	; (80048c4 <xTaskIncrementTick+0x148>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a3e      	ldr	r2, [pc, #248]	; (80048bc <xTaskIncrementTick+0x140>)
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	4a3f      	ldr	r2, [pc, #252]	; (80048c4 <xTaskIncrementTick+0x148>)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	4b3e      	ldr	r3, [pc, #248]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3301      	adds	r3, #1
 80047d2:	4a3d      	ldr	r2, [pc, #244]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	f000 fac9 	bl	8004d6c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80047da:	4b3c      	ldr	r3, [pc, #240]	; (80048cc <xTaskIncrementTick+0x150>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d348      	bcc.n	8004876 <xTaskIncrementTick+0xfa>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047e4:	4b35      	ldr	r3, [pc, #212]	; (80048bc <xTaskIncrementTick+0x140>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d104      	bne.n	80047f8 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ee:	4b37      	ldr	r3, [pc, #220]	; (80048cc <xTaskIncrementTick+0x150>)
 80047f0:	f04f 32ff 	mov.w	r2, #4294967295
 80047f4:	601a      	str	r2, [r3, #0]
                    break;
 80047f6:	e03e      	b.n	8004876 <xTaskIncrementTick+0xfa>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047f8:	4b30      	ldr	r3, [pc, #192]	; (80048bc <xTaskIncrementTick+0x140>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	429a      	cmp	r2, r3
 800480e:	d203      	bcs.n	8004818 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004810:	4a2e      	ldr	r2, [pc, #184]	; (80048cc <xTaskIncrementTick+0x150>)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004816:	e02e      	b.n	8004876 <xTaskIncrementTick+0xfa>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	3304      	adds	r3, #4
 800481c:	4618      	mov	r0, r3
 800481e:	f7fe ffcb 	bl	80037b8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d004      	beq.n	8004834 <xTaskIncrementTick+0xb8>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	3318      	adds	r3, #24
 800482e:	4618      	mov	r0, r3
 8004830:	f7fe ffc2 	bl	80037b8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004838:	2201      	movs	r2, #1
 800483a:	409a      	lsls	r2, r3
 800483c:	4b24      	ldr	r3, [pc, #144]	; (80048d0 <xTaskIncrementTick+0x154>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4313      	orrs	r3, r2
 8004842:	4a23      	ldr	r2, [pc, #140]	; (80048d0 <xTaskIncrementTick+0x154>)
 8004844:	6013      	str	r3, [r2, #0]
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484a:	4613      	mov	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	4413      	add	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4a20      	ldr	r2, [pc, #128]	; (80048d4 <xTaskIncrementTick+0x158>)
 8004854:	441a      	add	r2, r3
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	3304      	adds	r3, #4
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f7fe ff4e 	bl	80036fe <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004866:	4b1c      	ldr	r3, [pc, #112]	; (80048d8 <xTaskIncrementTick+0x15c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486c:	429a      	cmp	r2, r3
 800486e:	d3b9      	bcc.n	80047e4 <xTaskIncrementTick+0x68>
                            {
                                xSwitchRequired = pdTRUE;
 8004870:	2301      	movs	r3, #1
 8004872:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004874:	e7b6      	b.n	80047e4 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004876:	4b18      	ldr	r3, [pc, #96]	; (80048d8 <xTaskIncrementTick+0x15c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487c:	4915      	ldr	r1, [pc, #84]	; (80048d4 <xTaskIncrementTick+0x158>)
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d901      	bls.n	8004892 <xTaskIncrementTick+0x116>
                {
                    xSwitchRequired = pdTRUE;
 800488e:	2301      	movs	r3, #1
 8004890:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004892:	4b12      	ldr	r3, [pc, #72]	; (80048dc <xTaskIncrementTick+0x160>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <xTaskIncrementTick+0x12e>
                {
                    xSwitchRequired = pdTRUE;
 800489a:	2301      	movs	r3, #1
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	e004      	b.n	80048aa <xTaskIncrementTick+0x12e>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80048a0:	4b0f      	ldr	r3, [pc, #60]	; (80048e0 <xTaskIncrementTick+0x164>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	3301      	adds	r3, #1
 80048a6:	4a0e      	ldr	r2, [pc, #56]	; (80048e0 <xTaskIncrementTick+0x164>)
 80048a8:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80048aa:	697b      	ldr	r3, [r7, #20]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	200005d0 	.word	0x200005d0
 80048b8:	200005ac 	.word	0x200005ac
 80048bc:	20000560 	.word	0x20000560
 80048c0:	080081a0 	.word	0x080081a0
 80048c4:	20000564 	.word	0x20000564
 80048c8:	200005c0 	.word	0x200005c0
 80048cc:	200005c8 	.word	0x200005c8
 80048d0:	200005b0 	.word	0x200005b0
 80048d4:	200002b8 	.word	0x200002b8
 80048d8:	200002b4 	.word	0x200002b4
 80048dc:	200005bc 	.word	0x200005bc
 80048e0:	200005b8 	.word	0x200005b8

080048e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048ea:	4b39      	ldr	r3, [pc, #228]	; (80049d0 <vTaskSwitchContext+0xec>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80048f2:	4b38      	ldr	r3, [pc, #224]	; (80049d4 <vTaskSwitchContext+0xf0>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80048f8:	e065      	b.n	80049c6 <vTaskSwitchContext+0xe2>
        xYieldPending = pdFALSE;
 80048fa:	4b36      	ldr	r3, [pc, #216]	; (80049d4 <vTaskSwitchContext+0xf0>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
 8004900:	4b35      	ldr	r3, [pc, #212]	; (80049d8 <vTaskSwitchContext+0xf4>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800490c:	613b      	str	r3, [r7, #16]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	429a      	cmp	r2, r3
 8004916:	d111      	bne.n	800493c <vTaskSwitchContext+0x58>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3304      	adds	r3, #4
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	429a      	cmp	r2, r3
 8004922:	d10b      	bne.n	800493c <vTaskSwitchContext+0x58>
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	3308      	adds	r3, #8
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	429a      	cmp	r2, r3
 800492e:	d105      	bne.n	800493c <vTaskSwitchContext+0x58>
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	330c      	adds	r3, #12
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	429a      	cmp	r2, r3
 800493a:	d008      	beq.n	800494e <vTaskSwitchContext+0x6a>
 800493c:	4b26      	ldr	r3, [pc, #152]	; (80049d8 <vTaskSwitchContext+0xf4>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4b25      	ldr	r3, [pc, #148]	; (80049d8 <vTaskSwitchContext+0xf4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3334      	adds	r3, #52	; 0x34
 8004946:	4619      	mov	r1, r3
 8004948:	4610      	mov	r0, r2
 800494a:	f7fb ff8d 	bl	8000868 <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800494e:	4b23      	ldr	r3, [pc, #140]	; (80049dc <vTaskSwitchContext+0xf8>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	fab3 f383 	clz	r3, r3
 800495a:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	f1c3 031f 	rsb	r3, r3, #31
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	491e      	ldr	r1, [pc, #120]	; (80049e0 <vTaskSwitchContext+0xfc>)
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d104      	bne.n	8004982 <vTaskSwitchContext+0x9e>
 8004978:	491a      	ldr	r1, [pc, #104]	; (80049e4 <vTaskSwitchContext+0x100>)
 800497a:	f640 30f7 	movw	r0, #3063	; 0xbf7
 800497e:	f7fb ff35 	bl	80007ec <vAssertCalled>
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	4613      	mov	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4a14      	ldr	r2, [pc, #80]	; (80049e0 <vTaskSwitchContext+0xfc>)
 800498e:	4413      	add	r3, r2
 8004990:	60bb      	str	r3, [r7, #8]
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	605a      	str	r2, [r3, #4]
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	3308      	adds	r3, #8
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d104      	bne.n	80049b2 <vTaskSwitchContext+0xce>
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	605a      	str	r2, [r3, #4]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	4a07      	ldr	r2, [pc, #28]	; (80049d8 <vTaskSwitchContext+0xf4>)
 80049ba:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <vTaskSwitchContext+0xf4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3364      	adds	r3, #100	; 0x64
 80049c2:	4a09      	ldr	r2, [pc, #36]	; (80049e8 <vTaskSwitchContext+0x104>)
 80049c4:	6013      	str	r3, [r2, #0]
}
 80049c6:	bf00      	nop
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	200005d0 	.word	0x200005d0
 80049d4:	200005bc 	.word	0x200005bc
 80049d8:	200002b4 	.word	0x200002b4
 80049dc:	200005b0 	.word	0x200005b0
 80049e0:	200002b8 	.word	0x200002b8
 80049e4:	080081a0 	.word	0x080081a0
 80049e8:	2000003c 	.word	0x2000003c

080049ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d104      	bne.n	8004a06 <vTaskPlaceOnEventList+0x1a>
 80049fc:	4909      	ldr	r1, [pc, #36]	; (8004a24 <vTaskPlaceOnEventList+0x38>)
 80049fe:	f640 4011 	movw	r0, #3089	; 0xc11
 8004a02:	f7fb fef3 	bl	80007ec <vAssertCalled>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a06:	4b08      	ldr	r3, [pc, #32]	; (8004a28 <vTaskPlaceOnEventList+0x3c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	3318      	adds	r3, #24
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fe fe99 	bl	8003746 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a14:	2101      	movs	r1, #1
 8004a16:	6838      	ldr	r0, [r7, #0]
 8004a18:	f000 faf0 	bl	8004ffc <prvAddCurrentTaskToDelayedList>
}
 8004a1c:	bf00      	nop
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	080081a0 	.word	0x080081a0
 8004a28:	200002b4 	.word	0x200002b4

08004a2c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d104      	bne.n	8004a48 <vTaskPlaceOnEventListRestricted+0x1c>
 8004a3e:	490d      	ldr	r1, [pc, #52]	; (8004a74 <vTaskPlaceOnEventListRestricted+0x48>)
 8004a40:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 8004a44:	f7fb fed2 	bl	80007ec <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a48:	4b0b      	ldr	r3, [pc, #44]	; (8004a78 <vTaskPlaceOnEventListRestricted+0x4c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	3318      	adds	r3, #24
 8004a4e:	4619      	mov	r1, r3
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f7fe fe54 	bl	80036fe <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d002      	beq.n	8004a62 <vTaskPlaceOnEventListRestricted+0x36>
        {
            xTicksToWait = portMAX_DELAY;
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a60:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	68b8      	ldr	r0, [r7, #8]
 8004a66:	f000 fac9 	bl	8004ffc <prvAddCurrentTaskToDelayedList>
    }
 8004a6a:	bf00      	nop
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	080081a0 	.word	0x080081a0
 8004a78:	200002b4 	.word	0x200002b4

08004a7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	60bb      	str	r3, [r7, #8]
    configASSERT( pxUnblockedTCB );
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d104      	bne.n	8004a9c <xTaskRemoveFromEventList+0x20>
 8004a92:	4922      	ldr	r1, [pc, #136]	; (8004b1c <xTaskRemoveFromEventList+0xa0>)
 8004a94:	f44f 6047 	mov.w	r0, #3184	; 0xc70
 8004a98:	f7fb fea8 	bl	80007ec <vAssertCalled>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	3318      	adds	r3, #24
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7fe fe89 	bl	80037b8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004aa6:	4b1e      	ldr	r3, [pc, #120]	; (8004b20 <xTaskRemoveFromEventList+0xa4>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d11c      	bne.n	8004ae8 <xTaskRemoveFromEventList+0x6c>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fe fe80 	bl	80037b8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abc:	2201      	movs	r2, #1
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	4b18      	ldr	r3, [pc, #96]	; (8004b24 <xTaskRemoveFromEventList+0xa8>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	4a17      	ldr	r2, [pc, #92]	; (8004b24 <xTaskRemoveFromEventList+0xa8>)
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4a14      	ldr	r2, [pc, #80]	; (8004b28 <xTaskRemoveFromEventList+0xac>)
 8004ad8:	441a      	add	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	3304      	adds	r3, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f7fe fe0c 	bl	80036fe <vListInsertEnd>
 8004ae6:	e005      	b.n	8004af4 <xTaskRemoveFromEventList+0x78>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	3318      	adds	r3, #24
 8004aec:	4619      	mov	r1, r3
 8004aee:	480f      	ldr	r0, [pc, #60]	; (8004b2c <xTaskRemoveFromEventList+0xb0>)
 8004af0:	f7fe fe05 	bl	80036fe <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af8:	4b0d      	ldr	r3, [pc, #52]	; (8004b30 <xTaskRemoveFromEventList+0xb4>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d905      	bls.n	8004b0e <xTaskRemoveFromEventList+0x92>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004b02:	2301      	movs	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004b06:	4b0b      	ldr	r3, [pc, #44]	; (8004b34 <xTaskRemoveFromEventList+0xb8>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	e001      	b.n	8004b12 <xTaskRemoveFromEventList+0x96>
    }
    else
    {
        xReturn = pdFALSE;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8004b12:	68fb      	ldr	r3, [r7, #12]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	080081a0 	.word	0x080081a0
 8004b20:	200005d0 	.word	0x200005d0
 8004b24:	200005b0 	.word	0x200005b0
 8004b28:	200002b8 	.word	0x200002b8
 8004b2c:	20000568 	.word	0x20000568
 8004b30:	200002b4 	.word	0x200002b4
 8004b34:	200005bc 	.word	0x200005bc

08004b38 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004b40:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <vTaskInternalSetTimeOutState+0x24>)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004b48:	4b05      	ldr	r3, [pc, #20]	; (8004b60 <vTaskInternalSetTimeOutState+0x28>)
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	605a      	str	r2, [r3, #4]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	200005c0 	.word	0x200005c0
 8004b60:	200005ac 	.word	0x200005ac

08004b64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d104      	bne.n	8004b7e <xTaskCheckForTimeOut+0x1a>
 8004b74:	4926      	ldr	r1, [pc, #152]	; (8004c10 <xTaskCheckForTimeOut+0xac>)
 8004b76:	f640 40eb 	movw	r0, #3307	; 0xceb
 8004b7a:	f7fb fe37 	bl	80007ec <vAssertCalled>
    configASSERT( pxTicksToWait );
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d104      	bne.n	8004b8e <xTaskCheckForTimeOut+0x2a>
 8004b84:	4922      	ldr	r1, [pc, #136]	; (8004c10 <xTaskCheckForTimeOut+0xac>)
 8004b86:	f640 40ec 	movw	r0, #3308	; 0xcec
 8004b8a:	f7fb fe2f 	bl	80007ec <vAssertCalled>

    taskENTER_CRITICAL();
 8004b8e:	f001 f883 	bl	8005c98 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004b92:	4b20      	ldr	r3, [pc, #128]	; (8004c14 <xTaskCheckForTimeOut+0xb0>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d102      	bne.n	8004bb2 <xTaskCheckForTimeOut+0x4e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004bac:	2300      	movs	r3, #0
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	e026      	b.n	8004c00 <xTaskCheckForTimeOut+0x9c>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	4b18      	ldr	r3, [pc, #96]	; (8004c18 <xTaskCheckForTimeOut+0xb4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d00a      	beq.n	8004bd4 <xTaskCheckForTimeOut+0x70>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d305      	bcc.n	8004bd4 <xTaskCheckForTimeOut+0x70>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	e015      	b.n	8004c00 <xTaskCheckForTimeOut+0x9c>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d20b      	bcs.n	8004bf6 <xTaskCheckForTimeOut+0x92>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	1ad2      	subs	r2, r2, r3
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ffa4 	bl	8004b38 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	e004      	b.n	8004c00 <xTaskCheckForTimeOut+0x9c>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004c00:	f001 f876 	bl	8005cf0 <vPortExitCritical>

    return xReturn;
 8004c04:	697b      	ldr	r3, [r7, #20]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3718      	adds	r7, #24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	080081a0 	.word	0x080081a0
 8004c14:	200005ac 	.word	0x200005ac
 8004c18:	200005c0 	.word	0x200005c0

08004c1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004c20:	4b03      	ldr	r3, [pc, #12]	; (8004c30 <vTaskMissedYield+0x14>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	601a      	str	r2, [r3, #0]
}
 8004c26:	bf00      	nop
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	200005bc 	.word	0x200005bc

08004c34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004c3c:	f000 f854 	bl	8004ce8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c40:	4b07      	ldr	r3, [pc, #28]	; (8004c60 <prvIdleTask+0x2c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d907      	bls.n	8004c58 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8004c48:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <prvIdleTask+0x30>)
 8004c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c4e:	601a      	str	r2, [r3, #0]
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8004c58:	f7fb fe0c 	bl	8000874 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8004c5c:	e7ee      	b.n	8004c3c <prvIdleTask+0x8>
 8004c5e:	bf00      	nop
 8004c60:	200002b8 	.word	0x200002b8
 8004c64:	e000ed04 	.word	0xe000ed04

08004c68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c6e:	2300      	movs	r3, #0
 8004c70:	607b      	str	r3, [r7, #4]
 8004c72:	e00c      	b.n	8004c8e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4413      	add	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4a12      	ldr	r2, [pc, #72]	; (8004cc8 <prvInitialiseTaskLists+0x60>)
 8004c80:	4413      	add	r3, r2
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fe fd0e 	bl	80036a4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	607b      	str	r3, [r7, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b1f      	cmp	r3, #31
 8004c92:	d9ef      	bls.n	8004c74 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004c94:	480d      	ldr	r0, [pc, #52]	; (8004ccc <prvInitialiseTaskLists+0x64>)
 8004c96:	f7fe fd05 	bl	80036a4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004c9a:	480d      	ldr	r0, [pc, #52]	; (8004cd0 <prvInitialiseTaskLists+0x68>)
 8004c9c:	f7fe fd02 	bl	80036a4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004ca0:	480c      	ldr	r0, [pc, #48]	; (8004cd4 <prvInitialiseTaskLists+0x6c>)
 8004ca2:	f7fe fcff 	bl	80036a4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004ca6:	480c      	ldr	r0, [pc, #48]	; (8004cd8 <prvInitialiseTaskLists+0x70>)
 8004ca8:	f7fe fcfc 	bl	80036a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004cac:	480b      	ldr	r0, [pc, #44]	; (8004cdc <prvInitialiseTaskLists+0x74>)
 8004cae:	f7fe fcf9 	bl	80036a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <prvInitialiseTaskLists+0x78>)
 8004cb4:	4a05      	ldr	r2, [pc, #20]	; (8004ccc <prvInitialiseTaskLists+0x64>)
 8004cb6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <prvInitialiseTaskLists+0x7c>)
 8004cba:	4a05      	ldr	r2, [pc, #20]	; (8004cd0 <prvInitialiseTaskLists+0x68>)
 8004cbc:	601a      	str	r2, [r3, #0]
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	200002b8 	.word	0x200002b8
 8004ccc:	20000538 	.word	0x20000538
 8004cd0:	2000054c 	.word	0x2000054c
 8004cd4:	20000568 	.word	0x20000568
 8004cd8:	2000057c 	.word	0x2000057c
 8004cdc:	20000594 	.word	0x20000594
 8004ce0:	20000560 	.word	0x20000560
 8004ce4:	20000564 	.word	0x20000564

08004ce8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cee:	e019      	b.n	8004d24 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004cf0:	f000 ffd2 	bl	8005c98 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cf4:	4b0f      	ldr	r3, [pc, #60]	; (8004d34 <prvCheckTasksWaitingTermination+0x4c>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3304      	adds	r3, #4
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fe fd59 	bl	80037b8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004d06:	4b0c      	ldr	r3, [pc, #48]	; (8004d38 <prvCheckTasksWaitingTermination+0x50>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	; (8004d38 <prvCheckTasksWaitingTermination+0x50>)
 8004d0e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004d10:	4b0a      	ldr	r3, [pc, #40]	; (8004d3c <prvCheckTasksWaitingTermination+0x54>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	4a09      	ldr	r2, [pc, #36]	; (8004d3c <prvCheckTasksWaitingTermination+0x54>)
 8004d18:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8004d1a:	f000 ffe9 	bl	8005cf0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f80e 	bl	8004d40 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d24:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <prvCheckTasksWaitingTermination+0x54>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1e1      	bne.n	8004cf0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004d2c:	bf00      	nop
 8004d2e:	3708      	adds	r7, #8
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	2000057c 	.word	0x2000057c
 8004d38:	200005a8 	.word	0x200005a8
 8004d3c:	20000590 	.word	0x20000590

08004d40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3364      	adds	r3, #100	; 0x64
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f001 fe11 	bl	8006974 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fd84 	bl	8005864 <vPortFree>
                vPortFree( pxTCB );
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fd81 	bl	8005864 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004d62:	bf00      	nop
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d70:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <prvResetNextTaskUnblockTime+0x30>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d104      	bne.n	8004d84 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004d7a:	4b09      	ldr	r3, [pc, #36]	; (8004da0 <prvResetNextTaskUnblockTime+0x34>)
 8004d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d80:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004d82:	e005      	b.n	8004d90 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d84:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <prvResetNextTaskUnblockTime+0x30>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a04      	ldr	r2, [pc, #16]	; (8004da0 <prvResetNextTaskUnblockTime+0x34>)
 8004d8e:	6013      	str	r3, [r2, #0]
}
 8004d90:	bf00      	nop
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	20000560 	.word	0x20000560
 8004da0:	200005c8 	.word	0x200005c8

08004da4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004daa:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <xTaskGetSchedulerState+0x34>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d102      	bne.n	8004db8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004db2:	2301      	movs	r3, #1
 8004db4:	607b      	str	r3, [r7, #4]
 8004db6:	e008      	b.n	8004dca <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db8:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <xTaskGetSchedulerState+0x38>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d102      	bne.n	8004dc6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	607b      	str	r3, [r7, #4]
 8004dc4:	e001      	b.n	8004dca <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004dca:	687b      	ldr	r3, [r7, #4]
    }
 8004dcc:	4618      	mov	r0, r3
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	200005b4 	.word	0x200005b4
 8004ddc:	200005d0 	.word	0x200005d0

08004de0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8004dec:	2300      	movs	r3, #0
 8004dee:	60fb      	str	r3, [r7, #12]

        if( pxMutexHolder != NULL )
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d057      	beq.n	8004ea6 <xTaskPriorityDisinherit+0xc6>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004df6:	4b2e      	ldr	r3, [pc, #184]	; (8004eb0 <xTaskPriorityDisinherit+0xd0>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d004      	beq.n	8004e0a <xTaskPriorityDisinherit+0x2a>
 8004e00:	492c      	ldr	r1, [pc, #176]	; (8004eb4 <xTaskPriorityDisinherit+0xd4>)
 8004e02:	f241 003d 	movw	r0, #4157	; 0x103d
 8004e06:	f7fb fcf1 	bl	80007ec <vAssertCalled>
            configASSERT( pxTCB->uxMutexesHeld );
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d104      	bne.n	8004e1c <xTaskPriorityDisinherit+0x3c>
 8004e12:	4928      	ldr	r1, [pc, #160]	; (8004eb4 <xTaskPriorityDisinherit+0xd4>)
 8004e14:	f241 003e 	movw	r0, #4158	; 0x103e
 8004e18:	f7fb fce8 	bl	80007ec <vAssertCalled>
            ( pxTCB->uxMutexesHeld )--;
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e20:	1e5a      	subs	r2, r3, #1
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	661a      	str	r2, [r3, #96]	; 0x60

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d039      	beq.n	8004ea6 <xTaskPriorityDisinherit+0xc6>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d135      	bne.n	8004ea6 <xTaskPriorityDisinherit+0xc6>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fe fcba 	bl	80037b8 <uxListRemove>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <xTaskPriorityDisinherit+0x80>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4e:	2201      	movs	r2, #1
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	43da      	mvns	r2, r3
 8004e56:	4b18      	ldr	r3, [pc, #96]	; (8004eb8 <xTaskPriorityDisinherit+0xd8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	4a16      	ldr	r2, [pc, #88]	; (8004eb8 <xTaskPriorityDisinherit+0xd8>)
 8004e5e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6c:	f1c3 0220 	rsb	r2, r3, #32
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e78:	2201      	movs	r2, #1
 8004e7a:	409a      	lsls	r2, r3
 8004e7c:	4b0e      	ldr	r3, [pc, #56]	; (8004eb8 <xTaskPriorityDisinherit+0xd8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	4a0d      	ldr	r2, [pc, #52]	; (8004eb8 <xTaskPriorityDisinherit+0xd8>)
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	4413      	add	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <xTaskPriorityDisinherit+0xdc>)
 8004e94:	441a      	add	r2, r3
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	f7fe fc2e 	bl	80036fe <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
    }
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	200002b4 	.word	0x200002b4
 8004eb4:	080081a0 	.word	0x080081a0
 8004eb8:	200005b0 	.word	0x200005b0
 8004ebc:	200002b8 	.word	0x200002b8

08004ec0 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08a      	sub	sp, #40	; 0x28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d104      	bne.n	8004edc <vTaskGenericNotifyGiveFromISR+0x1c>
 8004ed2:	4943      	ldr	r1, [pc, #268]	; (8004fe0 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004ed4:	f241 30f8 	movw	r0, #5112	; 0x13f8
 8004ed8:	f7fb fc88 	bl	80007ec <vAssertCalled>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d004      	beq.n	8004eec <vTaskGenericNotifyGiveFromISR+0x2c>
 8004ee2:	493f      	ldr	r1, [pc, #252]	; (8004fe0 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004ee4:	f241 30f9 	movw	r0, #5113	; 0x13f9
 8004ee8:	f7fb fc80 	bl	80007ec <vAssertCalled>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004eec:	f000 ffae 	bl	8005e4c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	627b      	str	r3, [r7, #36]	; 0x24
        __asm volatile
 8004ef4:	f3ef 8211 	mrs	r2, BASEPRI
 8004ef8:	f04f 0340 	mov.w	r3, #64	; 0x40
 8004efc:	b672      	cpsid	i
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	b662      	cpsie	i
 8004f0c:	61ba      	str	r2, [r7, #24]
 8004f0e:	617b      	str	r3, [r7, #20]
        return ulOriginalBASEPRI;
 8004f10:	69bb      	ldr	r3, [r7, #24]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f12:	623b      	str	r3, [r7, #32]
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4413      	add	r3, r2
 8004f1a:	33c8      	adds	r3, #200	; 0xc8
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	77fb      	strb	r3, [r7, #31]
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	4413      	add	r3, r2
 8004f26:	33c8      	adds	r3, #200	; 0xc8
 8004f28:	2202      	movs	r2, #2
 8004f2a:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	3330      	adds	r3, #48	; 0x30
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	3330      	adds	r3, #48	; 0x30
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	440b      	add	r3, r1
 8004f44:	605a      	str	r2, [r3, #4]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004f46:	7ffb      	ldrb	r3, [r7, #31]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d13f      	bne.n	8004fcc <vTaskGenericNotifyGiveFromISR+0x10c>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d004      	beq.n	8004f5e <vTaskGenericNotifyGiveFromISR+0x9e>
 8004f54:	4922      	ldr	r1, [pc, #136]	; (8004fe0 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004f56:	f241 401f 	movw	r0, #5151	; 0x141f
 8004f5a:	f7fb fc47 	bl	80007ec <vAssertCalled>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f5e:	4b21      	ldr	r3, [pc, #132]	; (8004fe4 <vTaskGenericNotifyGiveFromISR+0x124>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d11c      	bne.n	8004fa0 <vTaskGenericNotifyGiveFromISR+0xe0>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	3304      	adds	r3, #4
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fe fc24 	bl	80037b8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f74:	2201      	movs	r2, #1
 8004f76:	409a      	lsls	r2, r3
 8004f78:	4b1b      	ldr	r3, [pc, #108]	; (8004fe8 <vTaskGenericNotifyGiveFromISR+0x128>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	4a1a      	ldr	r2, [pc, #104]	; (8004fe8 <vTaskGenericNotifyGiveFromISR+0x128>)
 8004f80:	6013      	str	r3, [r2, #0]
 8004f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f86:	4613      	mov	r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4413      	add	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4a17      	ldr	r2, [pc, #92]	; (8004fec <vTaskGenericNotifyGiveFromISR+0x12c>)
 8004f90:	441a      	add	r2, r3
 8004f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f94:	3304      	adds	r3, #4
 8004f96:	4619      	mov	r1, r3
 8004f98:	4610      	mov	r0, r2
 8004f9a:	f7fe fbb0 	bl	80036fe <vListInsertEnd>
 8004f9e:	e005      	b.n	8004fac <vTaskGenericNotifyGiveFromISR+0xec>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	3318      	adds	r3, #24
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4812      	ldr	r0, [pc, #72]	; (8004ff0 <vTaskGenericNotifyGiveFromISR+0x130>)
 8004fa8:	f7fe fba9 	bl	80036fe <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb0:	4b10      	ldr	r3, [pc, #64]	; (8004ff4 <vTaskGenericNotifyGiveFromISR+0x134>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d908      	bls.n	8004fcc <vTaskGenericNotifyGiveFromISR+0x10c>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <vTaskGenericNotifyGiveFromISR+0x106>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8004fc6:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <vTaskGenericNotifyGiveFromISR+0x138>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	613b      	str	r3, [r7, #16]
        __asm volatile
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f383 8811 	msr	BASEPRI, r3
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 8004fd6:	bf00      	nop
 8004fd8:	3728      	adds	r7, #40	; 0x28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	080081a0 	.word	0x080081a0
 8004fe4:	200005d0 	.word	0x200005d0
 8004fe8:	200005b0 	.word	0x200005b0
 8004fec:	200002b8 	.word	0x200002b8
 8004ff0:	20000568 	.word	0x20000568
 8004ff4:	200002b4 	.word	0x200002b4
 8004ff8:	200005bc 	.word	0x200005bc

08004ffc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005006:	4b29      	ldr	r3, [pc, #164]	; (80050ac <prvAddCurrentTaskToDelayedList+0xb0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800500c:	4b28      	ldr	r3, [pc, #160]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3304      	adds	r3, #4
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe fbd0 	bl	80037b8 <uxListRemove>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10b      	bne.n	8005036 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800501e:	4b24      	ldr	r3, [pc, #144]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	2201      	movs	r2, #1
 8005026:	fa02 f303 	lsl.w	r3, r2, r3
 800502a:	43da      	mvns	r2, r3
 800502c:	4b21      	ldr	r3, [pc, #132]	; (80050b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4013      	ands	r3, r2
 8005032:	4a20      	ldr	r2, [pc, #128]	; (80050b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005034:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503c:	d10a      	bne.n	8005054 <prvAddCurrentTaskToDelayedList+0x58>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005044:	4b1a      	ldr	r3, [pc, #104]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3304      	adds	r3, #4
 800504a:	4619      	mov	r1, r3
 800504c:	481a      	ldr	r0, [pc, #104]	; (80050b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800504e:	f7fe fb56 	bl	80036fe <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005052:	e026      	b.n	80050a2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4413      	add	r3, r2
 800505a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800505c:	4b14      	ldr	r3, [pc, #80]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	429a      	cmp	r2, r3
 800506a:	d209      	bcs.n	8005080 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800506c:	4b13      	ldr	r3, [pc, #76]	; (80050bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b0f      	ldr	r3, [pc, #60]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3304      	adds	r3, #4
 8005076:	4619      	mov	r1, r3
 8005078:	4610      	mov	r0, r2
 800507a:	f7fe fb64 	bl	8003746 <vListInsert>
}
 800507e:	e010      	b.n	80050a2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005080:	4b0f      	ldr	r3, [pc, #60]	; (80050c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	4b0a      	ldr	r3, [pc, #40]	; (80050b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3304      	adds	r3, #4
 800508a:	4619      	mov	r1, r3
 800508c:	4610      	mov	r0, r2
 800508e:	f7fe fb5a 	bl	8003746 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005092:	4b0c      	ldr	r3, [pc, #48]	; (80050c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	429a      	cmp	r2, r3
 800509a:	d202      	bcs.n	80050a2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 800509c:	4a09      	ldr	r2, [pc, #36]	; (80050c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	6013      	str	r3, [r2, #0]
}
 80050a2:	bf00      	nop
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	200005ac 	.word	0x200005ac
 80050b0:	200002b4 	.word	0x200002b4
 80050b4:	200005b0 	.word	0x200005b0
 80050b8:	20000594 	.word	0x20000594
 80050bc:	20000564 	.word	0x20000564
 80050c0:	20000560 	.word	0x20000560
 80050c4:	200005c8 	.word	0x200005c8

080050c8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80050ce:	2300      	movs	r3, #0
 80050d0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80050d2:	f000 fad3 	bl	800567c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80050d6:	4b0e      	ldr	r3, [pc, #56]	; (8005110 <xTimerCreateTimerTask+0x48>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00b      	beq.n	80050f6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80050de:	4b0d      	ldr	r3, [pc, #52]	; (8005114 <xTimerCreateTimerTask+0x4c>)
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	231f      	movs	r3, #31
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	2300      	movs	r3, #0
 80050e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80050ec:	490a      	ldr	r1, [pc, #40]	; (8005118 <xTimerCreateTimerTask+0x50>)
 80050ee:	480b      	ldr	r0, [pc, #44]	; (800511c <xTimerCreateTimerTask+0x54>)
 80050f0:	f7ff f8ae 	bl	8004250 <xTaskCreate>
 80050f4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d104      	bne.n	8005106 <xTimerCreateTimerTask+0x3e>
 80050fc:	4908      	ldr	r1, [pc, #32]	; (8005120 <xTimerCreateTimerTask+0x58>)
 80050fe:	f240 100d 	movw	r0, #269	; 0x10d
 8005102:	f7fb fb73 	bl	80007ec <vAssertCalled>
        return xReturn;
 8005106:	687b      	ldr	r3, [r7, #4]
    }
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000604 	.word	0x20000604
 8005114:	20000608 	.word	0x20000608
 8005118:	080081dc 	.word	0x080081dc
 800511c:	0800524d 	.word	0x0800524d
 8005120:	080081e4 	.word	0x080081e4

08005124 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8005124:	b580      	push	{r7, lr}
 8005126:	b08a      	sub	sp, #40	; 0x28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8005132:	2300      	movs	r3, #0
 8005134:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d104      	bne.n	8005146 <xTimerGenericCommand+0x22>
 800513c:	491c      	ldr	r1, [pc, #112]	; (80051b0 <xTimerGenericCommand+0x8c>)
 800513e:	f44f 70c1 	mov.w	r0, #386	; 0x182
 8005142:	f7fb fb53 	bl	80007ec <vAssertCalled>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8005146:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <xTimerGenericCommand+0x90>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d02a      	beq.n	80051a4 <xTimerGenericCommand+0x80>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	2b05      	cmp	r3, #5
 800515e:	dc18      	bgt.n	8005192 <xTimerGenericCommand+0x6e>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005160:	f7ff fe20 	bl	8004da4 <xTaskGetSchedulerState>
 8005164:	4603      	mov	r3, r0
 8005166:	2b02      	cmp	r3, #2
 8005168:	d109      	bne.n	800517e <xTimerGenericCommand+0x5a>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800516a:	4b12      	ldr	r3, [pc, #72]	; (80051b4 <xTimerGenericCommand+0x90>)
 800516c:	6818      	ldr	r0, [r3, #0]
 800516e:	f107 0114 	add.w	r1, r7, #20
 8005172:	2300      	movs	r3, #0
 8005174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005176:	f7fe fc19 	bl	80039ac <xQueueGenericSend>
 800517a:	6278      	str	r0, [r7, #36]	; 0x24
 800517c:	e012      	b.n	80051a4 <xTimerGenericCommand+0x80>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800517e:	4b0d      	ldr	r3, [pc, #52]	; (80051b4 <xTimerGenericCommand+0x90>)
 8005180:	6818      	ldr	r0, [r3, #0]
 8005182:	f107 0114 	add.w	r1, r7, #20
 8005186:	2300      	movs	r3, #0
 8005188:	2200      	movs	r2, #0
 800518a:	f7fe fc0f 	bl	80039ac <xQueueGenericSend>
 800518e:	6278      	str	r0, [r7, #36]	; 0x24
 8005190:	e008      	b.n	80051a4 <xTimerGenericCommand+0x80>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005192:	4b08      	ldr	r3, [pc, #32]	; (80051b4 <xTimerGenericCommand+0x90>)
 8005194:	6818      	ldr	r0, [r3, #0]
 8005196:	f107 0114 	add.w	r1, r7, #20
 800519a:	2300      	movs	r3, #0
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	f7fe fd09 	bl	8003bb4 <xQueueGenericSendFromISR>
 80051a2:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80051a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80051a6:	4618      	mov	r0, r3
 80051a8:	3728      	adds	r7, #40	; 0x28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	080081e4 	.word	0x080081e4
 80051b4:	20000604 	.word	0x20000604

080051b8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af02      	add	r7, sp, #8
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051c2:	4b20      	ldr	r3, [pc, #128]	; (8005244 <prvProcessExpiredTimer+0x8c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7fe faf1 	bl	80037b8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d01d      	beq.n	8005220 <prvProcessExpiredTimer+0x68>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	699a      	ldr	r2, [r3, #24]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	18d1      	adds	r1, r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	683a      	ldr	r2, [r7, #0]
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f8cf 	bl	8005394 <prvInsertTimerInActiveList>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d01a      	beq.n	8005232 <prvProcessExpiredTimer+0x7a>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051fc:	2300      	movs	r3, #0
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	2300      	movs	r3, #0
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	2100      	movs	r1, #0
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7ff ff8c 	bl	8005124 <xTimerGenericCommand>
 800520c:	60b8      	str	r0, [r7, #8]
                configASSERT( xResult );
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10e      	bne.n	8005232 <prvProcessExpiredTimer+0x7a>
 8005214:	490c      	ldr	r1, [pc, #48]	; (8005248 <prvProcessExpiredTimer+0x90>)
 8005216:	f44f 7005 	mov.w	r0, #532	; 0x214
 800521a:	f7fb fae7 	bl	80007ec <vAssertCalled>
 800521e:	e008      	b.n	8005232 <prvProcessExpiredTimer+0x7a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005226:	f023 0301 	bic.w	r3, r3, #1
 800522a:	b2da      	uxtb	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	4798      	blx	r3
    }
 800523a:	bf00      	nop
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200005fc 	.word	0x200005fc
 8005248:	080081e4 	.word	0x080081e4

0800524c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005254:	f107 0308 	add.w	r3, r7, #8
 8005258:	4618      	mov	r0, r3
 800525a:	f000 f857 	bl	800530c <prvGetNextExpireTime>
 800525e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4619      	mov	r1, r3
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f803 	bl	8005270 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800526a:	f000 f8d5 	bl	8005418 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800526e:	e7f1      	b.n	8005254 <prvTimerTask+0x8>

08005270 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800527a:	f7ff f9c9 	bl	8004610 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800527e:	f107 0308 	add.w	r3, r7, #8
 8005282:	4618      	mov	r0, r3
 8005284:	f000 f866 	bl	8005354 <prvSampleTimeNow>
 8005288:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d130      	bne.n	80052f2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10a      	bne.n	80052ac <prvProcessTimerOrBlockTask+0x3c>
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	429a      	cmp	r2, r3
 800529c:	d806      	bhi.n	80052ac <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800529e:	f7ff f9c5 	bl	800462c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80052a2:	68f9      	ldr	r1, [r7, #12]
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff ff87 	bl	80051b8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80052aa:	e024      	b.n	80052f6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d008      	beq.n	80052c4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80052b2:	4b13      	ldr	r3, [pc, #76]	; (8005300 <prvProcessTimerOrBlockTask+0x90>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <prvProcessTimerOrBlockTask+0x50>
 80052bc:	2301      	movs	r3, #1
 80052be:	e000      	b.n	80052c2 <prvProcessTimerOrBlockTask+0x52>
 80052c0:	2300      	movs	r3, #0
 80052c2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80052c4:	4b0f      	ldr	r3, [pc, #60]	; (8005304 <prvProcessTimerOrBlockTask+0x94>)
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	4619      	mov	r1, r3
 80052d2:	f7fe ff31 	bl	8004138 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80052d6:	f7ff f9a9 	bl	800462c <xTaskResumeAll>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10a      	bne.n	80052f6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80052e0:	4b09      	ldr	r3, [pc, #36]	; (8005308 <prvProcessTimerOrBlockTask+0x98>)
 80052e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	f3bf 8f6f 	isb	sy
    }
 80052f0:	e001      	b.n	80052f6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80052f2:	f7ff f99b 	bl	800462c <xTaskResumeAll>
    }
 80052f6:	bf00      	nop
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000600 	.word	0x20000600
 8005304:	20000604 	.word	0x20000604
 8005308:	e000ed04 	.word	0xe000ed04

0800530c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005314:	4b0e      	ldr	r3, [pc, #56]	; (8005350 <prvGetNextExpireTime+0x44>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <prvGetNextExpireTime+0x16>
 800531e:	2201      	movs	r2, #1
 8005320:	e000      	b.n	8005324 <prvGetNextExpireTime+0x18>
 8005322:	2200      	movs	r2, #0
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d105      	bne.n	800533c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005330:	4b07      	ldr	r3, [pc, #28]	; (8005350 <prvGetNextExpireTime+0x44>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	e001      	b.n	8005340 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005340:	68fb      	ldr	r3, [r7, #12]
    }
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	200005fc 	.word	0x200005fc

08005354 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800535c:	f7ff f9fe 	bl	800475c <xTaskGetTickCount>
 8005360:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005362:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <prvSampleTimeNow+0x3c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	429a      	cmp	r2, r3
 800536a:	d205      	bcs.n	8005378 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800536c:	f000 f926 	bl	80055bc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	e002      	b.n	800537e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800537e:	4a04      	ldr	r2, [pc, #16]	; (8005390 <prvSampleTimeNow+0x3c>)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005384:	68fb      	ldr	r3, [r7, #12]
    }
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	2000060c 	.word	0x2000060c

08005394 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80053a2:	2300      	movs	r3, #0
 80053a4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d812      	bhi.n	80053e0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	1ad2      	subs	r2, r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d302      	bcc.n	80053ce <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80053c8:	2301      	movs	r3, #1
 80053ca:	617b      	str	r3, [r7, #20]
 80053cc:	e01b      	b.n	8005406 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80053ce:	4b10      	ldr	r3, [pc, #64]	; (8005410 <prvInsertTimerInActiveList+0x7c>)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	3304      	adds	r3, #4
 80053d6:	4619      	mov	r1, r3
 80053d8:	4610      	mov	r0, r2
 80053da:	f7fe f9b4 	bl	8003746 <vListInsert>
 80053de:	e012      	b.n	8005406 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d206      	bcs.n	80053f6 <prvInsertTimerInActiveList+0x62>
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80053f0:	2301      	movs	r3, #1
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	e007      	b.n	8005406 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80053f6:	4b07      	ldr	r3, [pc, #28]	; (8005414 <prvInsertTimerInActiveList+0x80>)
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	3304      	adds	r3, #4
 80053fe:	4619      	mov	r1, r3
 8005400:	4610      	mov	r0, r2
 8005402:	f7fe f9a0 	bl	8003746 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005406:	697b      	ldr	r3, [r7, #20]
    }
 8005408:	4618      	mov	r0, r3
 800540a:	3718      	adds	r7, #24
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	20000600 	.word	0x20000600
 8005414:	200005fc 	.word	0x200005fc

08005418 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005418:	b580      	push	{r7, lr}
 800541a:	b08c      	sub	sp, #48	; 0x30
 800541c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800541e:	e0b9      	b.n	8005594 <prvProcessReceivedCommands+0x17c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
                {
                    /* Negative commands are pended function calls rather than timer
                     * commands. */
                    if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	2b00      	cmp	r3, #0
 8005424:	da13      	bge.n	800544e <prvProcessReceivedCommands+0x36>
                    {
                        const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005426:	f107 0308 	add.w	r3, r7, #8
 800542a:	3304      	adds	r3, #4
 800542c:	627b      	str	r3, [r7, #36]	; 0x24

                        /* The timer uses the xCallbackParameters member to request a
                         * callback be executed.  Check the callback is not NULL. */
                        configASSERT( pxCallback );
 800542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005430:	2b00      	cmp	r3, #0
 8005432:	d104      	bne.n	800543e <prvProcessReceivedCommands+0x26>
 8005434:	495f      	ldr	r1, [pc, #380]	; (80055b4 <prvProcessReceivedCommands+0x19c>)
 8005436:	f240 20fa 	movw	r0, #762	; 0x2fa
 800543a:	f7fb f9d7 	bl	80007ec <vAssertCalled>

                        /* Call the function. */
                        pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800543e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005444:	6850      	ldr	r0, [r2, #4]
 8005446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005448:	6892      	ldr	r2, [r2, #8]
 800544a:	4611      	mov	r1, r2
 800544c:	4798      	blx	r3
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	f2c0 809e 	blt.w	8005592 <prvProcessReceivedCommands+0x17a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d004      	beq.n	800546c <prvProcessReceivedCommands+0x54>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	3304      	adds	r3, #4
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe f9a6 	bl	80037b8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	4618      	mov	r0, r3
 8005470:	f7ff ff70 	bl	8005354 <prvSampleTimeNow>
 8005474:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2b09      	cmp	r3, #9
 800547a:	f200 808b 	bhi.w	8005594 <prvProcessReceivedCommands+0x17c>
 800547e:	a201      	add	r2, pc, #4	; (adr r2, 8005484 <prvProcessReceivedCommands+0x6c>)
 8005480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005484:	080054ad 	.word	0x080054ad
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054ad 	.word	0x080054ad
 8005490:	08005517 	.word	0x08005517
 8005494:	0800552b 	.word	0x0800552b
 8005498:	08005569 	.word	0x08005569
 800549c:	080054ad 	.word	0x080054ad
 80054a0:	080054ad 	.word	0x080054ad
 80054a4:	08005517 	.word	0x08005517
 80054a8:	0800552b 	.word	0x0800552b
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	6a3b      	ldr	r3, [r7, #32]
 80054ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	6a3b      	ldr	r3, [r7, #32]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	18d1      	adds	r1, r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	69fa      	ldr	r2, [r7, #28]
 80054ca:	6a38      	ldr	r0, [r7, #32]
 80054cc:	f7ff ff62 	bl	8005394 <prvInsertTimerInActiveList>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d05e      	beq.n	8005594 <prvProcessReceivedCommands+0x17c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	6a38      	ldr	r0, [r7, #32]
 80054dc:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054e4:	f003 0304 	and.w	r3, r3, #4
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d053      	beq.n	8005594 <prvProcessReceivedCommands+0x17c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	441a      	add	r2, r3
 80054f4:	2300      	movs	r3, #0
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	2300      	movs	r3, #0
 80054fa:	2100      	movs	r1, #0
 80054fc:	6a38      	ldr	r0, [r7, #32]
 80054fe:	f7ff fe11 	bl	8005124 <xTimerGenericCommand>
 8005502:	61b8      	str	r0, [r7, #24]
                                configASSERT( xResult );
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d144      	bne.n	8005594 <prvProcessReceivedCommands+0x17c>
 800550a:	492a      	ldr	r1, [pc, #168]	; (80055b4 <prvProcessReceivedCommands+0x19c>)
 800550c:	f240 3036 	movw	r0, #822	; 0x336
 8005510:	f7fb f96c 	bl	80007ec <vAssertCalled>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005514:	e03e      	b.n	8005594 <prvProcessReceivedCommands+0x17c>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	b2da      	uxtb	r2, r3
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8005528:	e034      	b.n	8005594 <prvProcessReceivedCommands+0x17c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800552a:	6a3b      	ldr	r3, [r7, #32]
 800552c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005530:	f043 0301 	orr.w	r3, r3, #1
 8005534:	b2da      	uxtb	r2, r3
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d104      	bne.n	8005554 <prvProcessReceivedCommands+0x13c>
 800554a:	491a      	ldr	r1, [pc, #104]	; (80055b4 <prvProcessReceivedCommands+0x19c>)
 800554c:	f240 304f 	movw	r0, #847	; 0x34f
 8005550:	f7fb f94c 	bl	80007ec <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005554:	6a3b      	ldr	r3, [r7, #32]
 8005556:	699a      	ldr	r2, [r3, #24]
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	18d1      	adds	r1, r2, r3
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	6a38      	ldr	r0, [r7, #32]
 8005562:	f7ff ff17 	bl	8005394 <prvInsertTimerInActiveList>
                        break;
 8005566:	e015      	b.n	8005594 <prvProcessReceivedCommands+0x17c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d103      	bne.n	800557e <prvProcessReceivedCommands+0x166>
                                {
                                    vPortFree( pxTimer );
 8005576:	6a38      	ldr	r0, [r7, #32]
 8005578:	f000 f974 	bl	8005864 <vPortFree>
 800557c:	e00a      	b.n	8005594 <prvProcessReceivedCommands+0x17c>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005584:	f023 0301 	bic.w	r3, r3, #1
 8005588:	b2da      	uxtb	r2, r3
 800558a:	6a3b      	ldr	r3, [r7, #32]
 800558c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005590:	e000      	b.n	8005594 <prvProcessReceivedCommands+0x17c>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8005592:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005594:	4b08      	ldr	r3, [pc, #32]	; (80055b8 <prvProcessReceivedCommands+0x1a0>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f107 0108 	add.w	r1, r7, #8
 800559c:	2200      	movs	r2, #0
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fe fbb4 	bl	8003d0c <xQueueReceive>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f47f af3a 	bne.w	8005420 <prvProcessReceivedCommands+0x8>
        }
    }
 80055ac:	bf00      	nop
 80055ae:	3728      	adds	r7, #40	; 0x28
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	080081e4 	.word	0x080081e4
 80055b8:	20000604 	.word	0x20000604

080055bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80055c2:	e042      	b.n	800564a <prvSwitchTimerLists+0x8e>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80055c4:	4b2a      	ldr	r3, [pc, #168]	; (8005670 <prvSwitchTimerLists+0xb4>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055ce:	4b28      	ldr	r3, [pc, #160]	; (8005670 <prvSwitchTimerLists+0xb4>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	3304      	adds	r3, #4
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fe f8eb 	bl	80037b8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d028      	beq.n	800564a <prvSwitchTimerLists+0x8e>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4413      	add	r3, r2
 8005600:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	429a      	cmp	r2, r3
 8005608:	d90e      	bls.n	8005628 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005616:	4b16      	ldr	r3, [pc, #88]	; (8005670 <prvSwitchTimerLists+0xb4>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3304      	adds	r3, #4
 800561e:	4619      	mov	r1, r3
 8005620:	4610      	mov	r0, r2
 8005622:	f7fe f890 	bl	8003746 <vListInsert>
 8005626:	e010      	b.n	800564a <prvSwitchTimerLists+0x8e>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005628:	2300      	movs	r3, #0
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	2300      	movs	r3, #0
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	2100      	movs	r1, #0
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f7ff fd76 	bl	8005124 <xTimerGenericCommand>
 8005638:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d104      	bne.n	800564a <prvSwitchTimerLists+0x8e>
 8005640:	490c      	ldr	r1, [pc, #48]	; (8005674 <prvSwitchTimerLists+0xb8>)
 8005642:	f240 30a9 	movw	r0, #937	; 0x3a9
 8005646:	f7fb f8d1 	bl	80007ec <vAssertCalled>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800564a:	4b09      	ldr	r3, [pc, #36]	; (8005670 <prvSwitchTimerLists+0xb4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1b7      	bne.n	80055c4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8005654:	4b06      	ldr	r3, [pc, #24]	; (8005670 <prvSwitchTimerLists+0xb4>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800565a:	4b07      	ldr	r3, [pc, #28]	; (8005678 <prvSwitchTimerLists+0xbc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a04      	ldr	r2, [pc, #16]	; (8005670 <prvSwitchTimerLists+0xb4>)
 8005660:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005662:	4a05      	ldr	r2, [pc, #20]	; (8005678 <prvSwitchTimerLists+0xbc>)
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	6013      	str	r3, [r2, #0]
    }
 8005668:	bf00      	nop
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	200005fc 	.word	0x200005fc
 8005674:	080081e4 	.word	0x080081e4
 8005678:	20000600 	.word	0x20000600

0800567c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005680:	f000 fb0a 	bl	8005c98 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005684:	4b12      	ldr	r3, [pc, #72]	; (80056d0 <prvCheckForValidListAndQueue+0x54>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d11d      	bne.n	80056c8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800568c:	4811      	ldr	r0, [pc, #68]	; (80056d4 <prvCheckForValidListAndQueue+0x58>)
 800568e:	f7fe f809 	bl	80036a4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005692:	4811      	ldr	r0, [pc, #68]	; (80056d8 <prvCheckForValidListAndQueue+0x5c>)
 8005694:	f7fe f806 	bl	80036a4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005698:	4b10      	ldr	r3, [pc, #64]	; (80056dc <prvCheckForValidListAndQueue+0x60>)
 800569a:	4a0e      	ldr	r2, [pc, #56]	; (80056d4 <prvCheckForValidListAndQueue+0x58>)
 800569c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800569e:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <prvCheckForValidListAndQueue+0x64>)
 80056a0:	4a0d      	ldr	r2, [pc, #52]	; (80056d8 <prvCheckForValidListAndQueue+0x5c>)
 80056a2:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80056a4:	2200      	movs	r2, #0
 80056a6:	2110      	movs	r1, #16
 80056a8:	200c      	movs	r0, #12
 80056aa:	f7fe f913 	bl	80038d4 <xQueueGenericCreate>
 80056ae:	4602      	mov	r2, r0
 80056b0:	4b07      	ldr	r3, [pc, #28]	; (80056d0 <prvCheckForValidListAndQueue+0x54>)
 80056b2:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80056b4:	4b06      	ldr	r3, [pc, #24]	; (80056d0 <prvCheckForValidListAndQueue+0x54>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80056bc:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <prvCheckForValidListAndQueue+0x54>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4908      	ldr	r1, [pc, #32]	; (80056e4 <prvCheckForValidListAndQueue+0x68>)
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe fd10 	bl	80040e8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80056c8:	f000 fb12 	bl	8005cf0 <vPortExitCritical>
    }
 80056cc:	bf00      	nop
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	20000604 	.word	0x20000604
 80056d4:	200005d4 	.word	0x200005d4
 80056d8:	200005e8 	.word	0x200005e8
 80056dc:	200005fc 	.word	0x200005fc
 80056e0:	20000600 	.word	0x20000600
 80056e4:	0800820c 	.word	0x0800820c

080056e8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80056f0:	2300      	movs	r3, #0
 80056f2:	60fb      	str	r3, [r7, #12]

    vTaskSuspendAll();
 80056f4:	f7fe ff8c 	bl	8004610 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80056f8:	4b53      	ldr	r3, [pc, #332]	; (8005848 <pvPortMalloc+0x160>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005700:	f000 f908 	bl	8005914 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005704:	4b51      	ldr	r3, [pc, #324]	; (800584c <pvPortMalloc+0x164>)
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4013      	ands	r3, r2
 800570c:	2b00      	cmp	r3, #0
 800570e:	f040 8085 	bne.w	800581c <pvPortMalloc+0x134>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d016      	beq.n	8005746 <pvPortMalloc+0x5e>
            {
                xWantedSize += xHeapStructSize;
 8005718:	2208      	movs	r2, #8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4413      	add	r3, r2
 800571e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f003 0307 	and.w	r3, r3, #7
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00d      	beq.n	8005746 <pvPortMalloc+0x5e>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f023 0307 	bic.w	r3, r3, #7
 8005730:	3308      	adds	r3, #8
 8005732:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <pvPortMalloc+0x5e>
 800573e:	4944      	ldr	r1, [pc, #272]	; (8005850 <pvPortMalloc+0x168>)
 8005740:	2097      	movs	r0, #151	; 0x97
 8005742:	f7fb f853 	bl	80007ec <vAssertCalled>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d067      	beq.n	800581c <pvPortMalloc+0x134>
 800574c:	4b41      	ldr	r3, [pc, #260]	; (8005854 <pvPortMalloc+0x16c>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	429a      	cmp	r2, r3
 8005754:	d862      	bhi.n	800581c <pvPortMalloc+0x134>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005756:	4b40      	ldr	r3, [pc, #256]	; (8005858 <pvPortMalloc+0x170>)
 8005758:	613b      	str	r3, [r7, #16]
                pxBlock = xStart.pxNextFreeBlock;
 800575a:	4b3f      	ldr	r3, [pc, #252]	; (8005858 <pvPortMalloc+0x170>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	617b      	str	r3, [r7, #20]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005760:	e004      	b.n	800576c <pvPortMalloc+0x84>
                {
                    pxPreviousBlock = pxBlock;
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	613b      	str	r3, [r7, #16]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	617b      	str	r3, [r7, #20]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	429a      	cmp	r2, r3
 8005774:	d903      	bls.n	800577e <pvPortMalloc+0x96>
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1f1      	bne.n	8005762 <pvPortMalloc+0x7a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 800577e:	4b32      	ldr	r3, [pc, #200]	; (8005848 <pvPortMalloc+0x160>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	429a      	cmp	r2, r3
 8005786:	d049      	beq.n	800581c <pvPortMalloc+0x134>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2208      	movs	r2, #8
 800578e:	4413      	add	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	1ad2      	subs	r2, r2, r3
 80057a2:	2308      	movs	r3, #8
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d918      	bls.n	80057dc <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4413      	add	r3, r2
 80057b0:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <pvPortMalloc+0xdc>
 80057bc:	4924      	ldr	r1, [pc, #144]	; (8005850 <pvPortMalloc+0x168>)
 80057be:	20c5      	movs	r0, #197	; 0xc5
 80057c0:	f7fb f814 	bl	80007ec <vAssertCalled>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	1ad2      	subs	r2, r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80057d6:	68b8      	ldr	r0, [r7, #8]
 80057d8:	f000 f8fe 	bl	80059d8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80057dc:	4b1d      	ldr	r3, [pc, #116]	; (8005854 <pvPortMalloc+0x16c>)
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	4a1b      	ldr	r2, [pc, #108]	; (8005854 <pvPortMalloc+0x16c>)
 80057e8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057ea:	4b1a      	ldr	r3, [pc, #104]	; (8005854 <pvPortMalloc+0x16c>)
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	4b1b      	ldr	r3, [pc, #108]	; (800585c <pvPortMalloc+0x174>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d203      	bcs.n	80057fe <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057f6:	4b17      	ldr	r3, [pc, #92]	; (8005854 <pvPortMalloc+0x16c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a18      	ldr	r2, [pc, #96]	; (800585c <pvPortMalloc+0x174>)
 80057fc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	4b12      	ldr	r3, [pc, #72]	; (800584c <pvPortMalloc+0x164>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	431a      	orrs	r2, r3
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005812:	4b13      	ldr	r3, [pc, #76]	; (8005860 <pvPortMalloc+0x178>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3301      	adds	r3, #1
 8005818:	4a11      	ldr	r2, [pc, #68]	; (8005860 <pvPortMalloc+0x178>)
 800581a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800581c:	f7fe ff06 	bl	800462c <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            if( pvReturn == NULL )
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <pvPortMalloc+0x142>
            {
                extern void vApplicationMallocFailedHook( void );
                vApplicationMallocFailedHook();
 8005826:	f7fb f817 	bl	8000858 <vApplicationMallocFailedHook>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	2b00      	cmp	r3, #0
 8005832:	d004      	beq.n	800583e <pvPortMalloc+0x156>
 8005834:	4906      	ldr	r1, [pc, #24]	; (8005850 <pvPortMalloc+0x168>)
 8005836:	f44f 7083 	mov.w	r0, #262	; 0x106
 800583a:	f7fa ffd7 	bl	80007ec <vAssertCalled>
    return pvReturn;
 800583e:	68fb      	ldr	r3, [r7, #12]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3718      	adds	r7, #24
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	20020618 	.word	0x20020618
 800584c:	2002062c 	.word	0x2002062c
 8005850:	08008214 	.word	0x08008214
 8005854:	2002061c 	.word	0x2002061c
 8005858:	20020610 	.word	0x20020610
 800585c:	20020620 	.word	0x20020620
 8005860:	20020624 	.word	0x20020624

08005864 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d041      	beq.n	80058fa <vPortFree+0x96>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005876:	2308      	movs	r3, #8
 8005878:	425b      	negs	r3, r3
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	4413      	add	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	60bb      	str	r3, [r7, #8]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	4b1e      	ldr	r3, [pc, #120]	; (8005904 <vPortFree+0xa0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4013      	ands	r3, r2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d104      	bne.n	800589c <vPortFree+0x38>
 8005892:	491d      	ldr	r1, [pc, #116]	; (8005908 <vPortFree+0xa4>)
 8005894:	f44f 708d 	mov.w	r0, #282	; 0x11a
 8005898:	f7fa ffa8 	bl	80007ec <vAssertCalled>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d004      	beq.n	80058ae <vPortFree+0x4a>
 80058a4:	4918      	ldr	r1, [pc, #96]	; (8005908 <vPortFree+0xa4>)
 80058a6:	f240 101b 	movw	r0, #283	; 0x11b
 80058aa:	f7fa ff9f 	bl	80007ec <vAssertCalled>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	4b14      	ldr	r3, [pc, #80]	; (8005904 <vPortFree+0xa0>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4013      	ands	r3, r2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d01e      	beq.n	80058fa <vPortFree+0x96>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d11a      	bne.n	80058fa <vPortFree+0x96>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <vPortFree+0xa0>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	43db      	mvns	r3, r3
 80058ce:	401a      	ands	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80058d4:	f7fe fe9c 	bl	8004610 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	4b0b      	ldr	r3, [pc, #44]	; (800590c <vPortFree+0xa8>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4413      	add	r3, r2
 80058e2:	4a0a      	ldr	r2, [pc, #40]	; (800590c <vPortFree+0xa8>)
 80058e4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80058e6:	68b8      	ldr	r0, [r7, #8]
 80058e8:	f000 f876 	bl	80059d8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80058ec:	4b08      	ldr	r3, [pc, #32]	; (8005910 <vPortFree+0xac>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3301      	adds	r3, #1
 80058f2:	4a07      	ldr	r2, [pc, #28]	; (8005910 <vPortFree+0xac>)
 80058f4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80058f6:	f7fe fe99 	bl	800462c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	2002062c 	.word	0x2002062c
 8005908:	08008214 	.word	0x08008214
 800590c:	2002061c 	.word	0x2002061c
 8005910:	20020628 	.word	0x20020628

08005914 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800591a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800591e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8005920:	4b27      	ldr	r3, [pc, #156]	; (80059c0 <prvHeapInit+0xac>)
 8005922:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00c      	beq.n	8005948 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	3307      	adds	r3, #7
 8005932:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0307 	bic.w	r3, r3, #7
 800593a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	4a1f      	ldr	r2, [pc, #124]	; (80059c0 <prvHeapInit+0xac>)
 8005944:	4413      	add	r3, r2
 8005946:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800594c:	4a1d      	ldr	r2, [pc, #116]	; (80059c4 <prvHeapInit+0xb0>)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005952:	4b1c      	ldr	r3, [pc, #112]	; (80059c4 <prvHeapInit+0xb0>)
 8005954:	2200      	movs	r2, #0
 8005956:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	4413      	add	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005960:	2208      	movs	r2, #8
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1a9b      	subs	r3, r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0307 	bic.w	r3, r3, #7
 800596e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4a15      	ldr	r2, [pc, #84]	; (80059c8 <prvHeapInit+0xb4>)
 8005974:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005976:	4b14      	ldr	r3, [pc, #80]	; (80059c8 <prvHeapInit+0xb4>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2200      	movs	r2, #0
 800597c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800597e:	4b12      	ldr	r3, [pc, #72]	; (80059c8 <prvHeapInit+0xb4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	1ad2      	subs	r2, r2, r3
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005994:	4b0c      	ldr	r3, [pc, #48]	; (80059c8 <prvHeapInit+0xb4>)
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	4a0a      	ldr	r2, [pc, #40]	; (80059cc <prvHeapInit+0xb8>)
 80059a2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	4a09      	ldr	r2, [pc, #36]	; (80059d0 <prvHeapInit+0xbc>)
 80059aa:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80059ac:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <prvHeapInit+0xc0>)
 80059ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80059b2:	601a      	str	r2, [r3, #0]
}
 80059b4:	bf00      	nop
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	20000610 	.word	0x20000610
 80059c4:	20020610 	.word	0x20020610
 80059c8:	20020618 	.word	0x20020618
 80059cc:	20020620 	.word	0x20020620
 80059d0:	2002061c 	.word	0x2002061c
 80059d4:	2002062c 	.word	0x2002062c

080059d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80059e0:	4b28      	ldr	r3, [pc, #160]	; (8005a84 <prvInsertBlockIntoFreeList+0xac>)
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	e002      	b.n	80059ec <prvInsertBlockIntoFreeList+0x14>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d8f7      	bhi.n	80059e6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	4413      	add	r3, r2
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d108      	bne.n	8005a1a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	441a      	add	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	441a      	add	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d118      	bne.n	8005a60 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	4b15      	ldr	r3, [pc, #84]	; (8005a88 <prvInsertBlockIntoFreeList+0xb0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d00d      	beq.n	8005a56 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	441a      	add	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	e008      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005a56:	4b0c      	ldr	r3, [pc, #48]	; (8005a88 <prvInsertBlockIntoFreeList+0xb0>)
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	e003      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d002      	beq.n	8005a76 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005a76:	bf00      	nop
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20020610 	.word	0x20020610
 8005a88:	20020618 	.word	0x20020618

08005a8c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	3b04      	subs	r3, #4
 8005a9c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005aa4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	3b04      	subs	r3, #4
 8005aaa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f023 0201 	bic.w	r2, r3, #1
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	3b04      	subs	r3, #4
 8005aba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005abc:	4a0c      	ldr	r2, [pc, #48]	; (8005af0 <pxPortInitialiseStack+0x64>)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	3b14      	subs	r3, #20
 8005ac6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	3b04      	subs	r3, #4
 8005ad2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f06f 0202 	mvn.w	r2, #2
 8005ada:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	3b20      	subs	r3, #32
 8005ae0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	08005af5 	.word	0x08005af5

08005af4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	603b      	str	r3, [r7, #0]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005afe:	4b0e      	ldr	r3, [pc, #56]	; (8005b38 <prvTaskExitError+0x44>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b06:	d003      	beq.n	8005b10 <prvTaskExitError+0x1c>
 8005b08:	490c      	ldr	r1, [pc, #48]	; (8005b3c <prvTaskExitError+0x48>)
 8005b0a:	20df      	movs	r0, #223	; 0xdf
 8005b0c:	f7fa fe6e 	bl	80007ec <vAssertCalled>
        __asm volatile
 8005b10:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005b14:	b672      	cpsid	i
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	b662      	cpsie	i
 8005b24:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005b26:	bf00      	nop
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0fc      	beq.n	8005b28 <prvTaskExitError+0x34>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005b2e:	bf00      	nop
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000038 	.word	0x20000038
 8005b3c:	0800824c 	.word	0x0800824c

08005b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005b40:	4b07      	ldr	r3, [pc, #28]	; (8005b60 <pxCurrentTCBConst2>)
 8005b42:	6819      	ldr	r1, [r3, #0]
 8005b44:	6808      	ldr	r0, [r1, #0]
 8005b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b4a:	f380 8809 	msr	PSP, r0
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	f04f 0000 	mov.w	r0, #0
 8005b56:	f380 8811 	msr	BASEPRI, r0
 8005b5a:	4770      	bx	lr
 8005b5c:	f3af 8000 	nop.w

08005b60 <pxCurrentTCBConst2>:
 8005b60:	200002b4 	.word	0x200002b4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop

08005b68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005b68:	4808      	ldr	r0, [pc, #32]	; (8005b8c <prvPortStartFirstTask+0x24>)
 8005b6a:	6800      	ldr	r0, [r0, #0]
 8005b6c:	6800      	ldr	r0, [r0, #0]
 8005b6e:	f380 8808 	msr	MSP, r0
 8005b72:	f04f 0000 	mov.w	r0, #0
 8005b76:	f380 8814 	msr	CONTROL, r0
 8005b7a:	b662      	cpsie	i
 8005b7c:	b661      	cpsie	f
 8005b7e:	f3bf 8f4f 	dsb	sy
 8005b82:	f3bf 8f6f 	isb	sy
 8005b86:	df00      	svc	0
 8005b88:	bf00      	nop
 8005b8a:	0000      	.short	0x0000
 8005b8c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005b90:	bf00      	nop
 8005b92:	bf00      	nop

08005b94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005b9a:	4b38      	ldr	r3, [pc, #224]	; (8005c7c <xPortStartScheduler+0xe8>)
 8005b9c:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	60bb      	str	r3, [r7, #8]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	22ff      	movs	r2, #255	; 0xff
 8005baa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	71fb      	strb	r3, [r7, #7]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005bb4:	79fb      	ldrb	r3, [r7, #7]
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	4b30      	ldr	r3, [pc, #192]	; (8005c80 <xPortStartScheduler+0xec>)
 8005bc0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005bc2:	4b30      	ldr	r3, [pc, #192]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005bc4:	2207      	movs	r2, #7
 8005bc6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bc8:	e009      	b.n	8005bde <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8005bca:	4b2e      	ldr	r3, [pc, #184]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	4a2c      	ldr	r2, [pc, #176]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005bd2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005bd4:	79fb      	ldrb	r3, [r7, #7]
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	005b      	lsls	r3, r3, #1
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	71fb      	strb	r3, [r7, #7]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bde:	79fb      	ldrb	r3, [r7, #7]
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005be6:	2b80      	cmp	r3, #128	; 0x80
 8005be8:	d0ef      	beq.n	8005bca <xPortStartScheduler+0x36>
            #ifdef __NVIC_PRIO_BITS
                {
                    /* Check the CMSIS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8005bea:	4b26      	ldr	r3, [pc, #152]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f1c3 0307 	rsb	r3, r3, #7
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d004      	beq.n	8005c00 <xPortStartScheduler+0x6c>
 8005bf6:	4924      	ldr	r1, [pc, #144]	; (8005c88 <xPortStartScheduler+0xf4>)
 8005bf8:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8005bfc:	f7fa fdf6 	bl	80007ec <vAssertCalled>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c00:	4b20      	ldr	r3, [pc, #128]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f1c3 0307 	rsb	r3, r3, #7
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d004      	beq.n	8005c16 <xPortStartScheduler+0x82>
 8005c0c:	491e      	ldr	r1, [pc, #120]	; (8005c88 <xPortStartScheduler+0xf4>)
 8005c0e:	f240 1053 	movw	r0, #339	; 0x153
 8005c12:	f7fa fdeb 	bl	80007ec <vAssertCalled>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c16:	4b1b      	ldr	r3, [pc, #108]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	4a19      	ldr	r2, [pc, #100]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005c1e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c20:	4b18      	ldr	r3, [pc, #96]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005c28:	4a16      	ldr	r2, [pc, #88]	; (8005c84 <xPortStartScheduler+0xf0>)
 8005c2a:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	b2da      	uxtb	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005c34:	4b15      	ldr	r3, [pc, #84]	; (8005c8c <xPortStartScheduler+0xf8>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a14      	ldr	r2, [pc, #80]	; (8005c8c <xPortStartScheduler+0xf8>)
 8005c3a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c3e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005c40:	4b12      	ldr	r3, [pc, #72]	; (8005c8c <xPortStartScheduler+0xf8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a11      	ldr	r2, [pc, #68]	; (8005c8c <xPortStartScheduler+0xf8>)
 8005c46:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005c4a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005c4c:	f000 f8ce 	bl	8005dec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005c50:	4b0f      	ldr	r3, [pc, #60]	; (8005c90 <xPortStartScheduler+0xfc>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005c56:	f000 f8ed 	bl	8005e34 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c5a:	4b0e      	ldr	r3, [pc, #56]	; (8005c94 <xPortStartScheduler+0x100>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a0d      	ldr	r2, [pc, #52]	; (8005c94 <xPortStartScheduler+0x100>)
 8005c60:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005c64:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005c66:	f7ff ff7f 	bl	8005b68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005c6a:	f7fe fe3b 	bl	80048e4 <vTaskSwitchContext>
    prvTaskExitError();
 8005c6e:	f7ff ff41 	bl	8005af4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	e000e400 	.word	0xe000e400
 8005c80:	20020630 	.word	0x20020630
 8005c84:	20020634 	.word	0x20020634
 8005c88:	0800824c 	.word	0x0800824c
 8005c8c:	e000ed20 	.word	0xe000ed20
 8005c90:	20000038 	.word	0x20000038
 8005c94:	e000ef34 	.word	0xe000ef34

08005c98 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005ca2:	b672      	cpsid	i
 8005ca4:	f383 8811 	msr	BASEPRI, r3
 8005ca8:	f3bf 8f6f 	isb	sy
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	b662      	cpsie	i
 8005cb2:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005cb4:	4b0b      	ldr	r3, [pc, #44]	; (8005ce4 <vPortEnterCritical+0x4c>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	4a0a      	ldr	r2, [pc, #40]	; (8005ce4 <vPortEnterCritical+0x4c>)
 8005cbc:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005cbe:	4b09      	ldr	r3, [pc, #36]	; (8005ce4 <vPortEnterCritical+0x4c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d109      	bne.n	8005cda <vPortEnterCritical+0x42>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005cc6:	4b08      	ldr	r3, [pc, #32]	; (8005ce8 <vPortEnterCritical+0x50>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d004      	beq.n	8005cda <vPortEnterCritical+0x42>
 8005cd0:	4906      	ldr	r1, [pc, #24]	; (8005cec <vPortEnterCritical+0x54>)
 8005cd2:	f44f 70cc 	mov.w	r0, #408	; 0x198
 8005cd6:	f7fa fd89 	bl	80007ec <vAssertCalled>
    }
}
 8005cda:	bf00      	nop
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000038 	.word	0x20000038
 8005ce8:	e000ed04 	.word	0xe000ed04
 8005cec:	0800824c 	.word	0x0800824c

08005cf0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005cf6:	4b0d      	ldr	r3, [pc, #52]	; (8005d2c <vPortExitCritical+0x3c>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d104      	bne.n	8005d08 <vPortExitCritical+0x18>
 8005cfe:	490c      	ldr	r1, [pc, #48]	; (8005d30 <vPortExitCritical+0x40>)
 8005d00:	f240 109f 	movw	r0, #415	; 0x19f
 8005d04:	f7fa fd72 	bl	80007ec <vAssertCalled>
    uxCriticalNesting--;
 8005d08:	4b08      	ldr	r3, [pc, #32]	; (8005d2c <vPortExitCritical+0x3c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	4a07      	ldr	r2, [pc, #28]	; (8005d2c <vPortExitCritical+0x3c>)
 8005d10:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005d12:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <vPortExitCritical+0x3c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d104      	bne.n	8005d24 <vPortExitCritical+0x34>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	607b      	str	r3, [r7, #4]
        __asm volatile
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8005d24:	bf00      	nop
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	20000038 	.word	0x20000038
 8005d30:	0800824c 	.word	0x0800824c
	...

08005d40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005d40:	f3ef 8009 	mrs	r0, PSP
 8005d44:	f3bf 8f6f 	isb	sy
 8005d48:	4b15      	ldr	r3, [pc, #84]	; (8005da0 <pxCurrentTCBConst>)
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	f01e 0f10 	tst.w	lr, #16
 8005d50:	bf08      	it	eq
 8005d52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005d56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d5a:	6010      	str	r0, [r2, #0]
 8005d5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005d60:	f04f 0040 	mov.w	r0, #64	; 0x40
 8005d64:	b672      	cpsid	i
 8005d66:	f380 8811 	msr	BASEPRI, r0
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	b662      	cpsie	i
 8005d74:	f7fe fdb6 	bl	80048e4 <vTaskSwitchContext>
 8005d78:	f04f 0000 	mov.w	r0, #0
 8005d7c:	f380 8811 	msr	BASEPRI, r0
 8005d80:	bc09      	pop	{r0, r3}
 8005d82:	6819      	ldr	r1, [r3, #0]
 8005d84:	6808      	ldr	r0, [r1, #0]
 8005d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8a:	f01e 0f10 	tst.w	lr, #16
 8005d8e:	bf08      	it	eq
 8005d90:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005d94:	f380 8809 	msr	PSP, r0
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop

08005da0 <pxCurrentTCBConst>:
 8005da0:	200002b4 	.word	0x200002b4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005da4:	bf00      	nop
 8005da6:	bf00      	nop

08005da8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
        __asm volatile
 8005dae:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005db2:	b672      	cpsid	i
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	b662      	cpsie	i
 8005dc2:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005dc4:	f7fe fcda 	bl	800477c <xTaskIncrementTick>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <SysTick_Handler+0x2e>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005dce:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <SysTick_Handler+0x40>)
 8005dd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8005de0:	bf00      	nop
 8005de2:	3708      	adds	r7, #8
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	e000ed04 	.word	0xe000ed04

08005dec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005dec:	b480      	push	{r7}
 8005dee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005df0:	4b0b      	ldr	r3, [pc, #44]	; (8005e20 <vPortSetupTimerInterrupt+0x34>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005df6:	4b0b      	ldr	r3, [pc, #44]	; (8005e24 <vPortSetupTimerInterrupt+0x38>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	; (8005e28 <vPortSetupTimerInterrupt+0x3c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a0a      	ldr	r2, [pc, #40]	; (8005e2c <vPortSetupTimerInterrupt+0x40>)
 8005e02:	fba2 2303 	umull	r2, r3, r2, r3
 8005e06:	099b      	lsrs	r3, r3, #6
 8005e08:	4a09      	ldr	r2, [pc, #36]	; (8005e30 <vPortSetupTimerInterrupt+0x44>)
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005e0e:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <vPortSetupTimerInterrupt+0x34>)
 8005e10:	2207      	movs	r2, #7
 8005e12:	601a      	str	r2, [r3, #0]
}
 8005e14:	bf00      	nop
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	e000e010 	.word	0xe000e010
 8005e24:	e000e018 	.word	0xe000e018
 8005e28:	20000028 	.word	0x20000028
 8005e2c:	10624dd3 	.word	0x10624dd3
 8005e30:	e000e014 	.word	0xe000e014

08005e34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005e34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005e44 <vPortEnableVFP+0x10>
 8005e38:	6801      	ldr	r1, [r0, #0]
 8005e3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005e3e:	6001      	str	r1, [r0, #0]
 8005e40:	4770      	bx	lr
 8005e42:	0000      	.short	0x0000
 8005e44:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop

08005e4c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8005e52:	f3ef 8305 	mrs	r3, IPSR
 8005e56:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b0f      	cmp	r3, #15
 8005e5c:	d90e      	bls.n	8005e7c <vPortValidateInterruptPriority+0x30>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005e5e:	4a10      	ldr	r2, [pc, #64]	; (8005ea0 <vPortValidateInterruptPriority+0x54>)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4413      	add	r3, r2
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005e68:	4b0e      	ldr	r3, [pc, #56]	; (8005ea4 <vPortValidateInterruptPriority+0x58>)
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	78fa      	ldrb	r2, [r7, #3]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d204      	bcs.n	8005e7c <vPortValidateInterruptPriority+0x30>
 8005e72:	490d      	ldr	r1, [pc, #52]	; (8005ea8 <vPortValidateInterruptPriority+0x5c>)
 8005e74:	f240 20f2 	movw	r0, #754	; 0x2f2
 8005e78:	f7fa fcb8 	bl	80007ec <vAssertCalled>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005e7c:	4b0b      	ldr	r3, [pc, #44]	; (8005eac <vPortValidateInterruptPriority+0x60>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005e84:	4b0a      	ldr	r3, [pc, #40]	; (8005eb0 <vPortValidateInterruptPriority+0x64>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d904      	bls.n	8005e96 <vPortValidateInterruptPriority+0x4a>
 8005e8c:	4906      	ldr	r1, [pc, #24]	; (8005ea8 <vPortValidateInterruptPriority+0x5c>)
 8005e8e:	f240 3002 	movw	r0, #770	; 0x302
 8005e92:	f7fa fcab 	bl	80007ec <vAssertCalled>
    }
 8005e96:	bf00      	nop
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	e000e3f0 	.word	0xe000e3f0
 8005ea4:	20020630 	.word	0x20020630
 8005ea8:	0800824c 	.word	0x0800824c
 8005eac:	e000ed0c 	.word	0xe000ed0c
 8005eb0:	20020634 	.word	0x20020634

08005eb4 <HAL_ETH_RxCpltCallback>:
};

/*-----------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * heth )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]

    ( void ) heth;

    /* Ethernet RX-Complete callback function, elsewhere declared as weak. */
    ulISREvents |= EMAC_IF_RX_EVENT;
 8005ec0:	4b10      	ldr	r3, [pc, #64]	; (8005f04 <HAL_ETH_RxCpltCallback+0x50>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f043 0301 	orr.w	r3, r3, #1
 8005ec8:	4a0e      	ldr	r2, [pc, #56]	; (8005f04 <HAL_ETH_RxCpltCallback+0x50>)
 8005eca:	6013      	str	r3, [r2, #0]

    /* Wakeup the prvEMACHandlerTask. */
    if( xEMACTaskHandle != NULL )
 8005ecc:	4b0e      	ldr	r3, [pc, #56]	; (8005f08 <HAL_ETH_RxCpltCallback+0x54>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d012      	beq.n	8005efa <HAL_ETH_RxCpltCallback+0x46>
    {
        vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8005ed4:	4b0c      	ldr	r3, [pc, #48]	; (8005f08 <HAL_ETH_RxCpltCallback+0x54>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f107 020c 	add.w	r2, r7, #12
 8005edc:	2100      	movs	r1, #0
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fe ffee 	bl	8004ec0 <vTaskGenericNotifyGiveFromISR>
        portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d007      	beq.n	8005efa <HAL_ETH_RxCpltCallback+0x46>
 8005eea:	4b08      	ldr	r3, [pc, #32]	; (8005f0c <HAL_ETH_RxCpltCallback+0x58>)
 8005eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	f3bf 8f6f 	isb	sy
    }
}
 8005efa:	bf00      	nop
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	20020638 	.word	0x20020638
 8005f08:	20020684 	.word	0x20020684
 8005f0c:	e000ed04 	.word	0xe000ed04

08005f10 <HAL_ETH_TxCpltCallback>:
/*-----------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * heth )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
    ( void ) heth;

    /* This call-back is only useful in case packets are being sent
     * zero-copy.  Once they're sent, the buffers will be released
     * by the function vClearTXBuffers(). */
    ulISREvents |= EMAC_IF_TX_EVENT;
 8005f1c:	4b10      	ldr	r3, [pc, #64]	; (8005f60 <HAL_ETH_TxCpltCallback+0x50>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f043 0302 	orr.w	r3, r3, #2
 8005f24:	4a0e      	ldr	r2, [pc, #56]	; (8005f60 <HAL_ETH_TxCpltCallback+0x50>)
 8005f26:	6013      	str	r3, [r2, #0]

    /* Wakeup the prvEMACHandlerTask. */
    if( xEMACTaskHandle != NULL )
 8005f28:	4b0e      	ldr	r3, [pc, #56]	; (8005f64 <HAL_ETH_TxCpltCallback+0x54>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d012      	beq.n	8005f56 <HAL_ETH_TxCpltCallback+0x46>
    {
        vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8005f30:	4b0c      	ldr	r3, [pc, #48]	; (8005f64 <HAL_ETH_TxCpltCallback+0x54>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f107 020c 	add.w	r2, r7, #12
 8005f38:	2100      	movs	r1, #0
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fe ffc0 	bl	8004ec0 <vTaskGenericNotifyGiveFromISR>
        portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d007      	beq.n	8005f56 <HAL_ETH_TxCpltCallback+0x46>
 8005f46:	4b08      	ldr	r3, [pc, #32]	; (8005f68 <HAL_ETH_TxCpltCallback+0x58>)
 8005f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	f3bf 8f6f 	isb	sy
    }
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20020638 	.word	0x20020638
 8005f64:	20020684 	.word	0x20020684
 8005f68:	e000ed04 	.word	0xe000ed04

08005f6c <ETH_IRQHandler>:
    }
}
/*-----------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
    HAL_ETH_IRQHandler( &xETH );
 8005f70:	4802      	ldr	r0, [pc, #8]	; (8005f7c <ETH_IRQHandler+0x10>)
 8005f72:	f7fd fb5b 	bl	800362c <HAL_ETH_IRQHandler>
}
 8005f76:	bf00      	nop
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	2002063c 	.word	0x2002063c

08005f80 <__errno>:
 8005f80:	4b01      	ldr	r3, [pc, #4]	; (8005f88 <__errno+0x8>)
 8005f82:	6818      	ldr	r0, [r3, #0]
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	2000003c 	.word	0x2000003c

08005f8c <__libc_init_array>:
 8005f8c:	b570      	push	{r4, r5, r6, lr}
 8005f8e:	4e0d      	ldr	r6, [pc, #52]	; (8005fc4 <__libc_init_array+0x38>)
 8005f90:	4c0d      	ldr	r4, [pc, #52]	; (8005fc8 <__libc_init_array+0x3c>)
 8005f92:	1ba4      	subs	r4, r4, r6
 8005f94:	10a4      	asrs	r4, r4, #2
 8005f96:	2500      	movs	r5, #0
 8005f98:	42a5      	cmp	r5, r4
 8005f9a:	d109      	bne.n	8005fb0 <__libc_init_array+0x24>
 8005f9c:	4e0b      	ldr	r6, [pc, #44]	; (8005fcc <__libc_init_array+0x40>)
 8005f9e:	4c0c      	ldr	r4, [pc, #48]	; (8005fd0 <__libc_init_array+0x44>)
 8005fa0:	f002 f852 	bl	8008048 <_init>
 8005fa4:	1ba4      	subs	r4, r4, r6
 8005fa6:	10a4      	asrs	r4, r4, #2
 8005fa8:	2500      	movs	r5, #0
 8005faa:	42a5      	cmp	r5, r4
 8005fac:	d105      	bne.n	8005fba <__libc_init_array+0x2e>
 8005fae:	bd70      	pop	{r4, r5, r6, pc}
 8005fb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fb4:	4798      	blx	r3
 8005fb6:	3501      	adds	r5, #1
 8005fb8:	e7ee      	b.n	8005f98 <__libc_init_array+0xc>
 8005fba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fbe:	4798      	blx	r3
 8005fc0:	3501      	adds	r5, #1
 8005fc2:	e7f2      	b.n	8005faa <__libc_init_array+0x1e>
 8005fc4:	08008560 	.word	0x08008560
 8005fc8:	08008560 	.word	0x08008560
 8005fcc:	08008560 	.word	0x08008560
 8005fd0:	08008564 	.word	0x08008564

08005fd4 <memcpy>:
 8005fd4:	b510      	push	{r4, lr}
 8005fd6:	1e43      	subs	r3, r0, #1
 8005fd8:	440a      	add	r2, r1
 8005fda:	4291      	cmp	r1, r2
 8005fdc:	d100      	bne.n	8005fe0 <memcpy+0xc>
 8005fde:	bd10      	pop	{r4, pc}
 8005fe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fe8:	e7f7      	b.n	8005fda <memcpy+0x6>

08005fea <memmove>:
 8005fea:	4288      	cmp	r0, r1
 8005fec:	b510      	push	{r4, lr}
 8005fee:	eb01 0302 	add.w	r3, r1, r2
 8005ff2:	d807      	bhi.n	8006004 <memmove+0x1a>
 8005ff4:	1e42      	subs	r2, r0, #1
 8005ff6:	4299      	cmp	r1, r3
 8005ff8:	d00a      	beq.n	8006010 <memmove+0x26>
 8005ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ffe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006002:	e7f8      	b.n	8005ff6 <memmove+0xc>
 8006004:	4283      	cmp	r3, r0
 8006006:	d9f5      	bls.n	8005ff4 <memmove+0xa>
 8006008:	1881      	adds	r1, r0, r2
 800600a:	1ad2      	subs	r2, r2, r3
 800600c:	42d3      	cmn	r3, r2
 800600e:	d100      	bne.n	8006012 <memmove+0x28>
 8006010:	bd10      	pop	{r4, pc}
 8006012:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006016:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800601a:	e7f7      	b.n	800600c <memmove+0x22>

0800601c <memset>:
 800601c:	4402      	add	r2, r0
 800601e:	4603      	mov	r3, r0
 8006020:	4293      	cmp	r3, r2
 8006022:	d100      	bne.n	8006026 <memset+0xa>
 8006024:	4770      	bx	lr
 8006026:	f803 1b01 	strb.w	r1, [r3], #1
 800602a:	e7f9      	b.n	8006020 <memset+0x4>

0800602c <_malloc_r>:
 800602c:	b570      	push	{r4, r5, r6, lr}
 800602e:	1ccd      	adds	r5, r1, #3
 8006030:	f025 0503 	bic.w	r5, r5, #3
 8006034:	3508      	adds	r5, #8
 8006036:	2d0c      	cmp	r5, #12
 8006038:	bf38      	it	cc
 800603a:	250c      	movcc	r5, #12
 800603c:	2d00      	cmp	r5, #0
 800603e:	4606      	mov	r6, r0
 8006040:	db01      	blt.n	8006046 <_malloc_r+0x1a>
 8006042:	42a9      	cmp	r1, r5
 8006044:	d903      	bls.n	800604e <_malloc_r+0x22>
 8006046:	230c      	movs	r3, #12
 8006048:	6033      	str	r3, [r6, #0]
 800604a:	2000      	movs	r0, #0
 800604c:	bd70      	pop	{r4, r5, r6, pc}
 800604e:	f001 fb33 	bl	80076b8 <__malloc_lock>
 8006052:	4a21      	ldr	r2, [pc, #132]	; (80060d8 <_malloc_r+0xac>)
 8006054:	6814      	ldr	r4, [r2, #0]
 8006056:	4621      	mov	r1, r4
 8006058:	b991      	cbnz	r1, 8006080 <_malloc_r+0x54>
 800605a:	4c20      	ldr	r4, [pc, #128]	; (80060dc <_malloc_r+0xb0>)
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	b91b      	cbnz	r3, 8006068 <_malloc_r+0x3c>
 8006060:	4630      	mov	r0, r6
 8006062:	f000 fce3 	bl	8006a2c <_sbrk_r>
 8006066:	6020      	str	r0, [r4, #0]
 8006068:	4629      	mov	r1, r5
 800606a:	4630      	mov	r0, r6
 800606c:	f000 fcde 	bl	8006a2c <_sbrk_r>
 8006070:	1c43      	adds	r3, r0, #1
 8006072:	d124      	bne.n	80060be <_malloc_r+0x92>
 8006074:	230c      	movs	r3, #12
 8006076:	6033      	str	r3, [r6, #0]
 8006078:	4630      	mov	r0, r6
 800607a:	f001 fb1e 	bl	80076ba <__malloc_unlock>
 800607e:	e7e4      	b.n	800604a <_malloc_r+0x1e>
 8006080:	680b      	ldr	r3, [r1, #0]
 8006082:	1b5b      	subs	r3, r3, r5
 8006084:	d418      	bmi.n	80060b8 <_malloc_r+0x8c>
 8006086:	2b0b      	cmp	r3, #11
 8006088:	d90f      	bls.n	80060aa <_malloc_r+0x7e>
 800608a:	600b      	str	r3, [r1, #0]
 800608c:	50cd      	str	r5, [r1, r3]
 800608e:	18cc      	adds	r4, r1, r3
 8006090:	4630      	mov	r0, r6
 8006092:	f001 fb12 	bl	80076ba <__malloc_unlock>
 8006096:	f104 000b 	add.w	r0, r4, #11
 800609a:	1d23      	adds	r3, r4, #4
 800609c:	f020 0007 	bic.w	r0, r0, #7
 80060a0:	1ac3      	subs	r3, r0, r3
 80060a2:	d0d3      	beq.n	800604c <_malloc_r+0x20>
 80060a4:	425a      	negs	r2, r3
 80060a6:	50e2      	str	r2, [r4, r3]
 80060a8:	e7d0      	b.n	800604c <_malloc_r+0x20>
 80060aa:	428c      	cmp	r4, r1
 80060ac:	684b      	ldr	r3, [r1, #4]
 80060ae:	bf16      	itet	ne
 80060b0:	6063      	strne	r3, [r4, #4]
 80060b2:	6013      	streq	r3, [r2, #0]
 80060b4:	460c      	movne	r4, r1
 80060b6:	e7eb      	b.n	8006090 <_malloc_r+0x64>
 80060b8:	460c      	mov	r4, r1
 80060ba:	6849      	ldr	r1, [r1, #4]
 80060bc:	e7cc      	b.n	8006058 <_malloc_r+0x2c>
 80060be:	1cc4      	adds	r4, r0, #3
 80060c0:	f024 0403 	bic.w	r4, r4, #3
 80060c4:	42a0      	cmp	r0, r4
 80060c6:	d005      	beq.n	80060d4 <_malloc_r+0xa8>
 80060c8:	1a21      	subs	r1, r4, r0
 80060ca:	4630      	mov	r0, r6
 80060cc:	f000 fcae 	bl	8006a2c <_sbrk_r>
 80060d0:	3001      	adds	r0, #1
 80060d2:	d0cf      	beq.n	8006074 <_malloc_r+0x48>
 80060d4:	6025      	str	r5, [r4, #0]
 80060d6:	e7db      	b.n	8006090 <_malloc_r+0x64>
 80060d8:	20020688 	.word	0x20020688
 80060dc:	2002068c 	.word	0x2002068c

080060e0 <__cvt>:
 80060e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060e2:	ed2d 8b02 	vpush	{d8}
 80060e6:	eeb0 8b40 	vmov.f64	d8, d0
 80060ea:	b085      	sub	sp, #20
 80060ec:	4617      	mov	r7, r2
 80060ee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80060f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80060f2:	ee18 2a90 	vmov	r2, s17
 80060f6:	f025 0520 	bic.w	r5, r5, #32
 80060fa:	2a00      	cmp	r2, #0
 80060fc:	bfb6      	itet	lt
 80060fe:	222d      	movlt	r2, #45	; 0x2d
 8006100:	2200      	movge	r2, #0
 8006102:	eeb1 8b40 	vneglt.f64	d8, d0
 8006106:	2d46      	cmp	r5, #70	; 0x46
 8006108:	460c      	mov	r4, r1
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	d004      	beq.n	8006118 <__cvt+0x38>
 800610e:	2d45      	cmp	r5, #69	; 0x45
 8006110:	d100      	bne.n	8006114 <__cvt+0x34>
 8006112:	3401      	adds	r4, #1
 8006114:	2102      	movs	r1, #2
 8006116:	e000      	b.n	800611a <__cvt+0x3a>
 8006118:	2103      	movs	r1, #3
 800611a:	ab03      	add	r3, sp, #12
 800611c:	9301      	str	r3, [sp, #4]
 800611e:	ab02      	add	r3, sp, #8
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	4622      	mov	r2, r4
 8006124:	4633      	mov	r3, r6
 8006126:	eeb0 0b48 	vmov.f64	d0, d8
 800612a:	f000 fd51 	bl	8006bd0 <_dtoa_r>
 800612e:	2d47      	cmp	r5, #71	; 0x47
 8006130:	d101      	bne.n	8006136 <__cvt+0x56>
 8006132:	07fb      	lsls	r3, r7, #31
 8006134:	d51e      	bpl.n	8006174 <__cvt+0x94>
 8006136:	2d46      	cmp	r5, #70	; 0x46
 8006138:	eb00 0304 	add.w	r3, r0, r4
 800613c:	d10c      	bne.n	8006158 <__cvt+0x78>
 800613e:	7802      	ldrb	r2, [r0, #0]
 8006140:	2a30      	cmp	r2, #48	; 0x30
 8006142:	d107      	bne.n	8006154 <__cvt+0x74>
 8006144:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800614c:	bf1c      	itt	ne
 800614e:	f1c4 0401 	rsbne	r4, r4, #1
 8006152:	6034      	strne	r4, [r6, #0]
 8006154:	6832      	ldr	r2, [r6, #0]
 8006156:	4413      	add	r3, r2
 8006158:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800615c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006160:	d007      	beq.n	8006172 <__cvt+0x92>
 8006162:	2130      	movs	r1, #48	; 0x30
 8006164:	9a03      	ldr	r2, [sp, #12]
 8006166:	429a      	cmp	r2, r3
 8006168:	d204      	bcs.n	8006174 <__cvt+0x94>
 800616a:	1c54      	adds	r4, r2, #1
 800616c:	9403      	str	r4, [sp, #12]
 800616e:	7011      	strb	r1, [r2, #0]
 8006170:	e7f8      	b.n	8006164 <__cvt+0x84>
 8006172:	9303      	str	r3, [sp, #12]
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006178:	1a1b      	subs	r3, r3, r0
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	b005      	add	sp, #20
 800617e:	ecbd 8b02 	vpop	{d8}
 8006182:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006184 <__exponent>:
 8006184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006186:	2900      	cmp	r1, #0
 8006188:	4604      	mov	r4, r0
 800618a:	bfba      	itte	lt
 800618c:	4249      	neglt	r1, r1
 800618e:	232d      	movlt	r3, #45	; 0x2d
 8006190:	232b      	movge	r3, #43	; 0x2b
 8006192:	2909      	cmp	r1, #9
 8006194:	f804 2b02 	strb.w	r2, [r4], #2
 8006198:	7043      	strb	r3, [r0, #1]
 800619a:	dd20      	ble.n	80061de <__exponent+0x5a>
 800619c:	f10d 0307 	add.w	r3, sp, #7
 80061a0:	461f      	mov	r7, r3
 80061a2:	260a      	movs	r6, #10
 80061a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80061a8:	fb06 1115 	mls	r1, r6, r5, r1
 80061ac:	3130      	adds	r1, #48	; 0x30
 80061ae:	2d09      	cmp	r5, #9
 80061b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80061b4:	f103 32ff 	add.w	r2, r3, #4294967295
 80061b8:	4629      	mov	r1, r5
 80061ba:	dc09      	bgt.n	80061d0 <__exponent+0x4c>
 80061bc:	3130      	adds	r1, #48	; 0x30
 80061be:	3b02      	subs	r3, #2
 80061c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80061c4:	42bb      	cmp	r3, r7
 80061c6:	4622      	mov	r2, r4
 80061c8:	d304      	bcc.n	80061d4 <__exponent+0x50>
 80061ca:	1a10      	subs	r0, r2, r0
 80061cc:	b003      	add	sp, #12
 80061ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061d0:	4613      	mov	r3, r2
 80061d2:	e7e7      	b.n	80061a4 <__exponent+0x20>
 80061d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061d8:	f804 2b01 	strb.w	r2, [r4], #1
 80061dc:	e7f2      	b.n	80061c4 <__exponent+0x40>
 80061de:	2330      	movs	r3, #48	; 0x30
 80061e0:	4419      	add	r1, r3
 80061e2:	7083      	strb	r3, [r0, #2]
 80061e4:	1d02      	adds	r2, r0, #4
 80061e6:	70c1      	strb	r1, [r0, #3]
 80061e8:	e7ef      	b.n	80061ca <__exponent+0x46>
 80061ea:	0000      	movs	r0, r0
 80061ec:	0000      	movs	r0, r0
	...

080061f0 <_printf_float>:
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	b08d      	sub	sp, #52	; 0x34
 80061f6:	460c      	mov	r4, r1
 80061f8:	4616      	mov	r6, r2
 80061fa:	461f      	mov	r7, r3
 80061fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006200:	4605      	mov	r5, r0
 8006202:	f001 fa31 	bl	8007668 <_localeconv_r>
 8006206:	f8d0 b000 	ldr.w	fp, [r0]
 800620a:	4658      	mov	r0, fp
 800620c:	f7fa f818 	bl	8000240 <strlen>
 8006210:	2300      	movs	r3, #0
 8006212:	930a      	str	r3, [sp, #40]	; 0x28
 8006214:	f8d8 3000 	ldr.w	r3, [r8]
 8006218:	9005      	str	r0, [sp, #20]
 800621a:	3307      	adds	r3, #7
 800621c:	f023 0307 	bic.w	r3, r3, #7
 8006220:	f103 0108 	add.w	r1, r3, #8
 8006224:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006228:	6822      	ldr	r2, [r4, #0]
 800622a:	f8c8 1000 	str.w	r1, [r8]
 800622e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006232:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006236:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 80064c0 <_printf_float+0x2d0>
 800623a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800623e:	eeb0 6bc0 	vabs.f64	d6, d0
 8006242:	eeb4 6b47 	vcmp.f64	d6, d7
 8006246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800624a:	dd24      	ble.n	8006296 <_printf_float+0xa6>
 800624c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006254:	d502      	bpl.n	800625c <_printf_float+0x6c>
 8006256:	232d      	movs	r3, #45	; 0x2d
 8006258:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800625c:	499a      	ldr	r1, [pc, #616]	; (80064c8 <_printf_float+0x2d8>)
 800625e:	4b9b      	ldr	r3, [pc, #620]	; (80064cc <_printf_float+0x2dc>)
 8006260:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006264:	bf8c      	ite	hi
 8006266:	4688      	movhi	r8, r1
 8006268:	4698      	movls	r8, r3
 800626a:	f022 0204 	bic.w	r2, r2, #4
 800626e:	2303      	movs	r3, #3
 8006270:	6123      	str	r3, [r4, #16]
 8006272:	6022      	str	r2, [r4, #0]
 8006274:	f04f 0a00 	mov.w	sl, #0
 8006278:	9700      	str	r7, [sp, #0]
 800627a:	4633      	mov	r3, r6
 800627c:	aa0b      	add	r2, sp, #44	; 0x2c
 800627e:	4621      	mov	r1, r4
 8006280:	4628      	mov	r0, r5
 8006282:	f000 f9e1 	bl	8006648 <_printf_common>
 8006286:	3001      	adds	r0, #1
 8006288:	f040 8089 	bne.w	800639e <_printf_float+0x1ae>
 800628c:	f04f 30ff 	mov.w	r0, #4294967295
 8006290:	b00d      	add	sp, #52	; 0x34
 8006292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006296:	eeb4 0b40 	vcmp.f64	d0, d0
 800629a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800629e:	d702      	bvc.n	80062a6 <_printf_float+0xb6>
 80062a0:	498b      	ldr	r1, [pc, #556]	; (80064d0 <_printf_float+0x2e0>)
 80062a2:	4b8c      	ldr	r3, [pc, #560]	; (80064d4 <_printf_float+0x2e4>)
 80062a4:	e7dc      	b.n	8006260 <_printf_float+0x70>
 80062a6:	6861      	ldr	r1, [r4, #4]
 80062a8:	1c4b      	adds	r3, r1, #1
 80062aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062ae:	ab0a      	add	r3, sp, #40	; 0x28
 80062b0:	a809      	add	r0, sp, #36	; 0x24
 80062b2:	d13b      	bne.n	800632c <_printf_float+0x13c>
 80062b4:	2106      	movs	r1, #6
 80062b6:	6061      	str	r1, [r4, #4]
 80062b8:	f04f 0c00 	mov.w	ip, #0
 80062bc:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80062c0:	e9cd 0900 	strd	r0, r9, [sp]
 80062c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80062c8:	6022      	str	r2, [r4, #0]
 80062ca:	6861      	ldr	r1, [r4, #4]
 80062cc:	4628      	mov	r0, r5
 80062ce:	f7ff ff07 	bl	80060e0 <__cvt>
 80062d2:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 80062d6:	2b47      	cmp	r3, #71	; 0x47
 80062d8:	4680      	mov	r8, r0
 80062da:	d109      	bne.n	80062f0 <_printf_float+0x100>
 80062dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062de:	1cd8      	adds	r0, r3, #3
 80062e0:	db02      	blt.n	80062e8 <_printf_float+0xf8>
 80062e2:	6862      	ldr	r2, [r4, #4]
 80062e4:	4293      	cmp	r3, r2
 80062e6:	dd47      	ble.n	8006378 <_printf_float+0x188>
 80062e8:	f1a9 0902 	sub.w	r9, r9, #2
 80062ec:	fa5f f989 	uxtb.w	r9, r9
 80062f0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80062f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062f6:	d824      	bhi.n	8006342 <_printf_float+0x152>
 80062f8:	3901      	subs	r1, #1
 80062fa:	464a      	mov	r2, r9
 80062fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006300:	9109      	str	r1, [sp, #36]	; 0x24
 8006302:	f7ff ff3f 	bl	8006184 <__exponent>
 8006306:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006308:	1813      	adds	r3, r2, r0
 800630a:	2a01      	cmp	r2, #1
 800630c:	4682      	mov	sl, r0
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	dc02      	bgt.n	8006318 <_printf_float+0x128>
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	07d1      	lsls	r1, r2, #31
 8006316:	d501      	bpl.n	800631c <_printf_float+0x12c>
 8006318:	3301      	adds	r3, #1
 800631a:	6123      	str	r3, [r4, #16]
 800631c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006320:	2b00      	cmp	r3, #0
 8006322:	d0a9      	beq.n	8006278 <_printf_float+0x88>
 8006324:	232d      	movs	r3, #45	; 0x2d
 8006326:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800632a:	e7a5      	b.n	8006278 <_printf_float+0x88>
 800632c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8006330:	f000 8178 	beq.w	8006624 <_printf_float+0x434>
 8006334:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006338:	d1be      	bne.n	80062b8 <_printf_float+0xc8>
 800633a:	2900      	cmp	r1, #0
 800633c:	d1bc      	bne.n	80062b8 <_printf_float+0xc8>
 800633e:	2101      	movs	r1, #1
 8006340:	e7b9      	b.n	80062b6 <_printf_float+0xc6>
 8006342:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006346:	d119      	bne.n	800637c <_printf_float+0x18c>
 8006348:	2900      	cmp	r1, #0
 800634a:	6863      	ldr	r3, [r4, #4]
 800634c:	dd0c      	ble.n	8006368 <_printf_float+0x178>
 800634e:	6121      	str	r1, [r4, #16]
 8006350:	b913      	cbnz	r3, 8006358 <_printf_float+0x168>
 8006352:	6822      	ldr	r2, [r4, #0]
 8006354:	07d2      	lsls	r2, r2, #31
 8006356:	d502      	bpl.n	800635e <_printf_float+0x16e>
 8006358:	3301      	adds	r3, #1
 800635a:	440b      	add	r3, r1
 800635c:	6123      	str	r3, [r4, #16]
 800635e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006360:	65a3      	str	r3, [r4, #88]	; 0x58
 8006362:	f04f 0a00 	mov.w	sl, #0
 8006366:	e7d9      	b.n	800631c <_printf_float+0x12c>
 8006368:	b913      	cbnz	r3, 8006370 <_printf_float+0x180>
 800636a:	6822      	ldr	r2, [r4, #0]
 800636c:	07d0      	lsls	r0, r2, #31
 800636e:	d501      	bpl.n	8006374 <_printf_float+0x184>
 8006370:	3302      	adds	r3, #2
 8006372:	e7f3      	b.n	800635c <_printf_float+0x16c>
 8006374:	2301      	movs	r3, #1
 8006376:	e7f1      	b.n	800635c <_printf_float+0x16c>
 8006378:	f04f 0967 	mov.w	r9, #103	; 0x67
 800637c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006380:	4293      	cmp	r3, r2
 8006382:	db05      	blt.n	8006390 <_printf_float+0x1a0>
 8006384:	6822      	ldr	r2, [r4, #0]
 8006386:	6123      	str	r3, [r4, #16]
 8006388:	07d1      	lsls	r1, r2, #31
 800638a:	d5e8      	bpl.n	800635e <_printf_float+0x16e>
 800638c:	3301      	adds	r3, #1
 800638e:	e7e5      	b.n	800635c <_printf_float+0x16c>
 8006390:	2b00      	cmp	r3, #0
 8006392:	bfd4      	ite	le
 8006394:	f1c3 0302 	rsble	r3, r3, #2
 8006398:	2301      	movgt	r3, #1
 800639a:	4413      	add	r3, r2
 800639c:	e7de      	b.n	800635c <_printf_float+0x16c>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	055a      	lsls	r2, r3, #21
 80063a2:	d407      	bmi.n	80063b4 <_printf_float+0x1c4>
 80063a4:	6923      	ldr	r3, [r4, #16]
 80063a6:	4642      	mov	r2, r8
 80063a8:	4631      	mov	r1, r6
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	d12a      	bne.n	8006408 <_printf_float+0x218>
 80063b2:	e76b      	b.n	800628c <_printf_float+0x9c>
 80063b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80063b8:	f240 80de 	bls.w	8006578 <_printf_float+0x388>
 80063bc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80063c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80063c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c8:	d133      	bne.n	8006432 <_printf_float+0x242>
 80063ca:	2301      	movs	r3, #1
 80063cc:	4a42      	ldr	r2, [pc, #264]	; (80064d8 <_printf_float+0x2e8>)
 80063ce:	4631      	mov	r1, r6
 80063d0:	4628      	mov	r0, r5
 80063d2:	47b8      	blx	r7
 80063d4:	3001      	adds	r0, #1
 80063d6:	f43f af59 	beq.w	800628c <_printf_float+0x9c>
 80063da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063de:	429a      	cmp	r2, r3
 80063e0:	db02      	blt.n	80063e8 <_printf_float+0x1f8>
 80063e2:	6823      	ldr	r3, [r4, #0]
 80063e4:	07d8      	lsls	r0, r3, #31
 80063e6:	d50f      	bpl.n	8006408 <_printf_float+0x218>
 80063e8:	9b05      	ldr	r3, [sp, #20]
 80063ea:	465a      	mov	r2, fp
 80063ec:	4631      	mov	r1, r6
 80063ee:	4628      	mov	r0, r5
 80063f0:	47b8      	blx	r7
 80063f2:	3001      	adds	r0, #1
 80063f4:	f43f af4a 	beq.w	800628c <_printf_float+0x9c>
 80063f8:	f04f 0800 	mov.w	r8, #0
 80063fc:	f104 091a 	add.w	r9, r4, #26
 8006400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006402:	3b01      	subs	r3, #1
 8006404:	4543      	cmp	r3, r8
 8006406:	dc09      	bgt.n	800641c <_printf_float+0x22c>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	079b      	lsls	r3, r3, #30
 800640c:	f100 8105 	bmi.w	800661a <_printf_float+0x42a>
 8006410:	68e0      	ldr	r0, [r4, #12]
 8006412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006414:	4298      	cmp	r0, r3
 8006416:	bfb8      	it	lt
 8006418:	4618      	movlt	r0, r3
 800641a:	e739      	b.n	8006290 <_printf_float+0xa0>
 800641c:	2301      	movs	r3, #1
 800641e:	464a      	mov	r2, r9
 8006420:	4631      	mov	r1, r6
 8006422:	4628      	mov	r0, r5
 8006424:	47b8      	blx	r7
 8006426:	3001      	adds	r0, #1
 8006428:	f43f af30 	beq.w	800628c <_printf_float+0x9c>
 800642c:	f108 0801 	add.w	r8, r8, #1
 8006430:	e7e6      	b.n	8006400 <_printf_float+0x210>
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	dc2b      	bgt.n	8006490 <_printf_float+0x2a0>
 8006438:	2301      	movs	r3, #1
 800643a:	4a27      	ldr	r2, [pc, #156]	; (80064d8 <_printf_float+0x2e8>)
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f af22 	beq.w	800628c <_printf_float+0x9c>
 8006448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644a:	b923      	cbnz	r3, 8006456 <_printf_float+0x266>
 800644c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800644e:	b913      	cbnz	r3, 8006456 <_printf_float+0x266>
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	07d9      	lsls	r1, r3, #31
 8006454:	d5d8      	bpl.n	8006408 <_printf_float+0x218>
 8006456:	9b05      	ldr	r3, [sp, #20]
 8006458:	465a      	mov	r2, fp
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f af13 	beq.w	800628c <_printf_float+0x9c>
 8006466:	f04f 0900 	mov.w	r9, #0
 800646a:	f104 0a1a 	add.w	sl, r4, #26
 800646e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006470:	425b      	negs	r3, r3
 8006472:	454b      	cmp	r3, r9
 8006474:	dc01      	bgt.n	800647a <_printf_float+0x28a>
 8006476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006478:	e795      	b.n	80063a6 <_printf_float+0x1b6>
 800647a:	2301      	movs	r3, #1
 800647c:	4652      	mov	r2, sl
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f af01 	beq.w	800628c <_printf_float+0x9c>
 800648a:	f109 0901 	add.w	r9, r9, #1
 800648e:	e7ee      	b.n	800646e <_printf_float+0x27e>
 8006490:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006492:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006494:	429a      	cmp	r2, r3
 8006496:	bfa8      	it	ge
 8006498:	461a      	movge	r2, r3
 800649a:	2a00      	cmp	r2, #0
 800649c:	4691      	mov	r9, r2
 800649e:	dd07      	ble.n	80064b0 <_printf_float+0x2c0>
 80064a0:	4613      	mov	r3, r2
 80064a2:	4631      	mov	r1, r6
 80064a4:	4642      	mov	r2, r8
 80064a6:	4628      	mov	r0, r5
 80064a8:	47b8      	blx	r7
 80064aa:	3001      	adds	r0, #1
 80064ac:	f43f aeee 	beq.w	800628c <_printf_float+0x9c>
 80064b0:	f104 031a 	add.w	r3, r4, #26
 80064b4:	f04f 0a00 	mov.w	sl, #0
 80064b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064bc:	9307      	str	r3, [sp, #28]
 80064be:	e017      	b.n	80064f0 <_printf_float+0x300>
 80064c0:	ffffffff 	.word	0xffffffff
 80064c4:	7fefffff 	.word	0x7fefffff
 80064c8:	080082fc 	.word	0x080082fc
 80064cc:	080082f8 	.word	0x080082f8
 80064d0:	08008304 	.word	0x08008304
 80064d4:	08008300 	.word	0x08008300
 80064d8:	08008308 	.word	0x08008308
 80064dc:	2301      	movs	r3, #1
 80064de:	9a07      	ldr	r2, [sp, #28]
 80064e0:	4631      	mov	r1, r6
 80064e2:	4628      	mov	r0, r5
 80064e4:	47b8      	blx	r7
 80064e6:	3001      	adds	r0, #1
 80064e8:	f43f aed0 	beq.w	800628c <_printf_float+0x9c>
 80064ec:	f10a 0a01 	add.w	sl, sl, #1
 80064f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064f2:	9306      	str	r3, [sp, #24]
 80064f4:	eba3 0309 	sub.w	r3, r3, r9
 80064f8:	4553      	cmp	r3, sl
 80064fa:	dcef      	bgt.n	80064dc <_printf_float+0x2ec>
 80064fc:	9b06      	ldr	r3, [sp, #24]
 80064fe:	4498      	add	r8, r3
 8006500:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006504:	429a      	cmp	r2, r3
 8006506:	db15      	blt.n	8006534 <_printf_float+0x344>
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	07da      	lsls	r2, r3, #31
 800650c:	d412      	bmi.n	8006534 <_printf_float+0x344>
 800650e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006510:	9a06      	ldr	r2, [sp, #24]
 8006512:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006514:	1a9a      	subs	r2, r3, r2
 8006516:	eba3 0a01 	sub.w	sl, r3, r1
 800651a:	4592      	cmp	sl, r2
 800651c:	bfa8      	it	ge
 800651e:	4692      	movge	sl, r2
 8006520:	f1ba 0f00 	cmp.w	sl, #0
 8006524:	dc0e      	bgt.n	8006544 <_printf_float+0x354>
 8006526:	f04f 0800 	mov.w	r8, #0
 800652a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800652e:	f104 091a 	add.w	r9, r4, #26
 8006532:	e019      	b.n	8006568 <_printf_float+0x378>
 8006534:	9b05      	ldr	r3, [sp, #20]
 8006536:	465a      	mov	r2, fp
 8006538:	4631      	mov	r1, r6
 800653a:	4628      	mov	r0, r5
 800653c:	47b8      	blx	r7
 800653e:	3001      	adds	r0, #1
 8006540:	d1e5      	bne.n	800650e <_printf_float+0x31e>
 8006542:	e6a3      	b.n	800628c <_printf_float+0x9c>
 8006544:	4653      	mov	r3, sl
 8006546:	4642      	mov	r2, r8
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	d1e9      	bne.n	8006526 <_printf_float+0x336>
 8006552:	e69b      	b.n	800628c <_printf_float+0x9c>
 8006554:	2301      	movs	r3, #1
 8006556:	464a      	mov	r2, r9
 8006558:	4631      	mov	r1, r6
 800655a:	4628      	mov	r0, r5
 800655c:	47b8      	blx	r7
 800655e:	3001      	adds	r0, #1
 8006560:	f43f ae94 	beq.w	800628c <_printf_float+0x9c>
 8006564:	f108 0801 	add.w	r8, r8, #1
 8006568:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	eba3 030a 	sub.w	r3, r3, sl
 8006572:	4543      	cmp	r3, r8
 8006574:	dcee      	bgt.n	8006554 <_printf_float+0x364>
 8006576:	e747      	b.n	8006408 <_printf_float+0x218>
 8006578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800657a:	2a01      	cmp	r2, #1
 800657c:	dc01      	bgt.n	8006582 <_printf_float+0x392>
 800657e:	07db      	lsls	r3, r3, #31
 8006580:	d539      	bpl.n	80065f6 <_printf_float+0x406>
 8006582:	2301      	movs	r3, #1
 8006584:	4642      	mov	r2, r8
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f ae7d 	beq.w	800628c <_printf_float+0x9c>
 8006592:	9b05      	ldr	r3, [sp, #20]
 8006594:	465a      	mov	r2, fp
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	47b8      	blx	r7
 800659c:	3001      	adds	r0, #1
 800659e:	f108 0801 	add.w	r8, r8, #1
 80065a2:	f43f ae73 	beq.w	800628c <_printf_float+0x9c>
 80065a6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80065aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80065b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80065b8:	d018      	beq.n	80065ec <_printf_float+0x3fc>
 80065ba:	4642      	mov	r2, r8
 80065bc:	4631      	mov	r1, r6
 80065be:	4628      	mov	r0, r5
 80065c0:	47b8      	blx	r7
 80065c2:	3001      	adds	r0, #1
 80065c4:	d10e      	bne.n	80065e4 <_printf_float+0x3f4>
 80065c6:	e661      	b.n	800628c <_printf_float+0x9c>
 80065c8:	2301      	movs	r3, #1
 80065ca:	464a      	mov	r2, r9
 80065cc:	4631      	mov	r1, r6
 80065ce:	4628      	mov	r0, r5
 80065d0:	47b8      	blx	r7
 80065d2:	3001      	adds	r0, #1
 80065d4:	f43f ae5a 	beq.w	800628c <_printf_float+0x9c>
 80065d8:	f108 0801 	add.w	r8, r8, #1
 80065dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065de:	3b01      	subs	r3, #1
 80065e0:	4543      	cmp	r3, r8
 80065e2:	dcf1      	bgt.n	80065c8 <_printf_float+0x3d8>
 80065e4:	4653      	mov	r3, sl
 80065e6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065ea:	e6dd      	b.n	80063a8 <_printf_float+0x1b8>
 80065ec:	f04f 0800 	mov.w	r8, #0
 80065f0:	f104 091a 	add.w	r9, r4, #26
 80065f4:	e7f2      	b.n	80065dc <_printf_float+0x3ec>
 80065f6:	2301      	movs	r3, #1
 80065f8:	e7df      	b.n	80065ba <_printf_float+0x3ca>
 80065fa:	2301      	movs	r3, #1
 80065fc:	464a      	mov	r2, r9
 80065fe:	4631      	mov	r1, r6
 8006600:	4628      	mov	r0, r5
 8006602:	47b8      	blx	r7
 8006604:	3001      	adds	r0, #1
 8006606:	f43f ae41 	beq.w	800628c <_printf_float+0x9c>
 800660a:	f108 0801 	add.w	r8, r8, #1
 800660e:	68e3      	ldr	r3, [r4, #12]
 8006610:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006612:	1a9b      	subs	r3, r3, r2
 8006614:	4543      	cmp	r3, r8
 8006616:	dcf0      	bgt.n	80065fa <_printf_float+0x40a>
 8006618:	e6fa      	b.n	8006410 <_printf_float+0x220>
 800661a:	f04f 0800 	mov.w	r8, #0
 800661e:	f104 0919 	add.w	r9, r4, #25
 8006622:	e7f4      	b.n	800660e <_printf_float+0x41e>
 8006624:	2900      	cmp	r1, #0
 8006626:	f43f ae8a 	beq.w	800633e <_printf_float+0x14e>
 800662a:	f04f 0c00 	mov.w	ip, #0
 800662e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8006632:	e9cd 0900 	strd	r0, r9, [sp]
 8006636:	6022      	str	r2, [r4, #0]
 8006638:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800663c:	4628      	mov	r0, r5
 800663e:	f7ff fd4f 	bl	80060e0 <__cvt>
 8006642:	4680      	mov	r8, r0
 8006644:	e64a      	b.n	80062dc <_printf_float+0xec>
 8006646:	bf00      	nop

08006648 <_printf_common>:
 8006648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800664c:	4691      	mov	r9, r2
 800664e:	461f      	mov	r7, r3
 8006650:	688a      	ldr	r2, [r1, #8]
 8006652:	690b      	ldr	r3, [r1, #16]
 8006654:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006658:	4293      	cmp	r3, r2
 800665a:	bfb8      	it	lt
 800665c:	4613      	movlt	r3, r2
 800665e:	f8c9 3000 	str.w	r3, [r9]
 8006662:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006666:	4606      	mov	r6, r0
 8006668:	460c      	mov	r4, r1
 800666a:	b112      	cbz	r2, 8006672 <_printf_common+0x2a>
 800666c:	3301      	adds	r3, #1
 800666e:	f8c9 3000 	str.w	r3, [r9]
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	0699      	lsls	r1, r3, #26
 8006676:	bf42      	ittt	mi
 8006678:	f8d9 3000 	ldrmi.w	r3, [r9]
 800667c:	3302      	addmi	r3, #2
 800667e:	f8c9 3000 	strmi.w	r3, [r9]
 8006682:	6825      	ldr	r5, [r4, #0]
 8006684:	f015 0506 	ands.w	r5, r5, #6
 8006688:	d107      	bne.n	800669a <_printf_common+0x52>
 800668a:	f104 0a19 	add.w	sl, r4, #25
 800668e:	68e3      	ldr	r3, [r4, #12]
 8006690:	f8d9 2000 	ldr.w	r2, [r9]
 8006694:	1a9b      	subs	r3, r3, r2
 8006696:	42ab      	cmp	r3, r5
 8006698:	dc28      	bgt.n	80066ec <_printf_common+0xa4>
 800669a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800669e:	6822      	ldr	r2, [r4, #0]
 80066a0:	3300      	adds	r3, #0
 80066a2:	bf18      	it	ne
 80066a4:	2301      	movne	r3, #1
 80066a6:	0692      	lsls	r2, r2, #26
 80066a8:	d42d      	bmi.n	8006706 <_printf_common+0xbe>
 80066aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066ae:	4639      	mov	r1, r7
 80066b0:	4630      	mov	r0, r6
 80066b2:	47c0      	blx	r8
 80066b4:	3001      	adds	r0, #1
 80066b6:	d020      	beq.n	80066fa <_printf_common+0xb2>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	68e5      	ldr	r5, [r4, #12]
 80066bc:	f8d9 2000 	ldr.w	r2, [r9]
 80066c0:	f003 0306 	and.w	r3, r3, #6
 80066c4:	2b04      	cmp	r3, #4
 80066c6:	bf08      	it	eq
 80066c8:	1aad      	subeq	r5, r5, r2
 80066ca:	68a3      	ldr	r3, [r4, #8]
 80066cc:	6922      	ldr	r2, [r4, #16]
 80066ce:	bf0c      	ite	eq
 80066d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066d4:	2500      	movne	r5, #0
 80066d6:	4293      	cmp	r3, r2
 80066d8:	bfc4      	itt	gt
 80066da:	1a9b      	subgt	r3, r3, r2
 80066dc:	18ed      	addgt	r5, r5, r3
 80066de:	f04f 0900 	mov.w	r9, #0
 80066e2:	341a      	adds	r4, #26
 80066e4:	454d      	cmp	r5, r9
 80066e6:	d11a      	bne.n	800671e <_printf_common+0xd6>
 80066e8:	2000      	movs	r0, #0
 80066ea:	e008      	b.n	80066fe <_printf_common+0xb6>
 80066ec:	2301      	movs	r3, #1
 80066ee:	4652      	mov	r2, sl
 80066f0:	4639      	mov	r1, r7
 80066f2:	4630      	mov	r0, r6
 80066f4:	47c0      	blx	r8
 80066f6:	3001      	adds	r0, #1
 80066f8:	d103      	bne.n	8006702 <_printf_common+0xba>
 80066fa:	f04f 30ff 	mov.w	r0, #4294967295
 80066fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006702:	3501      	adds	r5, #1
 8006704:	e7c3      	b.n	800668e <_printf_common+0x46>
 8006706:	18e1      	adds	r1, r4, r3
 8006708:	1c5a      	adds	r2, r3, #1
 800670a:	2030      	movs	r0, #48	; 0x30
 800670c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006710:	4422      	add	r2, r4
 8006712:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006716:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800671a:	3302      	adds	r3, #2
 800671c:	e7c5      	b.n	80066aa <_printf_common+0x62>
 800671e:	2301      	movs	r3, #1
 8006720:	4622      	mov	r2, r4
 8006722:	4639      	mov	r1, r7
 8006724:	4630      	mov	r0, r6
 8006726:	47c0      	blx	r8
 8006728:	3001      	adds	r0, #1
 800672a:	d0e6      	beq.n	80066fa <_printf_common+0xb2>
 800672c:	f109 0901 	add.w	r9, r9, #1
 8006730:	e7d8      	b.n	80066e4 <_printf_common+0x9c>
	...

08006734 <_printf_i>:
 8006734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006738:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800673c:	460c      	mov	r4, r1
 800673e:	7e09      	ldrb	r1, [r1, #24]
 8006740:	b085      	sub	sp, #20
 8006742:	296e      	cmp	r1, #110	; 0x6e
 8006744:	4617      	mov	r7, r2
 8006746:	4606      	mov	r6, r0
 8006748:	4698      	mov	r8, r3
 800674a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800674c:	f000 80b3 	beq.w	80068b6 <_printf_i+0x182>
 8006750:	d822      	bhi.n	8006798 <_printf_i+0x64>
 8006752:	2963      	cmp	r1, #99	; 0x63
 8006754:	d036      	beq.n	80067c4 <_printf_i+0x90>
 8006756:	d80a      	bhi.n	800676e <_printf_i+0x3a>
 8006758:	2900      	cmp	r1, #0
 800675a:	f000 80b9 	beq.w	80068d0 <_printf_i+0x19c>
 800675e:	2958      	cmp	r1, #88	; 0x58
 8006760:	f000 8083 	beq.w	800686a <_printf_i+0x136>
 8006764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006768:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800676c:	e032      	b.n	80067d4 <_printf_i+0xa0>
 800676e:	2964      	cmp	r1, #100	; 0x64
 8006770:	d001      	beq.n	8006776 <_printf_i+0x42>
 8006772:	2969      	cmp	r1, #105	; 0x69
 8006774:	d1f6      	bne.n	8006764 <_printf_i+0x30>
 8006776:	6820      	ldr	r0, [r4, #0]
 8006778:	6813      	ldr	r3, [r2, #0]
 800677a:	0605      	lsls	r5, r0, #24
 800677c:	f103 0104 	add.w	r1, r3, #4
 8006780:	d52a      	bpl.n	80067d8 <_printf_i+0xa4>
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6011      	str	r1, [r2, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	da03      	bge.n	8006792 <_printf_i+0x5e>
 800678a:	222d      	movs	r2, #45	; 0x2d
 800678c:	425b      	negs	r3, r3
 800678e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006792:	486f      	ldr	r0, [pc, #444]	; (8006950 <_printf_i+0x21c>)
 8006794:	220a      	movs	r2, #10
 8006796:	e039      	b.n	800680c <_printf_i+0xd8>
 8006798:	2973      	cmp	r1, #115	; 0x73
 800679a:	f000 809d 	beq.w	80068d8 <_printf_i+0x1a4>
 800679e:	d808      	bhi.n	80067b2 <_printf_i+0x7e>
 80067a0:	296f      	cmp	r1, #111	; 0x6f
 80067a2:	d020      	beq.n	80067e6 <_printf_i+0xb2>
 80067a4:	2970      	cmp	r1, #112	; 0x70
 80067a6:	d1dd      	bne.n	8006764 <_printf_i+0x30>
 80067a8:	6823      	ldr	r3, [r4, #0]
 80067aa:	f043 0320 	orr.w	r3, r3, #32
 80067ae:	6023      	str	r3, [r4, #0]
 80067b0:	e003      	b.n	80067ba <_printf_i+0x86>
 80067b2:	2975      	cmp	r1, #117	; 0x75
 80067b4:	d017      	beq.n	80067e6 <_printf_i+0xb2>
 80067b6:	2978      	cmp	r1, #120	; 0x78
 80067b8:	d1d4      	bne.n	8006764 <_printf_i+0x30>
 80067ba:	2378      	movs	r3, #120	; 0x78
 80067bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067c0:	4864      	ldr	r0, [pc, #400]	; (8006954 <_printf_i+0x220>)
 80067c2:	e055      	b.n	8006870 <_printf_i+0x13c>
 80067c4:	6813      	ldr	r3, [r2, #0]
 80067c6:	1d19      	adds	r1, r3, #4
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	6011      	str	r1, [r2, #0]
 80067cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067d4:	2301      	movs	r3, #1
 80067d6:	e08c      	b.n	80068f2 <_printf_i+0x1be>
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6011      	str	r1, [r2, #0]
 80067dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067e0:	bf18      	it	ne
 80067e2:	b21b      	sxthne	r3, r3
 80067e4:	e7cf      	b.n	8006786 <_printf_i+0x52>
 80067e6:	6813      	ldr	r3, [r2, #0]
 80067e8:	6825      	ldr	r5, [r4, #0]
 80067ea:	1d18      	adds	r0, r3, #4
 80067ec:	6010      	str	r0, [r2, #0]
 80067ee:	0628      	lsls	r0, r5, #24
 80067f0:	d501      	bpl.n	80067f6 <_printf_i+0xc2>
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	e002      	b.n	80067fc <_printf_i+0xc8>
 80067f6:	0668      	lsls	r0, r5, #25
 80067f8:	d5fb      	bpl.n	80067f2 <_printf_i+0xbe>
 80067fa:	881b      	ldrh	r3, [r3, #0]
 80067fc:	4854      	ldr	r0, [pc, #336]	; (8006950 <_printf_i+0x21c>)
 80067fe:	296f      	cmp	r1, #111	; 0x6f
 8006800:	bf14      	ite	ne
 8006802:	220a      	movne	r2, #10
 8006804:	2208      	moveq	r2, #8
 8006806:	2100      	movs	r1, #0
 8006808:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800680c:	6865      	ldr	r5, [r4, #4]
 800680e:	60a5      	str	r5, [r4, #8]
 8006810:	2d00      	cmp	r5, #0
 8006812:	f2c0 8095 	blt.w	8006940 <_printf_i+0x20c>
 8006816:	6821      	ldr	r1, [r4, #0]
 8006818:	f021 0104 	bic.w	r1, r1, #4
 800681c:	6021      	str	r1, [r4, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d13d      	bne.n	800689e <_printf_i+0x16a>
 8006822:	2d00      	cmp	r5, #0
 8006824:	f040 808e 	bne.w	8006944 <_printf_i+0x210>
 8006828:	4665      	mov	r5, ip
 800682a:	2a08      	cmp	r2, #8
 800682c:	d10b      	bne.n	8006846 <_printf_i+0x112>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	07db      	lsls	r3, r3, #31
 8006832:	d508      	bpl.n	8006846 <_printf_i+0x112>
 8006834:	6923      	ldr	r3, [r4, #16]
 8006836:	6862      	ldr	r2, [r4, #4]
 8006838:	429a      	cmp	r2, r3
 800683a:	bfde      	ittt	le
 800683c:	2330      	movle	r3, #48	; 0x30
 800683e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006842:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006846:	ebac 0305 	sub.w	r3, ip, r5
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	f8cd 8000 	str.w	r8, [sp]
 8006850:	463b      	mov	r3, r7
 8006852:	aa03      	add	r2, sp, #12
 8006854:	4621      	mov	r1, r4
 8006856:	4630      	mov	r0, r6
 8006858:	f7ff fef6 	bl	8006648 <_printf_common>
 800685c:	3001      	adds	r0, #1
 800685e:	d14d      	bne.n	80068fc <_printf_i+0x1c8>
 8006860:	f04f 30ff 	mov.w	r0, #4294967295
 8006864:	b005      	add	sp, #20
 8006866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800686a:	4839      	ldr	r0, [pc, #228]	; (8006950 <_printf_i+0x21c>)
 800686c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006870:	6813      	ldr	r3, [r2, #0]
 8006872:	6821      	ldr	r1, [r4, #0]
 8006874:	1d1d      	adds	r5, r3, #4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6015      	str	r5, [r2, #0]
 800687a:	060a      	lsls	r2, r1, #24
 800687c:	d50b      	bpl.n	8006896 <_printf_i+0x162>
 800687e:	07ca      	lsls	r2, r1, #31
 8006880:	bf44      	itt	mi
 8006882:	f041 0120 	orrmi.w	r1, r1, #32
 8006886:	6021      	strmi	r1, [r4, #0]
 8006888:	b91b      	cbnz	r3, 8006892 <_printf_i+0x15e>
 800688a:	6822      	ldr	r2, [r4, #0]
 800688c:	f022 0220 	bic.w	r2, r2, #32
 8006890:	6022      	str	r2, [r4, #0]
 8006892:	2210      	movs	r2, #16
 8006894:	e7b7      	b.n	8006806 <_printf_i+0xd2>
 8006896:	064d      	lsls	r5, r1, #25
 8006898:	bf48      	it	mi
 800689a:	b29b      	uxthmi	r3, r3
 800689c:	e7ef      	b.n	800687e <_printf_i+0x14a>
 800689e:	4665      	mov	r5, ip
 80068a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80068a4:	fb02 3311 	mls	r3, r2, r1, r3
 80068a8:	5cc3      	ldrb	r3, [r0, r3]
 80068aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80068ae:	460b      	mov	r3, r1
 80068b0:	2900      	cmp	r1, #0
 80068b2:	d1f5      	bne.n	80068a0 <_printf_i+0x16c>
 80068b4:	e7b9      	b.n	800682a <_printf_i+0xf6>
 80068b6:	6813      	ldr	r3, [r2, #0]
 80068b8:	6825      	ldr	r5, [r4, #0]
 80068ba:	6961      	ldr	r1, [r4, #20]
 80068bc:	1d18      	adds	r0, r3, #4
 80068be:	6010      	str	r0, [r2, #0]
 80068c0:	0628      	lsls	r0, r5, #24
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	d501      	bpl.n	80068ca <_printf_i+0x196>
 80068c6:	6019      	str	r1, [r3, #0]
 80068c8:	e002      	b.n	80068d0 <_printf_i+0x19c>
 80068ca:	066a      	lsls	r2, r5, #25
 80068cc:	d5fb      	bpl.n	80068c6 <_printf_i+0x192>
 80068ce:	8019      	strh	r1, [r3, #0]
 80068d0:	2300      	movs	r3, #0
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	4665      	mov	r5, ip
 80068d6:	e7b9      	b.n	800684c <_printf_i+0x118>
 80068d8:	6813      	ldr	r3, [r2, #0]
 80068da:	1d19      	adds	r1, r3, #4
 80068dc:	6011      	str	r1, [r2, #0]
 80068de:	681d      	ldr	r5, [r3, #0]
 80068e0:	6862      	ldr	r2, [r4, #4]
 80068e2:	2100      	movs	r1, #0
 80068e4:	4628      	mov	r0, r5
 80068e6:	f7f9 fcb3 	bl	8000250 <memchr>
 80068ea:	b108      	cbz	r0, 80068f0 <_printf_i+0x1bc>
 80068ec:	1b40      	subs	r0, r0, r5
 80068ee:	6060      	str	r0, [r4, #4]
 80068f0:	6863      	ldr	r3, [r4, #4]
 80068f2:	6123      	str	r3, [r4, #16]
 80068f4:	2300      	movs	r3, #0
 80068f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068fa:	e7a7      	b.n	800684c <_printf_i+0x118>
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	462a      	mov	r2, r5
 8006900:	4639      	mov	r1, r7
 8006902:	4630      	mov	r0, r6
 8006904:	47c0      	blx	r8
 8006906:	3001      	adds	r0, #1
 8006908:	d0aa      	beq.n	8006860 <_printf_i+0x12c>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	079b      	lsls	r3, r3, #30
 800690e:	d413      	bmi.n	8006938 <_printf_i+0x204>
 8006910:	68e0      	ldr	r0, [r4, #12]
 8006912:	9b03      	ldr	r3, [sp, #12]
 8006914:	4298      	cmp	r0, r3
 8006916:	bfb8      	it	lt
 8006918:	4618      	movlt	r0, r3
 800691a:	e7a3      	b.n	8006864 <_printf_i+0x130>
 800691c:	2301      	movs	r3, #1
 800691e:	464a      	mov	r2, r9
 8006920:	4639      	mov	r1, r7
 8006922:	4630      	mov	r0, r6
 8006924:	47c0      	blx	r8
 8006926:	3001      	adds	r0, #1
 8006928:	d09a      	beq.n	8006860 <_printf_i+0x12c>
 800692a:	3501      	adds	r5, #1
 800692c:	68e3      	ldr	r3, [r4, #12]
 800692e:	9a03      	ldr	r2, [sp, #12]
 8006930:	1a9b      	subs	r3, r3, r2
 8006932:	42ab      	cmp	r3, r5
 8006934:	dcf2      	bgt.n	800691c <_printf_i+0x1e8>
 8006936:	e7eb      	b.n	8006910 <_printf_i+0x1dc>
 8006938:	2500      	movs	r5, #0
 800693a:	f104 0919 	add.w	r9, r4, #25
 800693e:	e7f5      	b.n	800692c <_printf_i+0x1f8>
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1ac      	bne.n	800689e <_printf_i+0x16a>
 8006944:	7803      	ldrb	r3, [r0, #0]
 8006946:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800694a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800694e:	e76c      	b.n	800682a <_printf_i+0xf6>
 8006950:	0800830a 	.word	0x0800830a
 8006954:	0800831b 	.word	0x0800831b

08006958 <cleanup_glue>:
 8006958:	b538      	push	{r3, r4, r5, lr}
 800695a:	460c      	mov	r4, r1
 800695c:	6809      	ldr	r1, [r1, #0]
 800695e:	4605      	mov	r5, r0
 8006960:	b109      	cbz	r1, 8006966 <cleanup_glue+0xe>
 8006962:	f7ff fff9 	bl	8006958 <cleanup_glue>
 8006966:	4621      	mov	r1, r4
 8006968:	4628      	mov	r0, r5
 800696a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800696e:	f001 b98f 	b.w	8007c90 <_free_r>
	...

08006974 <_reclaim_reent>:
 8006974:	4b2c      	ldr	r3, [pc, #176]	; (8006a28 <_reclaim_reent+0xb4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4283      	cmp	r3, r0
 800697a:	b570      	push	{r4, r5, r6, lr}
 800697c:	4604      	mov	r4, r0
 800697e:	d051      	beq.n	8006a24 <_reclaim_reent+0xb0>
 8006980:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006982:	b143      	cbz	r3, 8006996 <_reclaim_reent+0x22>
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d14a      	bne.n	8006a20 <_reclaim_reent+0xac>
 800698a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800698c:	6819      	ldr	r1, [r3, #0]
 800698e:	b111      	cbz	r1, 8006996 <_reclaim_reent+0x22>
 8006990:	4620      	mov	r0, r4
 8006992:	f001 f97d 	bl	8007c90 <_free_r>
 8006996:	6961      	ldr	r1, [r4, #20]
 8006998:	b111      	cbz	r1, 80069a0 <_reclaim_reent+0x2c>
 800699a:	4620      	mov	r0, r4
 800699c:	f001 f978 	bl	8007c90 <_free_r>
 80069a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80069a2:	b111      	cbz	r1, 80069aa <_reclaim_reent+0x36>
 80069a4:	4620      	mov	r0, r4
 80069a6:	f001 f973 	bl	8007c90 <_free_r>
 80069aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069ac:	b111      	cbz	r1, 80069b4 <_reclaim_reent+0x40>
 80069ae:	4620      	mov	r0, r4
 80069b0:	f001 f96e 	bl	8007c90 <_free_r>
 80069b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80069b6:	b111      	cbz	r1, 80069be <_reclaim_reent+0x4a>
 80069b8:	4620      	mov	r0, r4
 80069ba:	f001 f969 	bl	8007c90 <_free_r>
 80069be:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80069c0:	b111      	cbz	r1, 80069c8 <_reclaim_reent+0x54>
 80069c2:	4620      	mov	r0, r4
 80069c4:	f001 f964 	bl	8007c90 <_free_r>
 80069c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80069ca:	b111      	cbz	r1, 80069d2 <_reclaim_reent+0x5e>
 80069cc:	4620      	mov	r0, r4
 80069ce:	f001 f95f 	bl	8007c90 <_free_r>
 80069d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80069d4:	b111      	cbz	r1, 80069dc <_reclaim_reent+0x68>
 80069d6:	4620      	mov	r0, r4
 80069d8:	f001 f95a 	bl	8007c90 <_free_r>
 80069dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069de:	b111      	cbz	r1, 80069e6 <_reclaim_reent+0x72>
 80069e0:	4620      	mov	r0, r4
 80069e2:	f001 f955 	bl	8007c90 <_free_r>
 80069e6:	69a3      	ldr	r3, [r4, #24]
 80069e8:	b1e3      	cbz	r3, 8006a24 <_reclaim_reent+0xb0>
 80069ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80069ec:	4620      	mov	r0, r4
 80069ee:	4798      	blx	r3
 80069f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80069f2:	b1b9      	cbz	r1, 8006a24 <_reclaim_reent+0xb0>
 80069f4:	4620      	mov	r0, r4
 80069f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80069fa:	f7ff bfad 	b.w	8006958 <cleanup_glue>
 80069fe:	5949      	ldr	r1, [r1, r5]
 8006a00:	b941      	cbnz	r1, 8006a14 <_reclaim_reent+0xa0>
 8006a02:	3504      	adds	r5, #4
 8006a04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a06:	2d80      	cmp	r5, #128	; 0x80
 8006a08:	68d9      	ldr	r1, [r3, #12]
 8006a0a:	d1f8      	bne.n	80069fe <_reclaim_reent+0x8a>
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f001 f93f 	bl	8007c90 <_free_r>
 8006a12:	e7ba      	b.n	800698a <_reclaim_reent+0x16>
 8006a14:	680e      	ldr	r6, [r1, #0]
 8006a16:	4620      	mov	r0, r4
 8006a18:	f001 f93a 	bl	8007c90 <_free_r>
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	e7ef      	b.n	8006a00 <_reclaim_reent+0x8c>
 8006a20:	2500      	movs	r5, #0
 8006a22:	e7ef      	b.n	8006a04 <_reclaim_reent+0x90>
 8006a24:	bd70      	pop	{r4, r5, r6, pc}
 8006a26:	bf00      	nop
 8006a28:	2000003c 	.word	0x2000003c

08006a2c <_sbrk_r>:
 8006a2c:	b538      	push	{r3, r4, r5, lr}
 8006a2e:	4c06      	ldr	r4, [pc, #24]	; (8006a48 <_sbrk_r+0x1c>)
 8006a30:	2300      	movs	r3, #0
 8006a32:	4605      	mov	r5, r0
 8006a34:	4608      	mov	r0, r1
 8006a36:	6023      	str	r3, [r4, #0]
 8006a38:	f7fa f92e 	bl	8000c98 <_sbrk>
 8006a3c:	1c43      	adds	r3, r0, #1
 8006a3e:	d102      	bne.n	8006a46 <_sbrk_r+0x1a>
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	b103      	cbz	r3, 8006a46 <_sbrk_r+0x1a>
 8006a44:	602b      	str	r3, [r5, #0]
 8006a46:	bd38      	pop	{r3, r4, r5, pc}
 8006a48:	200207a4 	.word	0x200207a4

08006a4c <sniprintf>:
 8006a4c:	b40c      	push	{r2, r3}
 8006a4e:	b530      	push	{r4, r5, lr}
 8006a50:	4b17      	ldr	r3, [pc, #92]	; (8006ab0 <sniprintf+0x64>)
 8006a52:	1e0c      	subs	r4, r1, #0
 8006a54:	b09d      	sub	sp, #116	; 0x74
 8006a56:	681d      	ldr	r5, [r3, #0]
 8006a58:	da08      	bge.n	8006a6c <sniprintf+0x20>
 8006a5a:	238b      	movs	r3, #139	; 0x8b
 8006a5c:	602b      	str	r3, [r5, #0]
 8006a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a62:	b01d      	add	sp, #116	; 0x74
 8006a64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a68:	b002      	add	sp, #8
 8006a6a:	4770      	bx	lr
 8006a6c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a70:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a74:	bf14      	ite	ne
 8006a76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a7a:	4623      	moveq	r3, r4
 8006a7c:	9304      	str	r3, [sp, #16]
 8006a7e:	9307      	str	r3, [sp, #28]
 8006a80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a84:	9002      	str	r0, [sp, #8]
 8006a86:	9006      	str	r0, [sp, #24]
 8006a88:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006a8e:	ab21      	add	r3, sp, #132	; 0x84
 8006a90:	a902      	add	r1, sp, #8
 8006a92:	4628      	mov	r0, r5
 8006a94:	9301      	str	r3, [sp, #4]
 8006a96:	f001 f9a3 	bl	8007de0 <_svfiprintf_r>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	bfbc      	itt	lt
 8006a9e:	238b      	movlt	r3, #139	; 0x8b
 8006aa0:	602b      	strlt	r3, [r5, #0]
 8006aa2:	2c00      	cmp	r4, #0
 8006aa4:	d0dd      	beq.n	8006a62 <sniprintf+0x16>
 8006aa6:	9b02      	ldr	r3, [sp, #8]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	701a      	strb	r2, [r3, #0]
 8006aac:	e7d9      	b.n	8006a62 <sniprintf+0x16>
 8006aae:	bf00      	nop
 8006ab0:	2000003c 	.word	0x2000003c

08006ab4 <quorem>:
 8006ab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab8:	6903      	ldr	r3, [r0, #16]
 8006aba:	690c      	ldr	r4, [r1, #16]
 8006abc:	42a3      	cmp	r3, r4
 8006abe:	4680      	mov	r8, r0
 8006ac0:	f2c0 8082 	blt.w	8006bc8 <quorem+0x114>
 8006ac4:	3c01      	subs	r4, #1
 8006ac6:	f101 0714 	add.w	r7, r1, #20
 8006aca:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006ace:	f100 0614 	add.w	r6, r0, #20
 8006ad2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006ad6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006ada:	eb06 030c 	add.w	r3, r6, ip
 8006ade:	3501      	adds	r5, #1
 8006ae0:	eb07 090c 	add.w	r9, r7, ip
 8006ae4:	9301      	str	r3, [sp, #4]
 8006ae6:	fbb0 f5f5 	udiv	r5, r0, r5
 8006aea:	b395      	cbz	r5, 8006b52 <quorem+0x9e>
 8006aec:	f04f 0a00 	mov.w	sl, #0
 8006af0:	4638      	mov	r0, r7
 8006af2:	46b6      	mov	lr, r6
 8006af4:	46d3      	mov	fp, sl
 8006af6:	f850 2b04 	ldr.w	r2, [r0], #4
 8006afa:	b293      	uxth	r3, r2
 8006afc:	fb05 a303 	mla	r3, r5, r3, sl
 8006b00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	ebab 0303 	sub.w	r3, fp, r3
 8006b0a:	0c12      	lsrs	r2, r2, #16
 8006b0c:	f8de b000 	ldr.w	fp, [lr]
 8006b10:	fb05 a202 	mla	r2, r5, r2, sl
 8006b14:	fa13 f38b 	uxtah	r3, r3, fp
 8006b18:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006b1c:	fa1f fb82 	uxth.w	fp, r2
 8006b20:	f8de 2000 	ldr.w	r2, [lr]
 8006b24:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006b28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b32:	4581      	cmp	r9, r0
 8006b34:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006b38:	f84e 3b04 	str.w	r3, [lr], #4
 8006b3c:	d2db      	bcs.n	8006af6 <quorem+0x42>
 8006b3e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006b42:	b933      	cbnz	r3, 8006b52 <quorem+0x9e>
 8006b44:	9b01      	ldr	r3, [sp, #4]
 8006b46:	3b04      	subs	r3, #4
 8006b48:	429e      	cmp	r6, r3
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	d330      	bcc.n	8006bb0 <quorem+0xfc>
 8006b4e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b52:	4640      	mov	r0, r8
 8006b54:	f000 ffc8 	bl	8007ae8 <__mcmp>
 8006b58:	2800      	cmp	r0, #0
 8006b5a:	db25      	blt.n	8006ba8 <quorem+0xf4>
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	4630      	mov	r0, r6
 8006b60:	f04f 0c00 	mov.w	ip, #0
 8006b64:	f857 2b04 	ldr.w	r2, [r7], #4
 8006b68:	f8d0 e000 	ldr.w	lr, [r0]
 8006b6c:	b293      	uxth	r3, r2
 8006b6e:	ebac 0303 	sub.w	r3, ip, r3
 8006b72:	0c12      	lsrs	r2, r2, #16
 8006b74:	fa13 f38e 	uxtah	r3, r3, lr
 8006b78:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b86:	45b9      	cmp	r9, r7
 8006b88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b8c:	f840 3b04 	str.w	r3, [r0], #4
 8006b90:	d2e8      	bcs.n	8006b64 <quorem+0xb0>
 8006b92:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006b96:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006b9a:	b92a      	cbnz	r2, 8006ba8 <quorem+0xf4>
 8006b9c:	3b04      	subs	r3, #4
 8006b9e:	429e      	cmp	r6, r3
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	d30b      	bcc.n	8006bbc <quorem+0x108>
 8006ba4:	f8c8 4010 	str.w	r4, [r8, #16]
 8006ba8:	4628      	mov	r0, r5
 8006baa:	b003      	add	sp, #12
 8006bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb0:	6812      	ldr	r2, [r2, #0]
 8006bb2:	3b04      	subs	r3, #4
 8006bb4:	2a00      	cmp	r2, #0
 8006bb6:	d1ca      	bne.n	8006b4e <quorem+0x9a>
 8006bb8:	3c01      	subs	r4, #1
 8006bba:	e7c5      	b.n	8006b48 <quorem+0x94>
 8006bbc:	6812      	ldr	r2, [r2, #0]
 8006bbe:	3b04      	subs	r3, #4
 8006bc0:	2a00      	cmp	r2, #0
 8006bc2:	d1ef      	bne.n	8006ba4 <quorem+0xf0>
 8006bc4:	3c01      	subs	r4, #1
 8006bc6:	e7ea      	b.n	8006b9e <quorem+0xea>
 8006bc8:	2000      	movs	r0, #0
 8006bca:	e7ee      	b.n	8006baa <quorem+0xf6>
 8006bcc:	0000      	movs	r0, r0
	...

08006bd0 <_dtoa_r>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	ec57 6b10 	vmov	r6, r7, d0
 8006bd8:	b095      	sub	sp, #84	; 0x54
 8006bda:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006bdc:	9108      	str	r1, [sp, #32]
 8006bde:	4604      	mov	r4, r0
 8006be0:	920a      	str	r2, [sp, #40]	; 0x28
 8006be2:	9311      	str	r3, [sp, #68]	; 0x44
 8006be4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8006be8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006bec:	b93d      	cbnz	r5, 8006bfe <_dtoa_r+0x2e>
 8006bee:	2010      	movs	r0, #16
 8006bf0:	f000 fd48 	bl	8007684 <malloc>
 8006bf4:	6260      	str	r0, [r4, #36]	; 0x24
 8006bf6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006bfa:	6005      	str	r5, [r0, #0]
 8006bfc:	60c5      	str	r5, [r0, #12]
 8006bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c00:	6819      	ldr	r1, [r3, #0]
 8006c02:	b151      	cbz	r1, 8006c1a <_dtoa_r+0x4a>
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	604a      	str	r2, [r1, #4]
 8006c08:	2301      	movs	r3, #1
 8006c0a:	4093      	lsls	r3, r2
 8006c0c:	608b      	str	r3, [r1, #8]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	f000 fd88 	bl	8007724 <_Bfree>
 8006c14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	1e3b      	subs	r3, r7, #0
 8006c1c:	bfb9      	ittee	lt
 8006c1e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c22:	9303      	strlt	r3, [sp, #12]
 8006c24:	2300      	movge	r3, #0
 8006c26:	f8c8 3000 	strge.w	r3, [r8]
 8006c2a:	9d03      	ldr	r5, [sp, #12]
 8006c2c:	4bac      	ldr	r3, [pc, #688]	; (8006ee0 <_dtoa_r+0x310>)
 8006c2e:	bfbc      	itt	lt
 8006c30:	2201      	movlt	r2, #1
 8006c32:	f8c8 2000 	strlt.w	r2, [r8]
 8006c36:	43ab      	bics	r3, r5
 8006c38:	d11b      	bne.n	8006c72 <_dtoa_r+0xa2>
 8006c3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c3c:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	9b02      	ldr	r3, [sp, #8]
 8006c44:	b923      	cbnz	r3, 8006c50 <_dtoa_r+0x80>
 8006c46:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8006c4a:	2d00      	cmp	r5, #0
 8006c4c:	f000 84dd 	beq.w	800760a <_dtoa_r+0xa3a>
 8006c50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c52:	b953      	cbnz	r3, 8006c6a <_dtoa_r+0x9a>
 8006c54:	4ba3      	ldr	r3, [pc, #652]	; (8006ee4 <_dtoa_r+0x314>)
 8006c56:	e020      	b.n	8006c9a <_dtoa_r+0xca>
 8006c58:	4ba3      	ldr	r3, [pc, #652]	; (8006ee8 <_dtoa_r+0x318>)
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	9804      	ldr	r0, [sp, #16]
 8006c64:	b015      	add	sp, #84	; 0x54
 8006c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6a:	4b9e      	ldr	r3, [pc, #632]	; (8006ee4 <_dtoa_r+0x314>)
 8006c6c:	9304      	str	r3, [sp, #16]
 8006c6e:	3303      	adds	r3, #3
 8006c70:	e7f5      	b.n	8006c5e <_dtoa_r+0x8e>
 8006c72:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c76:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c7e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006c82:	d10c      	bne.n	8006c9e <_dtoa_r+0xce>
 8006c84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c86:	2301      	movs	r3, #1
 8006c88:	6013      	str	r3, [r2, #0]
 8006c8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 84b9 	beq.w	8007604 <_dtoa_r+0xa34>
 8006c92:	4b96      	ldr	r3, [pc, #600]	; (8006eec <_dtoa_r+0x31c>)
 8006c94:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c96:	6013      	str	r3, [r2, #0]
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	9304      	str	r3, [sp, #16]
 8006c9c:	e7e1      	b.n	8006c62 <_dtoa_r+0x92>
 8006c9e:	a913      	add	r1, sp, #76	; 0x4c
 8006ca0:	aa12      	add	r2, sp, #72	; 0x48
 8006ca2:	ed9d 0b04 	vldr	d0, [sp, #16]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f000 ff95 	bl	8007bd6 <__d2b>
 8006cac:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8006cb0:	9001      	str	r0, [sp, #4]
 8006cb2:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006cb4:	2e00      	cmp	r6, #0
 8006cb6:	d046      	beq.n	8006d46 <_dtoa_r+0x176>
 8006cb8:	9805      	ldr	r0, [sp, #20]
 8006cba:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8006cbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cc2:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8006cc6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006cca:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8006cce:	2700      	movs	r7, #0
 8006cd0:	ee07 aa90 	vmov	s15, sl
 8006cd4:	ec43 2b16 	vmov	d6, r2, r3
 8006cd8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8006cdc:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8006ec8 <_dtoa_r+0x2f8>
 8006ce0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8006ce4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006ce8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8006ed0 <_dtoa_r+0x300>
 8006cec:	eea7 6b04 	vfma.f64	d6, d7, d4
 8006cf0:	eeb0 7b46 	vmov.f64	d7, d6
 8006cf4:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8006ed8 <_dtoa_r+0x308>
 8006cf8:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006cfc:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006d00:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d08:	ee16 ba90 	vmov	fp, s13
 8006d0c:	d508      	bpl.n	8006d20 <_dtoa_r+0x150>
 8006d0e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006d12:	eeb4 6b47 	vcmp.f64	d6, d7
 8006d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d1a:	bf18      	it	ne
 8006d1c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006d20:	f1bb 0f16 	cmp.w	fp, #22
 8006d24:	d834      	bhi.n	8006d90 <_dtoa_r+0x1c0>
 8006d26:	4b72      	ldr	r3, [pc, #456]	; (8006ef0 <_dtoa_r+0x320>)
 8006d28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d2c:	ed93 7b00 	vldr	d7, [r3]
 8006d30:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006d34:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d3c:	dd01      	ble.n	8006d42 <_dtoa_r+0x172>
 8006d3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d42:	2300      	movs	r3, #0
 8006d44:	e025      	b.n	8006d92 <_dtoa_r+0x1c2>
 8006d46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d48:	eb01 0a03 	add.w	sl, r1, r3
 8006d4c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8006d50:	2b20      	cmp	r3, #32
 8006d52:	dd17      	ble.n	8006d84 <_dtoa_r+0x1b4>
 8006d54:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006d58:	9a02      	ldr	r2, [sp, #8]
 8006d5a:	409d      	lsls	r5, r3
 8006d5c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8006d60:	fa22 f303 	lsr.w	r3, r2, r3
 8006d64:	432b      	orrs	r3, r5
 8006d66:	ee07 3a90 	vmov	s15, r3
 8006d6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006d6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d72:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d76:	9805      	ldr	r0, [sp, #20]
 8006d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d7c:	2701      	movs	r7, #1
 8006d7e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8006d82:	e7a5      	b.n	8006cd0 <_dtoa_r+0x100>
 8006d84:	9a02      	ldr	r2, [sp, #8]
 8006d86:	f1c3 0320 	rsb	r3, r3, #32
 8006d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d8e:	e7ea      	b.n	8006d66 <_dtoa_r+0x196>
 8006d90:	2301      	movs	r3, #1
 8006d92:	eba1 0a0a 	sub.w	sl, r1, sl
 8006d96:	9310      	str	r3, [sp, #64]	; 0x40
 8006d98:	f1ba 0301 	subs.w	r3, sl, #1
 8006d9c:	9307      	str	r3, [sp, #28]
 8006d9e:	bf43      	ittte	mi
 8006da0:	2300      	movmi	r3, #0
 8006da2:	f1ca 0a01 	rsbmi	sl, sl, #1
 8006da6:	9307      	strmi	r3, [sp, #28]
 8006da8:	f04f 0a00 	movpl.w	sl, #0
 8006dac:	f1bb 0f00 	cmp.w	fp, #0
 8006db0:	db19      	blt.n	8006de6 <_dtoa_r+0x216>
 8006db2:	9b07      	ldr	r3, [sp, #28]
 8006db4:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006db8:	445b      	add	r3, fp
 8006dba:	9307      	str	r3, [sp, #28]
 8006dbc:	f04f 0800 	mov.w	r8, #0
 8006dc0:	9b08      	ldr	r3, [sp, #32]
 8006dc2:	2b09      	cmp	r3, #9
 8006dc4:	d866      	bhi.n	8006e94 <_dtoa_r+0x2c4>
 8006dc6:	2b05      	cmp	r3, #5
 8006dc8:	bfc4      	itt	gt
 8006dca:	3b04      	subgt	r3, #4
 8006dcc:	9308      	strgt	r3, [sp, #32]
 8006dce:	9b08      	ldr	r3, [sp, #32]
 8006dd0:	f1a3 0302 	sub.w	r3, r3, #2
 8006dd4:	bfcc      	ite	gt
 8006dd6:	2500      	movgt	r5, #0
 8006dd8:	2501      	movle	r5, #1
 8006dda:	2b03      	cmp	r3, #3
 8006ddc:	d866      	bhi.n	8006eac <_dtoa_r+0x2dc>
 8006dde:	e8df f003 	tbb	[pc, r3]
 8006de2:	5755      	.short	0x5755
 8006de4:	4909      	.short	0x4909
 8006de6:	2300      	movs	r3, #0
 8006de8:	ebaa 0a0b 	sub.w	sl, sl, fp
 8006dec:	f1cb 0800 	rsb	r8, fp, #0
 8006df0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006df2:	e7e5      	b.n	8006dc0 <_dtoa_r+0x1f0>
 8006df4:	2301      	movs	r3, #1
 8006df6:	9309      	str	r3, [sp, #36]	; 0x24
 8006df8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	dd59      	ble.n	8006eb2 <_dtoa_r+0x2e2>
 8006dfe:	9306      	str	r3, [sp, #24]
 8006e00:	4699      	mov	r9, r3
 8006e02:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006e04:	2200      	movs	r2, #0
 8006e06:	6072      	str	r2, [r6, #4]
 8006e08:	2204      	movs	r2, #4
 8006e0a:	f102 0014 	add.w	r0, r2, #20
 8006e0e:	4298      	cmp	r0, r3
 8006e10:	6871      	ldr	r1, [r6, #4]
 8006e12:	d953      	bls.n	8006ebc <_dtoa_r+0x2ec>
 8006e14:	4620      	mov	r0, r4
 8006e16:	f000 fc51 	bl	80076bc <_Balloc>
 8006e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e1c:	6030      	str	r0, [r6, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	f1b9 0f0e 	cmp.w	r9, #14
 8006e26:	f200 80c2 	bhi.w	8006fae <_dtoa_r+0x3de>
 8006e2a:	2d00      	cmp	r5, #0
 8006e2c:	f000 80bf 	beq.w	8006fae <_dtoa_r+0x3de>
 8006e30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e34:	f1bb 0f00 	cmp.w	fp, #0
 8006e38:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006e3c:	f340 80e6 	ble.w	800700c <_dtoa_r+0x43c>
 8006e40:	4a2b      	ldr	r2, [pc, #172]	; (8006ef0 <_dtoa_r+0x320>)
 8006e42:	f00b 030f 	and.w	r3, fp, #15
 8006e46:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e4a:	ed93 7b00 	vldr	d7, [r3]
 8006e4e:	ea4f 132b 	mov.w	r3, fp, asr #4
 8006e52:	06da      	lsls	r2, r3, #27
 8006e54:	f140 80d8 	bpl.w	8007008 <_dtoa_r+0x438>
 8006e58:	4a26      	ldr	r2, [pc, #152]	; (8006ef4 <_dtoa_r+0x324>)
 8006e5a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8006e5e:	ed92 6b08 	vldr	d6, [r2, #32]
 8006e62:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8006e66:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006e6a:	f003 030f 	and.w	r3, r3, #15
 8006e6e:	2203      	movs	r2, #3
 8006e70:	4920      	ldr	r1, [pc, #128]	; (8006ef4 <_dtoa_r+0x324>)
 8006e72:	e04a      	b.n	8006f0a <_dtoa_r+0x33a>
 8006e74:	2301      	movs	r3, #1
 8006e76:	9309      	str	r3, [sp, #36]	; 0x24
 8006e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e7a:	445b      	add	r3, fp
 8006e7c:	f103 0901 	add.w	r9, r3, #1
 8006e80:	9306      	str	r3, [sp, #24]
 8006e82:	464b      	mov	r3, r9
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	bfb8      	it	lt
 8006e88:	2301      	movlt	r3, #1
 8006e8a:	e7ba      	b.n	8006e02 <_dtoa_r+0x232>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e7b2      	b.n	8006df6 <_dtoa_r+0x226>
 8006e90:	2300      	movs	r3, #0
 8006e92:	e7f0      	b.n	8006e76 <_dtoa_r+0x2a6>
 8006e94:	2501      	movs	r5, #1
 8006e96:	2300      	movs	r3, #0
 8006e98:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8006e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea0:	9306      	str	r3, [sp, #24]
 8006ea2:	4699      	mov	r9, r3
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2312      	movs	r3, #18
 8006ea8:	920a      	str	r2, [sp, #40]	; 0x28
 8006eaa:	e7aa      	b.n	8006e02 <_dtoa_r+0x232>
 8006eac:	2301      	movs	r3, #1
 8006eae:	9309      	str	r3, [sp, #36]	; 0x24
 8006eb0:	e7f4      	b.n	8006e9c <_dtoa_r+0x2cc>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	9306      	str	r3, [sp, #24]
 8006eb6:	4699      	mov	r9, r3
 8006eb8:	461a      	mov	r2, r3
 8006eba:	e7f5      	b.n	8006ea8 <_dtoa_r+0x2d8>
 8006ebc:	3101      	adds	r1, #1
 8006ebe:	6071      	str	r1, [r6, #4]
 8006ec0:	0052      	lsls	r2, r2, #1
 8006ec2:	e7a2      	b.n	8006e0a <_dtoa_r+0x23a>
 8006ec4:	f3af 8000 	nop.w
 8006ec8:	636f4361 	.word	0x636f4361
 8006ecc:	3fd287a7 	.word	0x3fd287a7
 8006ed0:	8b60c8b3 	.word	0x8b60c8b3
 8006ed4:	3fc68a28 	.word	0x3fc68a28
 8006ed8:	509f79fb 	.word	0x509f79fb
 8006edc:	3fd34413 	.word	0x3fd34413
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	08008335 	.word	0x08008335
 8006ee8:	0800832c 	.word	0x0800832c
 8006eec:	08008309 	.word	0x08008309
 8006ef0:	08008370 	.word	0x08008370
 8006ef4:	08008348 	.word	0x08008348
 8006ef8:	07de      	lsls	r6, r3, #31
 8006efa:	d504      	bpl.n	8006f06 <_dtoa_r+0x336>
 8006efc:	ed91 6b00 	vldr	d6, [r1]
 8006f00:	3201      	adds	r2, #1
 8006f02:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f06:	105b      	asrs	r3, r3, #1
 8006f08:	3108      	adds	r1, #8
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f4      	bne.n	8006ef8 <_dtoa_r+0x328>
 8006f0e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006f12:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006f16:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 80a7 	beq.w	8007070 <_dtoa_r+0x4a0>
 8006f22:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006f26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f2a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f32:	f140 809d 	bpl.w	8007070 <_dtoa_r+0x4a0>
 8006f36:	f1b9 0f00 	cmp.w	r9, #0
 8006f3a:	f000 8099 	beq.w	8007070 <_dtoa_r+0x4a0>
 8006f3e:	9b06      	ldr	r3, [sp, #24]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dd30      	ble.n	8006fa6 <_dtoa_r+0x3d6>
 8006f44:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006f48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f50:	9d06      	ldr	r5, [sp, #24]
 8006f52:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006f56:	3201      	adds	r2, #1
 8006f58:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006f5c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006f60:	ee07 2a90 	vmov	s15, r2
 8006f64:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f68:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006f6c:	ed8d 5b02 	vstr	d5, [sp, #8]
 8006f70:	9a03      	ldr	r2, [sp, #12]
 8006f72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f76:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8006f7a:	2d00      	cmp	r5, #0
 8006f7c:	d17b      	bne.n	8007076 <_dtoa_r+0x4a6>
 8006f7e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006f82:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006f86:	ec41 0b17 	vmov	d7, r0, r1
 8006f8a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f92:	f300 8253 	bgt.w	800743c <_dtoa_r+0x86c>
 8006f96:	eeb1 7b47 	vneg.f64	d7, d7
 8006f9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fa2:	f100 8249 	bmi.w	8007438 <_dtoa_r+0x868>
 8006fa6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f2c0 8119 	blt.w	80071e8 <_dtoa_r+0x618>
 8006fb6:	f1bb 0f0e 	cmp.w	fp, #14
 8006fba:	f300 8115 	bgt.w	80071e8 <_dtoa_r+0x618>
 8006fbe:	4bc3      	ldr	r3, [pc, #780]	; (80072cc <_dtoa_r+0x6fc>)
 8006fc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006fc4:	ed93 6b00 	vldr	d6, [r3]
 8006fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f280 80ba 	bge.w	8007144 <_dtoa_r+0x574>
 8006fd0:	f1b9 0f00 	cmp.w	r9, #0
 8006fd4:	f300 80b6 	bgt.w	8007144 <_dtoa_r+0x574>
 8006fd8:	f040 822d 	bne.w	8007436 <_dtoa_r+0x866>
 8006fdc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006fe0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006fe4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fe8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ff0:	464d      	mov	r5, r9
 8006ff2:	464f      	mov	r7, r9
 8006ff4:	f280 8204 	bge.w	8007400 <_dtoa_r+0x830>
 8006ff8:	9b04      	ldr	r3, [sp, #16]
 8006ffa:	9a04      	ldr	r2, [sp, #16]
 8006ffc:	1c5e      	adds	r6, r3, #1
 8006ffe:	2331      	movs	r3, #49	; 0x31
 8007000:	7013      	strb	r3, [r2, #0]
 8007002:	f10b 0b01 	add.w	fp, fp, #1
 8007006:	e1ff      	b.n	8007408 <_dtoa_r+0x838>
 8007008:	2202      	movs	r2, #2
 800700a:	e731      	b.n	8006e70 <_dtoa_r+0x2a0>
 800700c:	d02e      	beq.n	800706c <_dtoa_r+0x49c>
 800700e:	f1cb 0300 	rsb	r3, fp, #0
 8007012:	4aae      	ldr	r2, [pc, #696]	; (80072cc <_dtoa_r+0x6fc>)
 8007014:	f003 010f 	and.w	r1, r3, #15
 8007018:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800701c:	ed92 7b00 	vldr	d7, [r2]
 8007020:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8007024:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007028:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800702c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8007030:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007034:	49a6      	ldr	r1, [pc, #664]	; (80072d0 <_dtoa_r+0x700>)
 8007036:	111b      	asrs	r3, r3, #4
 8007038:	2000      	movs	r0, #0
 800703a:	2202      	movs	r2, #2
 800703c:	b93b      	cbnz	r3, 800704e <_dtoa_r+0x47e>
 800703e:	2800      	cmp	r0, #0
 8007040:	f43f af6b 	beq.w	8006f1a <_dtoa_r+0x34a>
 8007044:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007048:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800704c:	e765      	b.n	8006f1a <_dtoa_r+0x34a>
 800704e:	07dd      	lsls	r5, r3, #31
 8007050:	d509      	bpl.n	8007066 <_dtoa_r+0x496>
 8007052:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8007056:	ed91 7b00 	vldr	d7, [r1]
 800705a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800705e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007062:	3201      	adds	r2, #1
 8007064:	2001      	movs	r0, #1
 8007066:	105b      	asrs	r3, r3, #1
 8007068:	3108      	adds	r1, #8
 800706a:	e7e7      	b.n	800703c <_dtoa_r+0x46c>
 800706c:	2202      	movs	r2, #2
 800706e:	e754      	b.n	8006f1a <_dtoa_r+0x34a>
 8007070:	465b      	mov	r3, fp
 8007072:	464d      	mov	r5, r9
 8007074:	e770      	b.n	8006f58 <_dtoa_r+0x388>
 8007076:	4a95      	ldr	r2, [pc, #596]	; (80072cc <_dtoa_r+0x6fc>)
 8007078:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800707c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007080:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007082:	ec41 0b17 	vmov	d7, r0, r1
 8007086:	b35a      	cbz	r2, 80070e0 <_dtoa_r+0x510>
 8007088:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800708c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007090:	9e04      	ldr	r6, [sp, #16]
 8007092:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007096:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800709a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800709e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80070a2:	ee14 2a90 	vmov	r2, s9
 80070a6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80070aa:	3230      	adds	r2, #48	; 0x30
 80070ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 80070b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80070b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b8:	f806 2b01 	strb.w	r2, [r6], #1
 80070bc:	d43b      	bmi.n	8007136 <_dtoa_r+0x566>
 80070be:	ee32 5b46 	vsub.f64	d5, d2, d6
 80070c2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80070c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ca:	d472      	bmi.n	80071b2 <_dtoa_r+0x5e2>
 80070cc:	9a04      	ldr	r2, [sp, #16]
 80070ce:	1ab2      	subs	r2, r6, r2
 80070d0:	4295      	cmp	r5, r2
 80070d2:	f77f af68 	ble.w	8006fa6 <_dtoa_r+0x3d6>
 80070d6:	ee27 7b03 	vmul.f64	d7, d7, d3
 80070da:	ee26 6b03 	vmul.f64	d6, d6, d3
 80070de:	e7de      	b.n	800709e <_dtoa_r+0x4ce>
 80070e0:	9a04      	ldr	r2, [sp, #16]
 80070e2:	ee24 7b07 	vmul.f64	d7, d4, d7
 80070e6:	1956      	adds	r6, r2, r5
 80070e8:	4611      	mov	r1, r2
 80070ea:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80070ee:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80070f2:	ee14 2a90 	vmov	r2, s9
 80070f6:	3230      	adds	r2, #48	; 0x30
 80070f8:	f801 2b01 	strb.w	r2, [r1], #1
 80070fc:	42b1      	cmp	r1, r6
 80070fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007102:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007106:	d11a      	bne.n	800713e <_dtoa_r+0x56e>
 8007108:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800710c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007110:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007118:	dc4b      	bgt.n	80071b2 <_dtoa_r+0x5e2>
 800711a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800711e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007126:	f57f af3e 	bpl.w	8006fa6 <_dtoa_r+0x3d6>
 800712a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800712e:	2a30      	cmp	r2, #48	; 0x30
 8007130:	f106 31ff 	add.w	r1, r6, #4294967295
 8007134:	d001      	beq.n	800713a <_dtoa_r+0x56a>
 8007136:	469b      	mov	fp, r3
 8007138:	e02a      	b.n	8007190 <_dtoa_r+0x5c0>
 800713a:	460e      	mov	r6, r1
 800713c:	e7f5      	b.n	800712a <_dtoa_r+0x55a>
 800713e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007142:	e7d4      	b.n	80070ee <_dtoa_r+0x51e>
 8007144:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007148:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800714c:	9e04      	ldr	r6, [sp, #16]
 800714e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007152:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007156:	ee15 3a10 	vmov	r3, s10
 800715a:	3330      	adds	r3, #48	; 0x30
 800715c:	f806 3b01 	strb.w	r3, [r6], #1
 8007160:	9b04      	ldr	r3, [sp, #16]
 8007162:	1af3      	subs	r3, r6, r3
 8007164:	4599      	cmp	r9, r3
 8007166:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800716a:	eea3 7b46 	vfms.f64	d7, d3, d6
 800716e:	d133      	bne.n	80071d8 <_dtoa_r+0x608>
 8007170:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007174:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800717c:	dc18      	bgt.n	80071b0 <_dtoa_r+0x5e0>
 800717e:	eeb4 7b46 	vcmp.f64	d7, d6
 8007182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007186:	d103      	bne.n	8007190 <_dtoa_r+0x5c0>
 8007188:	ee15 3a10 	vmov	r3, s10
 800718c:	07db      	lsls	r3, r3, #31
 800718e:	d40f      	bmi.n	80071b0 <_dtoa_r+0x5e0>
 8007190:	9901      	ldr	r1, [sp, #4]
 8007192:	4620      	mov	r0, r4
 8007194:	f000 fac6 	bl	8007724 <_Bfree>
 8007198:	2300      	movs	r3, #0
 800719a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800719c:	7033      	strb	r3, [r6, #0]
 800719e:	f10b 0301 	add.w	r3, fp, #1
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f43f ad5b 	beq.w	8006c62 <_dtoa_r+0x92>
 80071ac:	601e      	str	r6, [r3, #0]
 80071ae:	e558      	b.n	8006c62 <_dtoa_r+0x92>
 80071b0:	465b      	mov	r3, fp
 80071b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80071b6:	2939      	cmp	r1, #57	; 0x39
 80071b8:	f106 32ff 	add.w	r2, r6, #4294967295
 80071bc:	d106      	bne.n	80071cc <_dtoa_r+0x5fc>
 80071be:	9904      	ldr	r1, [sp, #16]
 80071c0:	4291      	cmp	r1, r2
 80071c2:	d107      	bne.n	80071d4 <_dtoa_r+0x604>
 80071c4:	2230      	movs	r2, #48	; 0x30
 80071c6:	700a      	strb	r2, [r1, #0]
 80071c8:	3301      	adds	r3, #1
 80071ca:	460a      	mov	r2, r1
 80071cc:	7811      	ldrb	r1, [r2, #0]
 80071ce:	3101      	adds	r1, #1
 80071d0:	7011      	strb	r1, [r2, #0]
 80071d2:	e7b0      	b.n	8007136 <_dtoa_r+0x566>
 80071d4:	4616      	mov	r6, r2
 80071d6:	e7ec      	b.n	80071b2 <_dtoa_r+0x5e2>
 80071d8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80071dc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80071e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071e4:	d1b3      	bne.n	800714e <_dtoa_r+0x57e>
 80071e6:	e7d3      	b.n	8007190 <_dtoa_r+0x5c0>
 80071e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071ea:	2a00      	cmp	r2, #0
 80071ec:	f000 808d 	beq.w	800730a <_dtoa_r+0x73a>
 80071f0:	9a08      	ldr	r2, [sp, #32]
 80071f2:	2a01      	cmp	r2, #1
 80071f4:	dc72      	bgt.n	80072dc <_dtoa_r+0x70c>
 80071f6:	2f00      	cmp	r7, #0
 80071f8:	d06c      	beq.n	80072d4 <_dtoa_r+0x704>
 80071fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071fe:	4645      	mov	r5, r8
 8007200:	4656      	mov	r6, sl
 8007202:	9a07      	ldr	r2, [sp, #28]
 8007204:	2101      	movs	r1, #1
 8007206:	441a      	add	r2, r3
 8007208:	4620      	mov	r0, r4
 800720a:	449a      	add	sl, r3
 800720c:	9207      	str	r2, [sp, #28]
 800720e:	f000 fb29 	bl	8007864 <__i2b>
 8007212:	4607      	mov	r7, r0
 8007214:	2e00      	cmp	r6, #0
 8007216:	dd0b      	ble.n	8007230 <_dtoa_r+0x660>
 8007218:	9b07      	ldr	r3, [sp, #28]
 800721a:	2b00      	cmp	r3, #0
 800721c:	dd08      	ble.n	8007230 <_dtoa_r+0x660>
 800721e:	42b3      	cmp	r3, r6
 8007220:	9a07      	ldr	r2, [sp, #28]
 8007222:	bfa8      	it	ge
 8007224:	4633      	movge	r3, r6
 8007226:	ebaa 0a03 	sub.w	sl, sl, r3
 800722a:	1af6      	subs	r6, r6, r3
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	9307      	str	r3, [sp, #28]
 8007230:	f1b8 0f00 	cmp.w	r8, #0
 8007234:	d01d      	beq.n	8007272 <_dtoa_r+0x6a2>
 8007236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007238:	2b00      	cmp	r3, #0
 800723a:	d06a      	beq.n	8007312 <_dtoa_r+0x742>
 800723c:	b18d      	cbz	r5, 8007262 <_dtoa_r+0x692>
 800723e:	4639      	mov	r1, r7
 8007240:	462a      	mov	r2, r5
 8007242:	4620      	mov	r0, r4
 8007244:	f000 fbae 	bl	80079a4 <__pow5mult>
 8007248:	9a01      	ldr	r2, [sp, #4]
 800724a:	4601      	mov	r1, r0
 800724c:	4607      	mov	r7, r0
 800724e:	4620      	mov	r0, r4
 8007250:	f000 fb11 	bl	8007876 <__multiply>
 8007254:	9901      	ldr	r1, [sp, #4]
 8007256:	900c      	str	r0, [sp, #48]	; 0x30
 8007258:	4620      	mov	r0, r4
 800725a:	f000 fa63 	bl	8007724 <_Bfree>
 800725e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	ebb8 0205 	subs.w	r2, r8, r5
 8007266:	d004      	beq.n	8007272 <_dtoa_r+0x6a2>
 8007268:	9901      	ldr	r1, [sp, #4]
 800726a:	4620      	mov	r0, r4
 800726c:	f000 fb9a 	bl	80079a4 <__pow5mult>
 8007270:	9001      	str	r0, [sp, #4]
 8007272:	2101      	movs	r1, #1
 8007274:	4620      	mov	r0, r4
 8007276:	f000 faf5 	bl	8007864 <__i2b>
 800727a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800727c:	4605      	mov	r5, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 81ca 	beq.w	8007618 <_dtoa_r+0xa48>
 8007284:	461a      	mov	r2, r3
 8007286:	4601      	mov	r1, r0
 8007288:	4620      	mov	r0, r4
 800728a:	f000 fb8b 	bl	80079a4 <__pow5mult>
 800728e:	9b08      	ldr	r3, [sp, #32]
 8007290:	2b01      	cmp	r3, #1
 8007292:	4605      	mov	r5, r0
 8007294:	dc44      	bgt.n	8007320 <_dtoa_r+0x750>
 8007296:	9b02      	ldr	r3, [sp, #8]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d13c      	bne.n	8007316 <_dtoa_r+0x746>
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d137      	bne.n	8007316 <_dtoa_r+0x746>
 80072a6:	9b03      	ldr	r3, [sp, #12]
 80072a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072ac:	0d1b      	lsrs	r3, r3, #20
 80072ae:	051b      	lsls	r3, r3, #20
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d033      	beq.n	800731c <_dtoa_r+0x74c>
 80072b4:	9b07      	ldr	r3, [sp, #28]
 80072b6:	3301      	adds	r3, #1
 80072b8:	f10a 0a01 	add.w	sl, sl, #1
 80072bc:	9307      	str	r3, [sp, #28]
 80072be:	f04f 0801 	mov.w	r8, #1
 80072c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072c4:	bb73      	cbnz	r3, 8007324 <_dtoa_r+0x754>
 80072c6:	2001      	movs	r0, #1
 80072c8:	e034      	b.n	8007334 <_dtoa_r+0x764>
 80072ca:	bf00      	nop
 80072cc:	08008370 	.word	0x08008370
 80072d0:	08008348 	.word	0x08008348
 80072d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072da:	e790      	b.n	80071fe <_dtoa_r+0x62e>
 80072dc:	f109 35ff 	add.w	r5, r9, #4294967295
 80072e0:	45a8      	cmp	r8, r5
 80072e2:	bfbf      	itttt	lt
 80072e4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80072e6:	eba5 0808 	sublt.w	r8, r5, r8
 80072ea:	4443      	addlt	r3, r8
 80072ec:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80072ee:	bfb6      	itet	lt
 80072f0:	46a8      	movlt	r8, r5
 80072f2:	eba8 0505 	subge.w	r5, r8, r5
 80072f6:	2500      	movlt	r5, #0
 80072f8:	f1b9 0f00 	cmp.w	r9, #0
 80072fc:	bfb9      	ittee	lt
 80072fe:	ebaa 0609 	sublt.w	r6, sl, r9
 8007302:	2300      	movlt	r3, #0
 8007304:	4656      	movge	r6, sl
 8007306:	464b      	movge	r3, r9
 8007308:	e77b      	b.n	8007202 <_dtoa_r+0x632>
 800730a:	4645      	mov	r5, r8
 800730c:	4656      	mov	r6, sl
 800730e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007310:	e780      	b.n	8007214 <_dtoa_r+0x644>
 8007312:	4642      	mov	r2, r8
 8007314:	e7a8      	b.n	8007268 <_dtoa_r+0x698>
 8007316:	f04f 0800 	mov.w	r8, #0
 800731a:	e7d2      	b.n	80072c2 <_dtoa_r+0x6f2>
 800731c:	4698      	mov	r8, r3
 800731e:	e7d0      	b.n	80072c2 <_dtoa_r+0x6f2>
 8007320:	f04f 0800 	mov.w	r8, #0
 8007324:	692b      	ldr	r3, [r5, #16]
 8007326:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800732a:	6918      	ldr	r0, [r3, #16]
 800732c:	f000 fa4c 	bl	80077c8 <__hi0bits>
 8007330:	f1c0 0020 	rsb	r0, r0, #32
 8007334:	9b07      	ldr	r3, [sp, #28]
 8007336:	4418      	add	r0, r3
 8007338:	f010 001f 	ands.w	r0, r0, #31
 800733c:	d047      	beq.n	80073ce <_dtoa_r+0x7fe>
 800733e:	f1c0 0320 	rsb	r3, r0, #32
 8007342:	2b04      	cmp	r3, #4
 8007344:	dd3b      	ble.n	80073be <_dtoa_r+0x7ee>
 8007346:	9b07      	ldr	r3, [sp, #28]
 8007348:	f1c0 001c 	rsb	r0, r0, #28
 800734c:	4482      	add	sl, r0
 800734e:	4406      	add	r6, r0
 8007350:	4403      	add	r3, r0
 8007352:	9307      	str	r3, [sp, #28]
 8007354:	f1ba 0f00 	cmp.w	sl, #0
 8007358:	dd05      	ble.n	8007366 <_dtoa_r+0x796>
 800735a:	4652      	mov	r2, sl
 800735c:	9901      	ldr	r1, [sp, #4]
 800735e:	4620      	mov	r0, r4
 8007360:	f000 fb6e 	bl	8007a40 <__lshift>
 8007364:	9001      	str	r0, [sp, #4]
 8007366:	9b07      	ldr	r3, [sp, #28]
 8007368:	2b00      	cmp	r3, #0
 800736a:	dd05      	ble.n	8007378 <_dtoa_r+0x7a8>
 800736c:	4629      	mov	r1, r5
 800736e:	461a      	mov	r2, r3
 8007370:	4620      	mov	r0, r4
 8007372:	f000 fb65 	bl	8007a40 <__lshift>
 8007376:	4605      	mov	r5, r0
 8007378:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800737a:	b353      	cbz	r3, 80073d2 <_dtoa_r+0x802>
 800737c:	4629      	mov	r1, r5
 800737e:	9801      	ldr	r0, [sp, #4]
 8007380:	f000 fbb2 	bl	8007ae8 <__mcmp>
 8007384:	2800      	cmp	r0, #0
 8007386:	da24      	bge.n	80073d2 <_dtoa_r+0x802>
 8007388:	2300      	movs	r3, #0
 800738a:	220a      	movs	r2, #10
 800738c:	9901      	ldr	r1, [sp, #4]
 800738e:	4620      	mov	r0, r4
 8007390:	f000 f9df 	bl	8007752 <__multadd>
 8007394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007396:	9001      	str	r0, [sp, #4]
 8007398:	f10b 3bff 	add.w	fp, fp, #4294967295
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 8142 	beq.w	8007626 <_dtoa_r+0xa56>
 80073a2:	2300      	movs	r3, #0
 80073a4:	4639      	mov	r1, r7
 80073a6:	220a      	movs	r2, #10
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 f9d2 	bl	8007752 <__multadd>
 80073ae:	9b06      	ldr	r3, [sp, #24]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	4607      	mov	r7, r0
 80073b4:	dc4b      	bgt.n	800744e <_dtoa_r+0x87e>
 80073b6:	9b08      	ldr	r3, [sp, #32]
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	dd48      	ble.n	800744e <_dtoa_r+0x87e>
 80073bc:	e011      	b.n	80073e2 <_dtoa_r+0x812>
 80073be:	d0c9      	beq.n	8007354 <_dtoa_r+0x784>
 80073c0:	9a07      	ldr	r2, [sp, #28]
 80073c2:	331c      	adds	r3, #28
 80073c4:	441a      	add	r2, r3
 80073c6:	449a      	add	sl, r3
 80073c8:	441e      	add	r6, r3
 80073ca:	4613      	mov	r3, r2
 80073cc:	e7c1      	b.n	8007352 <_dtoa_r+0x782>
 80073ce:	4603      	mov	r3, r0
 80073d0:	e7f6      	b.n	80073c0 <_dtoa_r+0x7f0>
 80073d2:	f1b9 0f00 	cmp.w	r9, #0
 80073d6:	dc34      	bgt.n	8007442 <_dtoa_r+0x872>
 80073d8:	9b08      	ldr	r3, [sp, #32]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	dd31      	ble.n	8007442 <_dtoa_r+0x872>
 80073de:	f8cd 9018 	str.w	r9, [sp, #24]
 80073e2:	9b06      	ldr	r3, [sp, #24]
 80073e4:	b963      	cbnz	r3, 8007400 <_dtoa_r+0x830>
 80073e6:	4629      	mov	r1, r5
 80073e8:	2205      	movs	r2, #5
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 f9b1 	bl	8007752 <__multadd>
 80073f0:	4601      	mov	r1, r0
 80073f2:	4605      	mov	r5, r0
 80073f4:	9801      	ldr	r0, [sp, #4]
 80073f6:	f000 fb77 	bl	8007ae8 <__mcmp>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	f73f adfc 	bgt.w	8006ff8 <_dtoa_r+0x428>
 8007400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007402:	9e04      	ldr	r6, [sp, #16]
 8007404:	ea6f 0b03 	mvn.w	fp, r3
 8007408:	f04f 0900 	mov.w	r9, #0
 800740c:	4629      	mov	r1, r5
 800740e:	4620      	mov	r0, r4
 8007410:	f000 f988 	bl	8007724 <_Bfree>
 8007414:	2f00      	cmp	r7, #0
 8007416:	f43f aebb 	beq.w	8007190 <_dtoa_r+0x5c0>
 800741a:	f1b9 0f00 	cmp.w	r9, #0
 800741e:	d005      	beq.n	800742c <_dtoa_r+0x85c>
 8007420:	45b9      	cmp	r9, r7
 8007422:	d003      	beq.n	800742c <_dtoa_r+0x85c>
 8007424:	4649      	mov	r1, r9
 8007426:	4620      	mov	r0, r4
 8007428:	f000 f97c 	bl	8007724 <_Bfree>
 800742c:	4639      	mov	r1, r7
 800742e:	4620      	mov	r0, r4
 8007430:	f000 f978 	bl	8007724 <_Bfree>
 8007434:	e6ac      	b.n	8007190 <_dtoa_r+0x5c0>
 8007436:	2500      	movs	r5, #0
 8007438:	462f      	mov	r7, r5
 800743a:	e7e1      	b.n	8007400 <_dtoa_r+0x830>
 800743c:	469b      	mov	fp, r3
 800743e:	462f      	mov	r7, r5
 8007440:	e5da      	b.n	8006ff8 <_dtoa_r+0x428>
 8007442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007444:	f8cd 9018 	str.w	r9, [sp, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 80f3 	beq.w	8007634 <_dtoa_r+0xa64>
 800744e:	2e00      	cmp	r6, #0
 8007450:	dd05      	ble.n	800745e <_dtoa_r+0x88e>
 8007452:	4639      	mov	r1, r7
 8007454:	4632      	mov	r2, r6
 8007456:	4620      	mov	r0, r4
 8007458:	f000 faf2 	bl	8007a40 <__lshift>
 800745c:	4607      	mov	r7, r0
 800745e:	f1b8 0f00 	cmp.w	r8, #0
 8007462:	d04c      	beq.n	80074fe <_dtoa_r+0x92e>
 8007464:	6879      	ldr	r1, [r7, #4]
 8007466:	4620      	mov	r0, r4
 8007468:	f000 f928 	bl	80076bc <_Balloc>
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	3202      	adds	r2, #2
 8007470:	4606      	mov	r6, r0
 8007472:	0092      	lsls	r2, r2, #2
 8007474:	f107 010c 	add.w	r1, r7, #12
 8007478:	300c      	adds	r0, #12
 800747a:	f7fe fdab 	bl	8005fd4 <memcpy>
 800747e:	2201      	movs	r2, #1
 8007480:	4631      	mov	r1, r6
 8007482:	4620      	mov	r0, r4
 8007484:	f000 fadc 	bl	8007a40 <__lshift>
 8007488:	9b02      	ldr	r3, [sp, #8]
 800748a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	46b9      	mov	r9, r7
 8007494:	9307      	str	r3, [sp, #28]
 8007496:	4607      	mov	r7, r0
 8007498:	4629      	mov	r1, r5
 800749a:	9801      	ldr	r0, [sp, #4]
 800749c:	f7ff fb0a 	bl	8006ab4 <quorem>
 80074a0:	4649      	mov	r1, r9
 80074a2:	4606      	mov	r6, r0
 80074a4:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80074a8:	9801      	ldr	r0, [sp, #4]
 80074aa:	f000 fb1d 	bl	8007ae8 <__mcmp>
 80074ae:	463a      	mov	r2, r7
 80074b0:	9002      	str	r0, [sp, #8]
 80074b2:	4629      	mov	r1, r5
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 fb31 	bl	8007b1c <__mdiff>
 80074ba:	68c3      	ldr	r3, [r0, #12]
 80074bc:	4602      	mov	r2, r0
 80074be:	bb03      	cbnz	r3, 8007502 <_dtoa_r+0x932>
 80074c0:	4601      	mov	r1, r0
 80074c2:	9009      	str	r0, [sp, #36]	; 0x24
 80074c4:	9801      	ldr	r0, [sp, #4]
 80074c6:	f000 fb0f 	bl	8007ae8 <__mcmp>
 80074ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074cc:	4603      	mov	r3, r0
 80074ce:	4611      	mov	r1, r2
 80074d0:	4620      	mov	r0, r4
 80074d2:	9309      	str	r3, [sp, #36]	; 0x24
 80074d4:	f000 f926 	bl	8007724 <_Bfree>
 80074d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074da:	b9a3      	cbnz	r3, 8007506 <_dtoa_r+0x936>
 80074dc:	9a08      	ldr	r2, [sp, #32]
 80074de:	b992      	cbnz	r2, 8007506 <_dtoa_r+0x936>
 80074e0:	9a07      	ldr	r2, [sp, #28]
 80074e2:	b982      	cbnz	r2, 8007506 <_dtoa_r+0x936>
 80074e4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80074e8:	d029      	beq.n	800753e <_dtoa_r+0x96e>
 80074ea:	9b02      	ldr	r3, [sp, #8]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	dd01      	ble.n	80074f4 <_dtoa_r+0x924>
 80074f0:	f106 0831 	add.w	r8, r6, #49	; 0x31
 80074f4:	f10a 0601 	add.w	r6, sl, #1
 80074f8:	f88a 8000 	strb.w	r8, [sl]
 80074fc:	e786      	b.n	800740c <_dtoa_r+0x83c>
 80074fe:	4638      	mov	r0, r7
 8007500:	e7c2      	b.n	8007488 <_dtoa_r+0x8b8>
 8007502:	2301      	movs	r3, #1
 8007504:	e7e3      	b.n	80074ce <_dtoa_r+0x8fe>
 8007506:	9a02      	ldr	r2, [sp, #8]
 8007508:	2a00      	cmp	r2, #0
 800750a:	db04      	blt.n	8007516 <_dtoa_r+0x946>
 800750c:	d124      	bne.n	8007558 <_dtoa_r+0x988>
 800750e:	9a08      	ldr	r2, [sp, #32]
 8007510:	bb12      	cbnz	r2, 8007558 <_dtoa_r+0x988>
 8007512:	9a07      	ldr	r2, [sp, #28]
 8007514:	bb02      	cbnz	r2, 8007558 <_dtoa_r+0x988>
 8007516:	2b00      	cmp	r3, #0
 8007518:	ddec      	ble.n	80074f4 <_dtoa_r+0x924>
 800751a:	2201      	movs	r2, #1
 800751c:	9901      	ldr	r1, [sp, #4]
 800751e:	4620      	mov	r0, r4
 8007520:	f000 fa8e 	bl	8007a40 <__lshift>
 8007524:	4629      	mov	r1, r5
 8007526:	9001      	str	r0, [sp, #4]
 8007528:	f000 fade 	bl	8007ae8 <__mcmp>
 800752c:	2800      	cmp	r0, #0
 800752e:	dc03      	bgt.n	8007538 <_dtoa_r+0x968>
 8007530:	d1e0      	bne.n	80074f4 <_dtoa_r+0x924>
 8007532:	f018 0f01 	tst.w	r8, #1
 8007536:	d0dd      	beq.n	80074f4 <_dtoa_r+0x924>
 8007538:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800753c:	d1d8      	bne.n	80074f0 <_dtoa_r+0x920>
 800753e:	2339      	movs	r3, #57	; 0x39
 8007540:	f10a 0601 	add.w	r6, sl, #1
 8007544:	f88a 3000 	strb.w	r3, [sl]
 8007548:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800754c:	2b39      	cmp	r3, #57	; 0x39
 800754e:	f106 32ff 	add.w	r2, r6, #4294967295
 8007552:	d04c      	beq.n	80075ee <_dtoa_r+0xa1e>
 8007554:	3301      	adds	r3, #1
 8007556:	e051      	b.n	80075fc <_dtoa_r+0xa2c>
 8007558:	2b00      	cmp	r3, #0
 800755a:	f10a 0601 	add.w	r6, sl, #1
 800755e:	dd05      	ble.n	800756c <_dtoa_r+0x99c>
 8007560:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007564:	d0eb      	beq.n	800753e <_dtoa_r+0x96e>
 8007566:	f108 0801 	add.w	r8, r8, #1
 800756a:	e7c5      	b.n	80074f8 <_dtoa_r+0x928>
 800756c:	9b04      	ldr	r3, [sp, #16]
 800756e:	9a06      	ldr	r2, [sp, #24]
 8007570:	f806 8c01 	strb.w	r8, [r6, #-1]
 8007574:	1af3      	subs	r3, r6, r3
 8007576:	4293      	cmp	r3, r2
 8007578:	d021      	beq.n	80075be <_dtoa_r+0x9ee>
 800757a:	2300      	movs	r3, #0
 800757c:	220a      	movs	r2, #10
 800757e:	9901      	ldr	r1, [sp, #4]
 8007580:	4620      	mov	r0, r4
 8007582:	f000 f8e6 	bl	8007752 <__multadd>
 8007586:	45b9      	cmp	r9, r7
 8007588:	9001      	str	r0, [sp, #4]
 800758a:	f04f 0300 	mov.w	r3, #0
 800758e:	f04f 020a 	mov.w	r2, #10
 8007592:	4649      	mov	r1, r9
 8007594:	4620      	mov	r0, r4
 8007596:	d105      	bne.n	80075a4 <_dtoa_r+0x9d4>
 8007598:	f000 f8db 	bl	8007752 <__multadd>
 800759c:	4681      	mov	r9, r0
 800759e:	4607      	mov	r7, r0
 80075a0:	46b2      	mov	sl, r6
 80075a2:	e779      	b.n	8007498 <_dtoa_r+0x8c8>
 80075a4:	f000 f8d5 	bl	8007752 <__multadd>
 80075a8:	4639      	mov	r1, r7
 80075aa:	4681      	mov	r9, r0
 80075ac:	2300      	movs	r3, #0
 80075ae:	220a      	movs	r2, #10
 80075b0:	4620      	mov	r0, r4
 80075b2:	f000 f8ce 	bl	8007752 <__multadd>
 80075b6:	4607      	mov	r7, r0
 80075b8:	e7f2      	b.n	80075a0 <_dtoa_r+0x9d0>
 80075ba:	f04f 0900 	mov.w	r9, #0
 80075be:	2201      	movs	r2, #1
 80075c0:	9901      	ldr	r1, [sp, #4]
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 fa3c 	bl	8007a40 <__lshift>
 80075c8:	4629      	mov	r1, r5
 80075ca:	9001      	str	r0, [sp, #4]
 80075cc:	f000 fa8c 	bl	8007ae8 <__mcmp>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	dcb9      	bgt.n	8007548 <_dtoa_r+0x978>
 80075d4:	d102      	bne.n	80075dc <_dtoa_r+0xa0c>
 80075d6:	f018 0f01 	tst.w	r8, #1
 80075da:	d1b5      	bne.n	8007548 <_dtoa_r+0x978>
 80075dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80075e0:	2b30      	cmp	r3, #48	; 0x30
 80075e2:	f106 32ff 	add.w	r2, r6, #4294967295
 80075e6:	f47f af11 	bne.w	800740c <_dtoa_r+0x83c>
 80075ea:	4616      	mov	r6, r2
 80075ec:	e7f6      	b.n	80075dc <_dtoa_r+0xa0c>
 80075ee:	9b04      	ldr	r3, [sp, #16]
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d105      	bne.n	8007600 <_dtoa_r+0xa30>
 80075f4:	9a04      	ldr	r2, [sp, #16]
 80075f6:	f10b 0b01 	add.w	fp, fp, #1
 80075fa:	2331      	movs	r3, #49	; 0x31
 80075fc:	7013      	strb	r3, [r2, #0]
 80075fe:	e705      	b.n	800740c <_dtoa_r+0x83c>
 8007600:	4616      	mov	r6, r2
 8007602:	e7a1      	b.n	8007548 <_dtoa_r+0x978>
 8007604:	4b16      	ldr	r3, [pc, #88]	; (8007660 <_dtoa_r+0xa90>)
 8007606:	f7ff bb48 	b.w	8006c9a <_dtoa_r+0xca>
 800760a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800760c:	2b00      	cmp	r3, #0
 800760e:	f47f ab23 	bne.w	8006c58 <_dtoa_r+0x88>
 8007612:	4b14      	ldr	r3, [pc, #80]	; (8007664 <_dtoa_r+0xa94>)
 8007614:	f7ff bb41 	b.w	8006c9a <_dtoa_r+0xca>
 8007618:	9b08      	ldr	r3, [sp, #32]
 800761a:	2b01      	cmp	r3, #1
 800761c:	f77f ae3b 	ble.w	8007296 <_dtoa_r+0x6c6>
 8007620:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8007624:	e64f      	b.n	80072c6 <_dtoa_r+0x6f6>
 8007626:	9b06      	ldr	r3, [sp, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	dc03      	bgt.n	8007634 <_dtoa_r+0xa64>
 800762c:	9b08      	ldr	r3, [sp, #32]
 800762e:	2b02      	cmp	r3, #2
 8007630:	f73f aed7 	bgt.w	80073e2 <_dtoa_r+0x812>
 8007634:	9e04      	ldr	r6, [sp, #16]
 8007636:	9801      	ldr	r0, [sp, #4]
 8007638:	4629      	mov	r1, r5
 800763a:	f7ff fa3b 	bl	8006ab4 <quorem>
 800763e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007642:	f806 8b01 	strb.w	r8, [r6], #1
 8007646:	9b04      	ldr	r3, [sp, #16]
 8007648:	9a06      	ldr	r2, [sp, #24]
 800764a:	1af3      	subs	r3, r6, r3
 800764c:	429a      	cmp	r2, r3
 800764e:	ddb4      	ble.n	80075ba <_dtoa_r+0x9ea>
 8007650:	2300      	movs	r3, #0
 8007652:	220a      	movs	r2, #10
 8007654:	9901      	ldr	r1, [sp, #4]
 8007656:	4620      	mov	r0, r4
 8007658:	f000 f87b 	bl	8007752 <__multadd>
 800765c:	9001      	str	r0, [sp, #4]
 800765e:	e7ea      	b.n	8007636 <_dtoa_r+0xa66>
 8007660:	08008308 	.word	0x08008308
 8007664:	0800832c 	.word	0x0800832c

08007668 <_localeconv_r>:
 8007668:	4b04      	ldr	r3, [pc, #16]	; (800767c <_localeconv_r+0x14>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	6a18      	ldr	r0, [r3, #32]
 800766e:	4b04      	ldr	r3, [pc, #16]	; (8007680 <_localeconv_r+0x18>)
 8007670:	2800      	cmp	r0, #0
 8007672:	bf08      	it	eq
 8007674:	4618      	moveq	r0, r3
 8007676:	30f0      	adds	r0, #240	; 0xf0
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	2000003c 	.word	0x2000003c
 8007680:	200000a0 	.word	0x200000a0

08007684 <malloc>:
 8007684:	4b02      	ldr	r3, [pc, #8]	; (8007690 <malloc+0xc>)
 8007686:	4601      	mov	r1, r0
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	f7fe bccf 	b.w	800602c <_malloc_r>
 800768e:	bf00      	nop
 8007690:	2000003c 	.word	0x2000003c

08007694 <__ascii_mbtowc>:
 8007694:	b082      	sub	sp, #8
 8007696:	b901      	cbnz	r1, 800769a <__ascii_mbtowc+0x6>
 8007698:	a901      	add	r1, sp, #4
 800769a:	b142      	cbz	r2, 80076ae <__ascii_mbtowc+0x1a>
 800769c:	b14b      	cbz	r3, 80076b2 <__ascii_mbtowc+0x1e>
 800769e:	7813      	ldrb	r3, [r2, #0]
 80076a0:	600b      	str	r3, [r1, #0]
 80076a2:	7812      	ldrb	r2, [r2, #0]
 80076a4:	1c10      	adds	r0, r2, #0
 80076a6:	bf18      	it	ne
 80076a8:	2001      	movne	r0, #1
 80076aa:	b002      	add	sp, #8
 80076ac:	4770      	bx	lr
 80076ae:	4610      	mov	r0, r2
 80076b0:	e7fb      	b.n	80076aa <__ascii_mbtowc+0x16>
 80076b2:	f06f 0001 	mvn.w	r0, #1
 80076b6:	e7f8      	b.n	80076aa <__ascii_mbtowc+0x16>

080076b8 <__malloc_lock>:
 80076b8:	4770      	bx	lr

080076ba <__malloc_unlock>:
 80076ba:	4770      	bx	lr

080076bc <_Balloc>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80076c0:	4604      	mov	r4, r0
 80076c2:	460e      	mov	r6, r1
 80076c4:	b93d      	cbnz	r5, 80076d6 <_Balloc+0x1a>
 80076c6:	2010      	movs	r0, #16
 80076c8:	f7ff ffdc 	bl	8007684 <malloc>
 80076cc:	6260      	str	r0, [r4, #36]	; 0x24
 80076ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80076d2:	6005      	str	r5, [r0, #0]
 80076d4:	60c5      	str	r5, [r0, #12]
 80076d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80076d8:	68eb      	ldr	r3, [r5, #12]
 80076da:	b183      	cbz	r3, 80076fe <_Balloc+0x42>
 80076dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80076e4:	b9b8      	cbnz	r0, 8007716 <_Balloc+0x5a>
 80076e6:	2101      	movs	r1, #1
 80076e8:	fa01 f506 	lsl.w	r5, r1, r6
 80076ec:	1d6a      	adds	r2, r5, #5
 80076ee:	0092      	lsls	r2, r2, #2
 80076f0:	4620      	mov	r0, r4
 80076f2:	f000 fabf 	bl	8007c74 <_calloc_r>
 80076f6:	b160      	cbz	r0, 8007712 <_Balloc+0x56>
 80076f8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80076fc:	e00e      	b.n	800771c <_Balloc+0x60>
 80076fe:	2221      	movs	r2, #33	; 0x21
 8007700:	2104      	movs	r1, #4
 8007702:	4620      	mov	r0, r4
 8007704:	f000 fab6 	bl	8007c74 <_calloc_r>
 8007708:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800770a:	60e8      	str	r0, [r5, #12]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1e4      	bne.n	80076dc <_Balloc+0x20>
 8007712:	2000      	movs	r0, #0
 8007714:	bd70      	pop	{r4, r5, r6, pc}
 8007716:	6802      	ldr	r2, [r0, #0]
 8007718:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800771c:	2300      	movs	r3, #0
 800771e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007722:	e7f7      	b.n	8007714 <_Balloc+0x58>

08007724 <_Bfree>:
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007728:	4606      	mov	r6, r0
 800772a:	460d      	mov	r5, r1
 800772c:	b93c      	cbnz	r4, 800773e <_Bfree+0x1a>
 800772e:	2010      	movs	r0, #16
 8007730:	f7ff ffa8 	bl	8007684 <malloc>
 8007734:	6270      	str	r0, [r6, #36]	; 0x24
 8007736:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800773a:	6004      	str	r4, [r0, #0]
 800773c:	60c4      	str	r4, [r0, #12]
 800773e:	b13d      	cbz	r5, 8007750 <_Bfree+0x2c>
 8007740:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007742:	686a      	ldr	r2, [r5, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800774a:	6029      	str	r1, [r5, #0]
 800774c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007750:	bd70      	pop	{r4, r5, r6, pc}

08007752 <__multadd>:
 8007752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007756:	690d      	ldr	r5, [r1, #16]
 8007758:	461f      	mov	r7, r3
 800775a:	4606      	mov	r6, r0
 800775c:	460c      	mov	r4, r1
 800775e:	f101 0c14 	add.w	ip, r1, #20
 8007762:	2300      	movs	r3, #0
 8007764:	f8dc 0000 	ldr.w	r0, [ip]
 8007768:	b281      	uxth	r1, r0
 800776a:	fb02 7101 	mla	r1, r2, r1, r7
 800776e:	0c0f      	lsrs	r7, r1, #16
 8007770:	0c00      	lsrs	r0, r0, #16
 8007772:	fb02 7000 	mla	r0, r2, r0, r7
 8007776:	b289      	uxth	r1, r1
 8007778:	3301      	adds	r3, #1
 800777a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800777e:	429d      	cmp	r5, r3
 8007780:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007784:	f84c 1b04 	str.w	r1, [ip], #4
 8007788:	dcec      	bgt.n	8007764 <__multadd+0x12>
 800778a:	b1d7      	cbz	r7, 80077c2 <__multadd+0x70>
 800778c:	68a3      	ldr	r3, [r4, #8]
 800778e:	42ab      	cmp	r3, r5
 8007790:	dc12      	bgt.n	80077b8 <__multadd+0x66>
 8007792:	6861      	ldr	r1, [r4, #4]
 8007794:	4630      	mov	r0, r6
 8007796:	3101      	adds	r1, #1
 8007798:	f7ff ff90 	bl	80076bc <_Balloc>
 800779c:	6922      	ldr	r2, [r4, #16]
 800779e:	3202      	adds	r2, #2
 80077a0:	f104 010c 	add.w	r1, r4, #12
 80077a4:	4680      	mov	r8, r0
 80077a6:	0092      	lsls	r2, r2, #2
 80077a8:	300c      	adds	r0, #12
 80077aa:	f7fe fc13 	bl	8005fd4 <memcpy>
 80077ae:	4621      	mov	r1, r4
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7ff ffb7 	bl	8007724 <_Bfree>
 80077b6:	4644      	mov	r4, r8
 80077b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077bc:	3501      	adds	r5, #1
 80077be:	615f      	str	r7, [r3, #20]
 80077c0:	6125      	str	r5, [r4, #16]
 80077c2:	4620      	mov	r0, r4
 80077c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080077c8 <__hi0bits>:
 80077c8:	0c02      	lsrs	r2, r0, #16
 80077ca:	0412      	lsls	r2, r2, #16
 80077cc:	4603      	mov	r3, r0
 80077ce:	b9b2      	cbnz	r2, 80077fe <__hi0bits+0x36>
 80077d0:	0403      	lsls	r3, r0, #16
 80077d2:	2010      	movs	r0, #16
 80077d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80077d8:	bf04      	itt	eq
 80077da:	021b      	lsleq	r3, r3, #8
 80077dc:	3008      	addeq	r0, #8
 80077de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80077e2:	bf04      	itt	eq
 80077e4:	011b      	lsleq	r3, r3, #4
 80077e6:	3004      	addeq	r0, #4
 80077e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80077ec:	bf04      	itt	eq
 80077ee:	009b      	lsleq	r3, r3, #2
 80077f0:	3002      	addeq	r0, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	db06      	blt.n	8007804 <__hi0bits+0x3c>
 80077f6:	005b      	lsls	r3, r3, #1
 80077f8:	d503      	bpl.n	8007802 <__hi0bits+0x3a>
 80077fa:	3001      	adds	r0, #1
 80077fc:	4770      	bx	lr
 80077fe:	2000      	movs	r0, #0
 8007800:	e7e8      	b.n	80077d4 <__hi0bits+0xc>
 8007802:	2020      	movs	r0, #32
 8007804:	4770      	bx	lr

08007806 <__lo0bits>:
 8007806:	6803      	ldr	r3, [r0, #0]
 8007808:	f013 0207 	ands.w	r2, r3, #7
 800780c:	4601      	mov	r1, r0
 800780e:	d00b      	beq.n	8007828 <__lo0bits+0x22>
 8007810:	07da      	lsls	r2, r3, #31
 8007812:	d423      	bmi.n	800785c <__lo0bits+0x56>
 8007814:	0798      	lsls	r0, r3, #30
 8007816:	bf49      	itett	mi
 8007818:	085b      	lsrmi	r3, r3, #1
 800781a:	089b      	lsrpl	r3, r3, #2
 800781c:	2001      	movmi	r0, #1
 800781e:	600b      	strmi	r3, [r1, #0]
 8007820:	bf5c      	itt	pl
 8007822:	600b      	strpl	r3, [r1, #0]
 8007824:	2002      	movpl	r0, #2
 8007826:	4770      	bx	lr
 8007828:	b298      	uxth	r0, r3
 800782a:	b9a8      	cbnz	r0, 8007858 <__lo0bits+0x52>
 800782c:	0c1b      	lsrs	r3, r3, #16
 800782e:	2010      	movs	r0, #16
 8007830:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007834:	bf04      	itt	eq
 8007836:	0a1b      	lsreq	r3, r3, #8
 8007838:	3008      	addeq	r0, #8
 800783a:	071a      	lsls	r2, r3, #28
 800783c:	bf04      	itt	eq
 800783e:	091b      	lsreq	r3, r3, #4
 8007840:	3004      	addeq	r0, #4
 8007842:	079a      	lsls	r2, r3, #30
 8007844:	bf04      	itt	eq
 8007846:	089b      	lsreq	r3, r3, #2
 8007848:	3002      	addeq	r0, #2
 800784a:	07da      	lsls	r2, r3, #31
 800784c:	d402      	bmi.n	8007854 <__lo0bits+0x4e>
 800784e:	085b      	lsrs	r3, r3, #1
 8007850:	d006      	beq.n	8007860 <__lo0bits+0x5a>
 8007852:	3001      	adds	r0, #1
 8007854:	600b      	str	r3, [r1, #0]
 8007856:	4770      	bx	lr
 8007858:	4610      	mov	r0, r2
 800785a:	e7e9      	b.n	8007830 <__lo0bits+0x2a>
 800785c:	2000      	movs	r0, #0
 800785e:	4770      	bx	lr
 8007860:	2020      	movs	r0, #32
 8007862:	4770      	bx	lr

08007864 <__i2b>:
 8007864:	b510      	push	{r4, lr}
 8007866:	460c      	mov	r4, r1
 8007868:	2101      	movs	r1, #1
 800786a:	f7ff ff27 	bl	80076bc <_Balloc>
 800786e:	2201      	movs	r2, #1
 8007870:	6144      	str	r4, [r0, #20]
 8007872:	6102      	str	r2, [r0, #16]
 8007874:	bd10      	pop	{r4, pc}

08007876 <__multiply>:
 8007876:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787a:	4614      	mov	r4, r2
 800787c:	690a      	ldr	r2, [r1, #16]
 800787e:	6923      	ldr	r3, [r4, #16]
 8007880:	429a      	cmp	r2, r3
 8007882:	bfb8      	it	lt
 8007884:	460b      	movlt	r3, r1
 8007886:	4688      	mov	r8, r1
 8007888:	bfbc      	itt	lt
 800788a:	46a0      	movlt	r8, r4
 800788c:	461c      	movlt	r4, r3
 800788e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007892:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007896:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800789a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800789e:	eb07 0609 	add.w	r6, r7, r9
 80078a2:	42b3      	cmp	r3, r6
 80078a4:	bfb8      	it	lt
 80078a6:	3101      	addlt	r1, #1
 80078a8:	f7ff ff08 	bl	80076bc <_Balloc>
 80078ac:	f100 0514 	add.w	r5, r0, #20
 80078b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80078b4:	462b      	mov	r3, r5
 80078b6:	2200      	movs	r2, #0
 80078b8:	4573      	cmp	r3, lr
 80078ba:	d316      	bcc.n	80078ea <__multiply+0x74>
 80078bc:	f104 0214 	add.w	r2, r4, #20
 80078c0:	f108 0114 	add.w	r1, r8, #20
 80078c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80078c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	9b00      	ldr	r3, [sp, #0]
 80078d0:	9201      	str	r2, [sp, #4]
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d80c      	bhi.n	80078f0 <__multiply+0x7a>
 80078d6:	2e00      	cmp	r6, #0
 80078d8:	dd03      	ble.n	80078e2 <__multiply+0x6c>
 80078da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d05d      	beq.n	800799e <__multiply+0x128>
 80078e2:	6106      	str	r6, [r0, #16]
 80078e4:	b003      	add	sp, #12
 80078e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ea:	f843 2b04 	str.w	r2, [r3], #4
 80078ee:	e7e3      	b.n	80078b8 <__multiply+0x42>
 80078f0:	f8b2 b000 	ldrh.w	fp, [r2]
 80078f4:	f1bb 0f00 	cmp.w	fp, #0
 80078f8:	d023      	beq.n	8007942 <__multiply+0xcc>
 80078fa:	4689      	mov	r9, r1
 80078fc:	46ac      	mov	ip, r5
 80078fe:	f04f 0800 	mov.w	r8, #0
 8007902:	f859 4b04 	ldr.w	r4, [r9], #4
 8007906:	f8dc a000 	ldr.w	sl, [ip]
 800790a:	b2a3      	uxth	r3, r4
 800790c:	fa1f fa8a 	uxth.w	sl, sl
 8007910:	fb0b a303 	mla	r3, fp, r3, sl
 8007914:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007918:	f8dc 4000 	ldr.w	r4, [ip]
 800791c:	4443      	add	r3, r8
 800791e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007922:	fb0b 840a 	mla	r4, fp, sl, r8
 8007926:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800792a:	46e2      	mov	sl, ip
 800792c:	b29b      	uxth	r3, r3
 800792e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007932:	454f      	cmp	r7, r9
 8007934:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007938:	f84a 3b04 	str.w	r3, [sl], #4
 800793c:	d82b      	bhi.n	8007996 <__multiply+0x120>
 800793e:	f8cc 8004 	str.w	r8, [ip, #4]
 8007942:	9b01      	ldr	r3, [sp, #4]
 8007944:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007948:	3204      	adds	r2, #4
 800794a:	f1ba 0f00 	cmp.w	sl, #0
 800794e:	d020      	beq.n	8007992 <__multiply+0x11c>
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	4689      	mov	r9, r1
 8007954:	46a8      	mov	r8, r5
 8007956:	f04f 0b00 	mov.w	fp, #0
 800795a:	f8b9 c000 	ldrh.w	ip, [r9]
 800795e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007962:	fb0a 440c 	mla	r4, sl, ip, r4
 8007966:	445c      	add	r4, fp
 8007968:	46c4      	mov	ip, r8
 800796a:	b29b      	uxth	r3, r3
 800796c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007970:	f84c 3b04 	str.w	r3, [ip], #4
 8007974:	f859 3b04 	ldr.w	r3, [r9], #4
 8007978:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800797c:	0c1b      	lsrs	r3, r3, #16
 800797e:	fb0a b303 	mla	r3, sl, r3, fp
 8007982:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007986:	454f      	cmp	r7, r9
 8007988:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800798c:	d805      	bhi.n	800799a <__multiply+0x124>
 800798e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007992:	3504      	adds	r5, #4
 8007994:	e79b      	b.n	80078ce <__multiply+0x58>
 8007996:	46d4      	mov	ip, sl
 8007998:	e7b3      	b.n	8007902 <__multiply+0x8c>
 800799a:	46e0      	mov	r8, ip
 800799c:	e7dd      	b.n	800795a <__multiply+0xe4>
 800799e:	3e01      	subs	r6, #1
 80079a0:	e799      	b.n	80078d6 <__multiply+0x60>
	...

080079a4 <__pow5mult>:
 80079a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a8:	4615      	mov	r5, r2
 80079aa:	f012 0203 	ands.w	r2, r2, #3
 80079ae:	4606      	mov	r6, r0
 80079b0:	460f      	mov	r7, r1
 80079b2:	d007      	beq.n	80079c4 <__pow5mult+0x20>
 80079b4:	3a01      	subs	r2, #1
 80079b6:	4c21      	ldr	r4, [pc, #132]	; (8007a3c <__pow5mult+0x98>)
 80079b8:	2300      	movs	r3, #0
 80079ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079be:	f7ff fec8 	bl	8007752 <__multadd>
 80079c2:	4607      	mov	r7, r0
 80079c4:	10ad      	asrs	r5, r5, #2
 80079c6:	d035      	beq.n	8007a34 <__pow5mult+0x90>
 80079c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80079ca:	b93c      	cbnz	r4, 80079dc <__pow5mult+0x38>
 80079cc:	2010      	movs	r0, #16
 80079ce:	f7ff fe59 	bl	8007684 <malloc>
 80079d2:	6270      	str	r0, [r6, #36]	; 0x24
 80079d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079d8:	6004      	str	r4, [r0, #0]
 80079da:	60c4      	str	r4, [r0, #12]
 80079dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079e4:	b94c      	cbnz	r4, 80079fa <__pow5mult+0x56>
 80079e6:	f240 2171 	movw	r1, #625	; 0x271
 80079ea:	4630      	mov	r0, r6
 80079ec:	f7ff ff3a 	bl	8007864 <__i2b>
 80079f0:	2300      	movs	r3, #0
 80079f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80079f6:	4604      	mov	r4, r0
 80079f8:	6003      	str	r3, [r0, #0]
 80079fa:	f04f 0800 	mov.w	r8, #0
 80079fe:	07eb      	lsls	r3, r5, #31
 8007a00:	d50a      	bpl.n	8007a18 <__pow5mult+0x74>
 8007a02:	4639      	mov	r1, r7
 8007a04:	4622      	mov	r2, r4
 8007a06:	4630      	mov	r0, r6
 8007a08:	f7ff ff35 	bl	8007876 <__multiply>
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	4681      	mov	r9, r0
 8007a10:	4630      	mov	r0, r6
 8007a12:	f7ff fe87 	bl	8007724 <_Bfree>
 8007a16:	464f      	mov	r7, r9
 8007a18:	106d      	asrs	r5, r5, #1
 8007a1a:	d00b      	beq.n	8007a34 <__pow5mult+0x90>
 8007a1c:	6820      	ldr	r0, [r4, #0]
 8007a1e:	b938      	cbnz	r0, 8007a30 <__pow5mult+0x8c>
 8007a20:	4622      	mov	r2, r4
 8007a22:	4621      	mov	r1, r4
 8007a24:	4630      	mov	r0, r6
 8007a26:	f7ff ff26 	bl	8007876 <__multiply>
 8007a2a:	6020      	str	r0, [r4, #0]
 8007a2c:	f8c0 8000 	str.w	r8, [r0]
 8007a30:	4604      	mov	r4, r0
 8007a32:	e7e4      	b.n	80079fe <__pow5mult+0x5a>
 8007a34:	4638      	mov	r0, r7
 8007a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a3a:	bf00      	nop
 8007a3c:	08008438 	.word	0x08008438

08007a40 <__lshift>:
 8007a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a44:	460c      	mov	r4, r1
 8007a46:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a4a:	6923      	ldr	r3, [r4, #16]
 8007a4c:	6849      	ldr	r1, [r1, #4]
 8007a4e:	eb0a 0903 	add.w	r9, sl, r3
 8007a52:	68a3      	ldr	r3, [r4, #8]
 8007a54:	4607      	mov	r7, r0
 8007a56:	4616      	mov	r6, r2
 8007a58:	f109 0501 	add.w	r5, r9, #1
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	db32      	blt.n	8007ac6 <__lshift+0x86>
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff fe2b 	bl	80076bc <_Balloc>
 8007a66:	2300      	movs	r3, #0
 8007a68:	4680      	mov	r8, r0
 8007a6a:	f100 0114 	add.w	r1, r0, #20
 8007a6e:	461a      	mov	r2, r3
 8007a70:	4553      	cmp	r3, sl
 8007a72:	db2b      	blt.n	8007acc <__lshift+0x8c>
 8007a74:	6920      	ldr	r0, [r4, #16]
 8007a76:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a7a:	f104 0314 	add.w	r3, r4, #20
 8007a7e:	f016 021f 	ands.w	r2, r6, #31
 8007a82:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a86:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a8a:	d025      	beq.n	8007ad8 <__lshift+0x98>
 8007a8c:	f1c2 0e20 	rsb	lr, r2, #32
 8007a90:	2000      	movs	r0, #0
 8007a92:	681e      	ldr	r6, [r3, #0]
 8007a94:	468a      	mov	sl, r1
 8007a96:	4096      	lsls	r6, r2
 8007a98:	4330      	orrs	r0, r6
 8007a9a:	f84a 0b04 	str.w	r0, [sl], #4
 8007a9e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007aa2:	459c      	cmp	ip, r3
 8007aa4:	fa20 f00e 	lsr.w	r0, r0, lr
 8007aa8:	d814      	bhi.n	8007ad4 <__lshift+0x94>
 8007aaa:	6048      	str	r0, [r1, #4]
 8007aac:	b108      	cbz	r0, 8007ab2 <__lshift+0x72>
 8007aae:	f109 0502 	add.w	r5, r9, #2
 8007ab2:	3d01      	subs	r5, #1
 8007ab4:	4638      	mov	r0, r7
 8007ab6:	f8c8 5010 	str.w	r5, [r8, #16]
 8007aba:	4621      	mov	r1, r4
 8007abc:	f7ff fe32 	bl	8007724 <_Bfree>
 8007ac0:	4640      	mov	r0, r8
 8007ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ac6:	3101      	adds	r1, #1
 8007ac8:	005b      	lsls	r3, r3, #1
 8007aca:	e7c7      	b.n	8007a5c <__lshift+0x1c>
 8007acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	e7cd      	b.n	8007a70 <__lshift+0x30>
 8007ad4:	4651      	mov	r1, sl
 8007ad6:	e7dc      	b.n	8007a92 <__lshift+0x52>
 8007ad8:	3904      	subs	r1, #4
 8007ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ade:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ae2:	459c      	cmp	ip, r3
 8007ae4:	d8f9      	bhi.n	8007ada <__lshift+0x9a>
 8007ae6:	e7e4      	b.n	8007ab2 <__lshift+0x72>

08007ae8 <__mcmp>:
 8007ae8:	6903      	ldr	r3, [r0, #16]
 8007aea:	690a      	ldr	r2, [r1, #16]
 8007aec:	1a9b      	subs	r3, r3, r2
 8007aee:	b530      	push	{r4, r5, lr}
 8007af0:	d10c      	bne.n	8007b0c <__mcmp+0x24>
 8007af2:	0092      	lsls	r2, r2, #2
 8007af4:	3014      	adds	r0, #20
 8007af6:	3114      	adds	r1, #20
 8007af8:	1884      	adds	r4, r0, r2
 8007afa:	4411      	add	r1, r2
 8007afc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b04:	4295      	cmp	r5, r2
 8007b06:	d003      	beq.n	8007b10 <__mcmp+0x28>
 8007b08:	d305      	bcc.n	8007b16 <__mcmp+0x2e>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	bd30      	pop	{r4, r5, pc}
 8007b10:	42a0      	cmp	r0, r4
 8007b12:	d3f3      	bcc.n	8007afc <__mcmp+0x14>
 8007b14:	e7fa      	b.n	8007b0c <__mcmp+0x24>
 8007b16:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1a:	e7f7      	b.n	8007b0c <__mcmp+0x24>

08007b1c <__mdiff>:
 8007b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b20:	460d      	mov	r5, r1
 8007b22:	4607      	mov	r7, r0
 8007b24:	4611      	mov	r1, r2
 8007b26:	4628      	mov	r0, r5
 8007b28:	4614      	mov	r4, r2
 8007b2a:	f7ff ffdd 	bl	8007ae8 <__mcmp>
 8007b2e:	1e06      	subs	r6, r0, #0
 8007b30:	d108      	bne.n	8007b44 <__mdiff+0x28>
 8007b32:	4631      	mov	r1, r6
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff fdc1 	bl	80076bc <_Balloc>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b44:	bfa4      	itt	ge
 8007b46:	4623      	movge	r3, r4
 8007b48:	462c      	movge	r4, r5
 8007b4a:	4638      	mov	r0, r7
 8007b4c:	6861      	ldr	r1, [r4, #4]
 8007b4e:	bfa6      	itte	ge
 8007b50:	461d      	movge	r5, r3
 8007b52:	2600      	movge	r6, #0
 8007b54:	2601      	movlt	r6, #1
 8007b56:	f7ff fdb1 	bl	80076bc <_Balloc>
 8007b5a:	692b      	ldr	r3, [r5, #16]
 8007b5c:	60c6      	str	r6, [r0, #12]
 8007b5e:	6926      	ldr	r6, [r4, #16]
 8007b60:	f105 0914 	add.w	r9, r5, #20
 8007b64:	f104 0214 	add.w	r2, r4, #20
 8007b68:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007b6c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007b70:	f100 0514 	add.w	r5, r0, #20
 8007b74:	f04f 0e00 	mov.w	lr, #0
 8007b78:	f852 ab04 	ldr.w	sl, [r2], #4
 8007b7c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b80:	fa1e f18a 	uxtah	r1, lr, sl
 8007b84:	b2a3      	uxth	r3, r4
 8007b86:	1ac9      	subs	r1, r1, r3
 8007b88:	0c23      	lsrs	r3, r4, #16
 8007b8a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007b8e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b92:	b289      	uxth	r1, r1
 8007b94:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007b98:	45c8      	cmp	r8, r9
 8007b9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b9e:	4694      	mov	ip, r2
 8007ba0:	f845 3b04 	str.w	r3, [r5], #4
 8007ba4:	d8e8      	bhi.n	8007b78 <__mdiff+0x5c>
 8007ba6:	45bc      	cmp	ip, r7
 8007ba8:	d304      	bcc.n	8007bb4 <__mdiff+0x98>
 8007baa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007bae:	b183      	cbz	r3, 8007bd2 <__mdiff+0xb6>
 8007bb0:	6106      	str	r6, [r0, #16]
 8007bb2:	e7c5      	b.n	8007b40 <__mdiff+0x24>
 8007bb4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007bb8:	fa1e f381 	uxtah	r3, lr, r1
 8007bbc:	141a      	asrs	r2, r3, #16
 8007bbe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bc8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007bcc:	f845 3b04 	str.w	r3, [r5], #4
 8007bd0:	e7e9      	b.n	8007ba6 <__mdiff+0x8a>
 8007bd2:	3e01      	subs	r6, #1
 8007bd4:	e7e9      	b.n	8007baa <__mdiff+0x8e>

08007bd6 <__d2b>:
 8007bd6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bda:	460e      	mov	r6, r1
 8007bdc:	2101      	movs	r1, #1
 8007bde:	ec59 8b10 	vmov	r8, r9, d0
 8007be2:	4615      	mov	r5, r2
 8007be4:	f7ff fd6a 	bl	80076bc <_Balloc>
 8007be8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007bec:	4607      	mov	r7, r0
 8007bee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bf2:	bb34      	cbnz	r4, 8007c42 <__d2b+0x6c>
 8007bf4:	9301      	str	r3, [sp, #4]
 8007bf6:	f1b8 0300 	subs.w	r3, r8, #0
 8007bfa:	d027      	beq.n	8007c4c <__d2b+0x76>
 8007bfc:	a802      	add	r0, sp, #8
 8007bfe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007c02:	f7ff fe00 	bl	8007806 <__lo0bits>
 8007c06:	9900      	ldr	r1, [sp, #0]
 8007c08:	b1f0      	cbz	r0, 8007c48 <__d2b+0x72>
 8007c0a:	9a01      	ldr	r2, [sp, #4]
 8007c0c:	f1c0 0320 	rsb	r3, r0, #32
 8007c10:	fa02 f303 	lsl.w	r3, r2, r3
 8007c14:	430b      	orrs	r3, r1
 8007c16:	40c2      	lsrs	r2, r0
 8007c18:	617b      	str	r3, [r7, #20]
 8007c1a:	9201      	str	r2, [sp, #4]
 8007c1c:	9b01      	ldr	r3, [sp, #4]
 8007c1e:	61bb      	str	r3, [r7, #24]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	bf14      	ite	ne
 8007c24:	2102      	movne	r1, #2
 8007c26:	2101      	moveq	r1, #1
 8007c28:	6139      	str	r1, [r7, #16]
 8007c2a:	b1c4      	cbz	r4, 8007c5e <__d2b+0x88>
 8007c2c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c30:	4404      	add	r4, r0
 8007c32:	6034      	str	r4, [r6, #0]
 8007c34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c38:	6028      	str	r0, [r5, #0]
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	b003      	add	sp, #12
 8007c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c46:	e7d5      	b.n	8007bf4 <__d2b+0x1e>
 8007c48:	6179      	str	r1, [r7, #20]
 8007c4a:	e7e7      	b.n	8007c1c <__d2b+0x46>
 8007c4c:	a801      	add	r0, sp, #4
 8007c4e:	f7ff fdda 	bl	8007806 <__lo0bits>
 8007c52:	9b01      	ldr	r3, [sp, #4]
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	2101      	movs	r1, #1
 8007c58:	6139      	str	r1, [r7, #16]
 8007c5a:	3020      	adds	r0, #32
 8007c5c:	e7e5      	b.n	8007c2a <__d2b+0x54>
 8007c5e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007c62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c66:	6030      	str	r0, [r6, #0]
 8007c68:	6918      	ldr	r0, [r3, #16]
 8007c6a:	f7ff fdad 	bl	80077c8 <__hi0bits>
 8007c6e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c72:	e7e1      	b.n	8007c38 <__d2b+0x62>

08007c74 <_calloc_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	fb02 f401 	mul.w	r4, r2, r1
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	f7fe f9d6 	bl	800602c <_malloc_r>
 8007c80:	4605      	mov	r5, r0
 8007c82:	b118      	cbz	r0, 8007c8c <_calloc_r+0x18>
 8007c84:	4622      	mov	r2, r4
 8007c86:	2100      	movs	r1, #0
 8007c88:	f7fe f9c8 	bl	800601c <memset>
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}

08007c90 <_free_r>:
 8007c90:	b538      	push	{r3, r4, r5, lr}
 8007c92:	4605      	mov	r5, r0
 8007c94:	2900      	cmp	r1, #0
 8007c96:	d045      	beq.n	8007d24 <_free_r+0x94>
 8007c98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c9c:	1f0c      	subs	r4, r1, #4
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	bfb8      	it	lt
 8007ca2:	18e4      	addlt	r4, r4, r3
 8007ca4:	f7ff fd08 	bl	80076b8 <__malloc_lock>
 8007ca8:	4a1f      	ldr	r2, [pc, #124]	; (8007d28 <_free_r+0x98>)
 8007caa:	6813      	ldr	r3, [r2, #0]
 8007cac:	4610      	mov	r0, r2
 8007cae:	b933      	cbnz	r3, 8007cbe <_free_r+0x2e>
 8007cb0:	6063      	str	r3, [r4, #4]
 8007cb2:	6014      	str	r4, [r2, #0]
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cba:	f7ff bcfe 	b.w	80076ba <__malloc_unlock>
 8007cbe:	42a3      	cmp	r3, r4
 8007cc0:	d90c      	bls.n	8007cdc <_free_r+0x4c>
 8007cc2:	6821      	ldr	r1, [r4, #0]
 8007cc4:	1862      	adds	r2, r4, r1
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	bf04      	itt	eq
 8007cca:	681a      	ldreq	r2, [r3, #0]
 8007ccc:	685b      	ldreq	r3, [r3, #4]
 8007cce:	6063      	str	r3, [r4, #4]
 8007cd0:	bf04      	itt	eq
 8007cd2:	1852      	addeq	r2, r2, r1
 8007cd4:	6022      	streq	r2, [r4, #0]
 8007cd6:	6004      	str	r4, [r0, #0]
 8007cd8:	e7ec      	b.n	8007cb4 <_free_r+0x24>
 8007cda:	4613      	mov	r3, r2
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	b10a      	cbz	r2, 8007ce4 <_free_r+0x54>
 8007ce0:	42a2      	cmp	r2, r4
 8007ce2:	d9fa      	bls.n	8007cda <_free_r+0x4a>
 8007ce4:	6819      	ldr	r1, [r3, #0]
 8007ce6:	1858      	adds	r0, r3, r1
 8007ce8:	42a0      	cmp	r0, r4
 8007cea:	d10b      	bne.n	8007d04 <_free_r+0x74>
 8007cec:	6820      	ldr	r0, [r4, #0]
 8007cee:	4401      	add	r1, r0
 8007cf0:	1858      	adds	r0, r3, r1
 8007cf2:	4282      	cmp	r2, r0
 8007cf4:	6019      	str	r1, [r3, #0]
 8007cf6:	d1dd      	bne.n	8007cb4 <_free_r+0x24>
 8007cf8:	6810      	ldr	r0, [r2, #0]
 8007cfa:	6852      	ldr	r2, [r2, #4]
 8007cfc:	605a      	str	r2, [r3, #4]
 8007cfe:	4401      	add	r1, r0
 8007d00:	6019      	str	r1, [r3, #0]
 8007d02:	e7d7      	b.n	8007cb4 <_free_r+0x24>
 8007d04:	d902      	bls.n	8007d0c <_free_r+0x7c>
 8007d06:	230c      	movs	r3, #12
 8007d08:	602b      	str	r3, [r5, #0]
 8007d0a:	e7d3      	b.n	8007cb4 <_free_r+0x24>
 8007d0c:	6820      	ldr	r0, [r4, #0]
 8007d0e:	1821      	adds	r1, r4, r0
 8007d10:	428a      	cmp	r2, r1
 8007d12:	bf04      	itt	eq
 8007d14:	6811      	ldreq	r1, [r2, #0]
 8007d16:	6852      	ldreq	r2, [r2, #4]
 8007d18:	6062      	str	r2, [r4, #4]
 8007d1a:	bf04      	itt	eq
 8007d1c:	1809      	addeq	r1, r1, r0
 8007d1e:	6021      	streq	r1, [r4, #0]
 8007d20:	605c      	str	r4, [r3, #4]
 8007d22:	e7c7      	b.n	8007cb4 <_free_r+0x24>
 8007d24:	bd38      	pop	{r3, r4, r5, pc}
 8007d26:	bf00      	nop
 8007d28:	20020688 	.word	0x20020688

08007d2c <__ssputs_r>:
 8007d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d30:	688e      	ldr	r6, [r1, #8]
 8007d32:	429e      	cmp	r6, r3
 8007d34:	4682      	mov	sl, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	4690      	mov	r8, r2
 8007d3a:	4699      	mov	r9, r3
 8007d3c:	d837      	bhi.n	8007dae <__ssputs_r+0x82>
 8007d3e:	898a      	ldrh	r2, [r1, #12]
 8007d40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d44:	d031      	beq.n	8007daa <__ssputs_r+0x7e>
 8007d46:	6825      	ldr	r5, [r4, #0]
 8007d48:	6909      	ldr	r1, [r1, #16]
 8007d4a:	1a6f      	subs	r7, r5, r1
 8007d4c:	6965      	ldr	r5, [r4, #20]
 8007d4e:	2302      	movs	r3, #2
 8007d50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d54:	fb95 f5f3 	sdiv	r5, r5, r3
 8007d58:	f109 0301 	add.w	r3, r9, #1
 8007d5c:	443b      	add	r3, r7
 8007d5e:	429d      	cmp	r5, r3
 8007d60:	bf38      	it	cc
 8007d62:	461d      	movcc	r5, r3
 8007d64:	0553      	lsls	r3, r2, #21
 8007d66:	d530      	bpl.n	8007dca <__ssputs_r+0x9e>
 8007d68:	4629      	mov	r1, r5
 8007d6a:	f7fe f95f 	bl	800602c <_malloc_r>
 8007d6e:	4606      	mov	r6, r0
 8007d70:	b950      	cbnz	r0, 8007d88 <__ssputs_r+0x5c>
 8007d72:	230c      	movs	r3, #12
 8007d74:	f8ca 3000 	str.w	r3, [sl]
 8007d78:	89a3      	ldrh	r3, [r4, #12]
 8007d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d7e:	81a3      	strh	r3, [r4, #12]
 8007d80:	f04f 30ff 	mov.w	r0, #4294967295
 8007d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d88:	463a      	mov	r2, r7
 8007d8a:	6921      	ldr	r1, [r4, #16]
 8007d8c:	f7fe f922 	bl	8005fd4 <memcpy>
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	6126      	str	r6, [r4, #16]
 8007d9e:	6165      	str	r5, [r4, #20]
 8007da0:	443e      	add	r6, r7
 8007da2:	1bed      	subs	r5, r5, r7
 8007da4:	6026      	str	r6, [r4, #0]
 8007da6:	60a5      	str	r5, [r4, #8]
 8007da8:	464e      	mov	r6, r9
 8007daa:	454e      	cmp	r6, r9
 8007dac:	d900      	bls.n	8007db0 <__ssputs_r+0x84>
 8007dae:	464e      	mov	r6, r9
 8007db0:	4632      	mov	r2, r6
 8007db2:	4641      	mov	r1, r8
 8007db4:	6820      	ldr	r0, [r4, #0]
 8007db6:	f7fe f918 	bl	8005fea <memmove>
 8007dba:	68a3      	ldr	r3, [r4, #8]
 8007dbc:	1b9b      	subs	r3, r3, r6
 8007dbe:	60a3      	str	r3, [r4, #8]
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	441e      	add	r6, r3
 8007dc4:	6026      	str	r6, [r4, #0]
 8007dc6:	2000      	movs	r0, #0
 8007dc8:	e7dc      	b.n	8007d84 <__ssputs_r+0x58>
 8007dca:	462a      	mov	r2, r5
 8007dcc:	f000 f90d 	bl	8007fea <_realloc_r>
 8007dd0:	4606      	mov	r6, r0
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d1e2      	bne.n	8007d9c <__ssputs_r+0x70>
 8007dd6:	6921      	ldr	r1, [r4, #16]
 8007dd8:	4650      	mov	r0, sl
 8007dda:	f7ff ff59 	bl	8007c90 <_free_r>
 8007dde:	e7c8      	b.n	8007d72 <__ssputs_r+0x46>

08007de0 <_svfiprintf_r>:
 8007de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	461d      	mov	r5, r3
 8007de6:	898b      	ldrh	r3, [r1, #12]
 8007de8:	061f      	lsls	r7, r3, #24
 8007dea:	b09d      	sub	sp, #116	; 0x74
 8007dec:	4680      	mov	r8, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	4616      	mov	r6, r2
 8007df2:	d50f      	bpl.n	8007e14 <_svfiprintf_r+0x34>
 8007df4:	690b      	ldr	r3, [r1, #16]
 8007df6:	b96b      	cbnz	r3, 8007e14 <_svfiprintf_r+0x34>
 8007df8:	2140      	movs	r1, #64	; 0x40
 8007dfa:	f7fe f917 	bl	800602c <_malloc_r>
 8007dfe:	6020      	str	r0, [r4, #0]
 8007e00:	6120      	str	r0, [r4, #16]
 8007e02:	b928      	cbnz	r0, 8007e10 <_svfiprintf_r+0x30>
 8007e04:	230c      	movs	r3, #12
 8007e06:	f8c8 3000 	str.w	r3, [r8]
 8007e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0e:	e0c8      	b.n	8007fa2 <_svfiprintf_r+0x1c2>
 8007e10:	2340      	movs	r3, #64	; 0x40
 8007e12:	6163      	str	r3, [r4, #20]
 8007e14:	2300      	movs	r3, #0
 8007e16:	9309      	str	r3, [sp, #36]	; 0x24
 8007e18:	2320      	movs	r3, #32
 8007e1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e1e:	2330      	movs	r3, #48	; 0x30
 8007e20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e24:	9503      	str	r5, [sp, #12]
 8007e26:	f04f 0b01 	mov.w	fp, #1
 8007e2a:	4637      	mov	r7, r6
 8007e2c:	463d      	mov	r5, r7
 8007e2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007e32:	b10b      	cbz	r3, 8007e38 <_svfiprintf_r+0x58>
 8007e34:	2b25      	cmp	r3, #37	; 0x25
 8007e36:	d13e      	bne.n	8007eb6 <_svfiprintf_r+0xd6>
 8007e38:	ebb7 0a06 	subs.w	sl, r7, r6
 8007e3c:	d00b      	beq.n	8007e56 <_svfiprintf_r+0x76>
 8007e3e:	4653      	mov	r3, sl
 8007e40:	4632      	mov	r2, r6
 8007e42:	4621      	mov	r1, r4
 8007e44:	4640      	mov	r0, r8
 8007e46:	f7ff ff71 	bl	8007d2c <__ssputs_r>
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	f000 80a4 	beq.w	8007f98 <_svfiprintf_r+0x1b8>
 8007e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e52:	4453      	add	r3, sl
 8007e54:	9309      	str	r3, [sp, #36]	; 0x24
 8007e56:	783b      	ldrb	r3, [r7, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	f000 809d 	beq.w	8007f98 <_svfiprintf_r+0x1b8>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f04f 32ff 	mov.w	r2, #4294967295
 8007e64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e68:	9304      	str	r3, [sp, #16]
 8007e6a:	9307      	str	r3, [sp, #28]
 8007e6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e70:	931a      	str	r3, [sp, #104]	; 0x68
 8007e72:	462f      	mov	r7, r5
 8007e74:	2205      	movs	r2, #5
 8007e76:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007e7a:	4850      	ldr	r0, [pc, #320]	; (8007fbc <_svfiprintf_r+0x1dc>)
 8007e7c:	f7f8 f9e8 	bl	8000250 <memchr>
 8007e80:	9b04      	ldr	r3, [sp, #16]
 8007e82:	b9d0      	cbnz	r0, 8007eba <_svfiprintf_r+0xda>
 8007e84:	06d9      	lsls	r1, r3, #27
 8007e86:	bf44      	itt	mi
 8007e88:	2220      	movmi	r2, #32
 8007e8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e8e:	071a      	lsls	r2, r3, #28
 8007e90:	bf44      	itt	mi
 8007e92:	222b      	movmi	r2, #43	; 0x2b
 8007e94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e98:	782a      	ldrb	r2, [r5, #0]
 8007e9a:	2a2a      	cmp	r2, #42	; 0x2a
 8007e9c:	d015      	beq.n	8007eca <_svfiprintf_r+0xea>
 8007e9e:	9a07      	ldr	r2, [sp, #28]
 8007ea0:	462f      	mov	r7, r5
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	250a      	movs	r5, #10
 8007ea6:	4639      	mov	r1, r7
 8007ea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eac:	3b30      	subs	r3, #48	; 0x30
 8007eae:	2b09      	cmp	r3, #9
 8007eb0:	d94d      	bls.n	8007f4e <_svfiprintf_r+0x16e>
 8007eb2:	b1b8      	cbz	r0, 8007ee4 <_svfiprintf_r+0x104>
 8007eb4:	e00f      	b.n	8007ed6 <_svfiprintf_r+0xf6>
 8007eb6:	462f      	mov	r7, r5
 8007eb8:	e7b8      	b.n	8007e2c <_svfiprintf_r+0x4c>
 8007eba:	4a40      	ldr	r2, [pc, #256]	; (8007fbc <_svfiprintf_r+0x1dc>)
 8007ebc:	1a80      	subs	r0, r0, r2
 8007ebe:	fa0b f000 	lsl.w	r0, fp, r0
 8007ec2:	4318      	orrs	r0, r3
 8007ec4:	9004      	str	r0, [sp, #16]
 8007ec6:	463d      	mov	r5, r7
 8007ec8:	e7d3      	b.n	8007e72 <_svfiprintf_r+0x92>
 8007eca:	9a03      	ldr	r2, [sp, #12]
 8007ecc:	1d11      	adds	r1, r2, #4
 8007ece:	6812      	ldr	r2, [r2, #0]
 8007ed0:	9103      	str	r1, [sp, #12]
 8007ed2:	2a00      	cmp	r2, #0
 8007ed4:	db01      	blt.n	8007eda <_svfiprintf_r+0xfa>
 8007ed6:	9207      	str	r2, [sp, #28]
 8007ed8:	e004      	b.n	8007ee4 <_svfiprintf_r+0x104>
 8007eda:	4252      	negs	r2, r2
 8007edc:	f043 0302 	orr.w	r3, r3, #2
 8007ee0:	9207      	str	r2, [sp, #28]
 8007ee2:	9304      	str	r3, [sp, #16]
 8007ee4:	783b      	ldrb	r3, [r7, #0]
 8007ee6:	2b2e      	cmp	r3, #46	; 0x2e
 8007ee8:	d10c      	bne.n	8007f04 <_svfiprintf_r+0x124>
 8007eea:	787b      	ldrb	r3, [r7, #1]
 8007eec:	2b2a      	cmp	r3, #42	; 0x2a
 8007eee:	d133      	bne.n	8007f58 <_svfiprintf_r+0x178>
 8007ef0:	9b03      	ldr	r3, [sp, #12]
 8007ef2:	1d1a      	adds	r2, r3, #4
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	9203      	str	r2, [sp, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	bfb8      	it	lt
 8007efc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f00:	3702      	adds	r7, #2
 8007f02:	9305      	str	r3, [sp, #20]
 8007f04:	4d2e      	ldr	r5, [pc, #184]	; (8007fc0 <_svfiprintf_r+0x1e0>)
 8007f06:	7839      	ldrb	r1, [r7, #0]
 8007f08:	2203      	movs	r2, #3
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f7f8 f9a0 	bl	8000250 <memchr>
 8007f10:	b138      	cbz	r0, 8007f22 <_svfiprintf_r+0x142>
 8007f12:	2340      	movs	r3, #64	; 0x40
 8007f14:	1b40      	subs	r0, r0, r5
 8007f16:	fa03 f000 	lsl.w	r0, r3, r0
 8007f1a:	9b04      	ldr	r3, [sp, #16]
 8007f1c:	4303      	orrs	r3, r0
 8007f1e:	3701      	adds	r7, #1
 8007f20:	9304      	str	r3, [sp, #16]
 8007f22:	7839      	ldrb	r1, [r7, #0]
 8007f24:	4827      	ldr	r0, [pc, #156]	; (8007fc4 <_svfiprintf_r+0x1e4>)
 8007f26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f2a:	2206      	movs	r2, #6
 8007f2c:	1c7e      	adds	r6, r7, #1
 8007f2e:	f7f8 f98f 	bl	8000250 <memchr>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d038      	beq.n	8007fa8 <_svfiprintf_r+0x1c8>
 8007f36:	4b24      	ldr	r3, [pc, #144]	; (8007fc8 <_svfiprintf_r+0x1e8>)
 8007f38:	bb13      	cbnz	r3, 8007f80 <_svfiprintf_r+0x1a0>
 8007f3a:	9b03      	ldr	r3, [sp, #12]
 8007f3c:	3307      	adds	r3, #7
 8007f3e:	f023 0307 	bic.w	r3, r3, #7
 8007f42:	3308      	adds	r3, #8
 8007f44:	9303      	str	r3, [sp, #12]
 8007f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f48:	444b      	add	r3, r9
 8007f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f4c:	e76d      	b.n	8007e2a <_svfiprintf_r+0x4a>
 8007f4e:	fb05 3202 	mla	r2, r5, r2, r3
 8007f52:	2001      	movs	r0, #1
 8007f54:	460f      	mov	r7, r1
 8007f56:	e7a6      	b.n	8007ea6 <_svfiprintf_r+0xc6>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	3701      	adds	r7, #1
 8007f5c:	9305      	str	r3, [sp, #20]
 8007f5e:	4619      	mov	r1, r3
 8007f60:	250a      	movs	r5, #10
 8007f62:	4638      	mov	r0, r7
 8007f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f68:	3a30      	subs	r2, #48	; 0x30
 8007f6a:	2a09      	cmp	r2, #9
 8007f6c:	d903      	bls.n	8007f76 <_svfiprintf_r+0x196>
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d0c8      	beq.n	8007f04 <_svfiprintf_r+0x124>
 8007f72:	9105      	str	r1, [sp, #20]
 8007f74:	e7c6      	b.n	8007f04 <_svfiprintf_r+0x124>
 8007f76:	fb05 2101 	mla	r1, r5, r1, r2
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	e7f0      	b.n	8007f62 <_svfiprintf_r+0x182>
 8007f80:	ab03      	add	r3, sp, #12
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	4622      	mov	r2, r4
 8007f86:	4b11      	ldr	r3, [pc, #68]	; (8007fcc <_svfiprintf_r+0x1ec>)
 8007f88:	a904      	add	r1, sp, #16
 8007f8a:	4640      	mov	r0, r8
 8007f8c:	f7fe f930 	bl	80061f0 <_printf_float>
 8007f90:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007f94:	4681      	mov	r9, r0
 8007f96:	d1d6      	bne.n	8007f46 <_svfiprintf_r+0x166>
 8007f98:	89a3      	ldrh	r3, [r4, #12]
 8007f9a:	065b      	lsls	r3, r3, #25
 8007f9c:	f53f af35 	bmi.w	8007e0a <_svfiprintf_r+0x2a>
 8007fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fa2:	b01d      	add	sp, #116	; 0x74
 8007fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa8:	ab03      	add	r3, sp, #12
 8007faa:	9300      	str	r3, [sp, #0]
 8007fac:	4622      	mov	r2, r4
 8007fae:	4b07      	ldr	r3, [pc, #28]	; (8007fcc <_svfiprintf_r+0x1ec>)
 8007fb0:	a904      	add	r1, sp, #16
 8007fb2:	4640      	mov	r0, r8
 8007fb4:	f7fe fbbe 	bl	8006734 <_printf_i>
 8007fb8:	e7ea      	b.n	8007f90 <_svfiprintf_r+0x1b0>
 8007fba:	bf00      	nop
 8007fbc:	08008444 	.word	0x08008444
 8007fc0:	0800844a 	.word	0x0800844a
 8007fc4:	0800844e 	.word	0x0800844e
 8007fc8:	080061f1 	.word	0x080061f1
 8007fcc:	08007d2d 	.word	0x08007d2d

08007fd0 <__ascii_wctomb>:
 8007fd0:	b149      	cbz	r1, 8007fe6 <__ascii_wctomb+0x16>
 8007fd2:	2aff      	cmp	r2, #255	; 0xff
 8007fd4:	bf85      	ittet	hi
 8007fd6:	238a      	movhi	r3, #138	; 0x8a
 8007fd8:	6003      	strhi	r3, [r0, #0]
 8007fda:	700a      	strbls	r2, [r1, #0]
 8007fdc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007fe0:	bf98      	it	ls
 8007fe2:	2001      	movls	r0, #1
 8007fe4:	4770      	bx	lr
 8007fe6:	4608      	mov	r0, r1
 8007fe8:	4770      	bx	lr

08007fea <_realloc_r>:
 8007fea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fec:	4607      	mov	r7, r0
 8007fee:	4614      	mov	r4, r2
 8007ff0:	460e      	mov	r6, r1
 8007ff2:	b921      	cbnz	r1, 8007ffe <_realloc_r+0x14>
 8007ff4:	4611      	mov	r1, r2
 8007ff6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ffa:	f7fe b817 	b.w	800602c <_malloc_r>
 8007ffe:	b922      	cbnz	r2, 800800a <_realloc_r+0x20>
 8008000:	f7ff fe46 	bl	8007c90 <_free_r>
 8008004:	4625      	mov	r5, r4
 8008006:	4628      	mov	r0, r5
 8008008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800800a:	f000 f814 	bl	8008036 <_malloc_usable_size_r>
 800800e:	42a0      	cmp	r0, r4
 8008010:	d20f      	bcs.n	8008032 <_realloc_r+0x48>
 8008012:	4621      	mov	r1, r4
 8008014:	4638      	mov	r0, r7
 8008016:	f7fe f809 	bl	800602c <_malloc_r>
 800801a:	4605      	mov	r5, r0
 800801c:	2800      	cmp	r0, #0
 800801e:	d0f2      	beq.n	8008006 <_realloc_r+0x1c>
 8008020:	4631      	mov	r1, r6
 8008022:	4622      	mov	r2, r4
 8008024:	f7fd ffd6 	bl	8005fd4 <memcpy>
 8008028:	4631      	mov	r1, r6
 800802a:	4638      	mov	r0, r7
 800802c:	f7ff fe30 	bl	8007c90 <_free_r>
 8008030:	e7e9      	b.n	8008006 <_realloc_r+0x1c>
 8008032:	4635      	mov	r5, r6
 8008034:	e7e7      	b.n	8008006 <_realloc_r+0x1c>

08008036 <_malloc_usable_size_r>:
 8008036:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800803a:	1f18      	subs	r0, r3, #4
 800803c:	2b00      	cmp	r3, #0
 800803e:	bfbc      	itt	lt
 8008040:	580b      	ldrlt	r3, [r1, r0]
 8008042:	18c0      	addlt	r0, r0, r3
 8008044:	4770      	bx	lr
	...

08008048 <_init>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	bf00      	nop
 800804c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800804e:	bc08      	pop	{r3}
 8008050:	469e      	mov	lr, r3
 8008052:	4770      	bx	lr

08008054 <_fini>:
 8008054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008056:	bf00      	nop
 8008058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800805a:	bc08      	pop	{r3}
 800805c:	469e      	mov	lr, r3
 800805e:	4770      	bx	lr
