; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:   -disable-auto-paired-vec-st=false \
; RUN:   -mcpu=future -ppc-asm-full-reg-names \
; RUN:   -ppc-vsr-nums-as-vr < %s | FileCheck %s
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
; RUN:   -disable-auto-paired-vec-st=false \
; RUN:   -mcpu=future -ppc-asm-full-reg-names \
; RUN:   -ppc-vsr-nums-as-vr < %s | FileCheck %s --check-prefix=CHECK-BE

define void @v1024ls(ptr nocapture readonly %vqp, ptr nocapture %resp)  {
; CHECK-LABEL: v1024ls:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lxv v3, 0(r3)
; CHECK-NEXT:    lxv v5, 32(r3)
; CHECK-NEXT:    lxv v2, 16(r3)
; CHECK-NEXT:    lxv v4, 48(r3)
; CHECK-NEXT:    dmxxinstfdmr512 wacc_hi0, vsp36, vsp34, 1
; CHECK-NEXT:    lxv v3, 64(r3)
; CHECK-NEXT:    lxv v5, 96(r3)
; CHECK-NEXT:    lxv v2, 80(r3)
; CHECK-NEXT:    lxv v4, 112(r3)
; CHECK-NEXT:    dmxxinstfdmr512 wacc0, vsp36, vsp34, 0
; CHECK-NEXT:    dmxxextfdmr512 wacc0, vsp34, vsp36, 0
; CHECK-NEXT:    stxv v2, 112(r4)
; CHECK-NEXT:    stxv v3, 96(r4)
; CHECK-NEXT:    stxv v4, 80(r4)
; CHECK-NEXT:    stxv v5, 64(r4)
; CHECK-NEXT:    dmxxextfdmr512 wacc_hi0, vsp34, vsp36, 1
; CHECK-NEXT:    stxv v2, 48(r4)
; CHECK-NEXT:    stxv v3, 32(r4)
; CHECK-NEXT:    stxv v4, 16(r4)
; CHECK-NEXT:    stxv v5, 0(r4)
; CHECK-NEXT:    blr
;
; CHECK-BE-LABEL: v1024ls:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv v3, 112(r3)
; CHECK-BE-NEXT:    lxv v5, 80(r3)
; CHECK-BE-NEXT:    lxv v2, 96(r3)
; CHECK-BE-NEXT:    lxv v4, 64(r3)
; CHECK-BE-NEXT:    dmxxinstfdmr512 wacc_hi0, vsp36, vsp34, 1
; CHECK-BE-NEXT:    lxv v3, 48(r3)
; CHECK-BE-NEXT:    lxv v5, 16(r3)
; CHECK-BE-NEXT:    lxv v2, 32(r3)
; CHECK-BE-NEXT:    lxv v4, 0(r3)
; CHECK-BE-NEXT:    dmxxinstfdmr512 wacc0, vsp36, vsp34, 0
; CHECK-BE-NEXT:    dmxxextfdmr512 wacc_hi0, vsp34, vsp36, 1
; CHECK-BE-NEXT:    stxv v5, 112(r4)
; CHECK-BE-NEXT:    stxv v4, 96(r4)
; CHECK-BE-NEXT:    stxv v3, 80(r4)
; CHECK-BE-NEXT:    stxv v2, 64(r4)
; CHECK-BE-NEXT:    dmxxextfdmr512 wacc0, vsp34, vsp36, 0
; CHECK-BE-NEXT:    stxv v5, 48(r4)
; CHECK-BE-NEXT:    stxv v4, 32(r4)
; CHECK-BE-NEXT:    stxv v3, 16(r4)
; CHECK-BE-NEXT:    stxv v2, 0(r4)
; CHECK-BE-NEXT:    blr
entry:
  %0 = load <1024 x i1>, ptr %vqp, align 64
  store <1024 x i1> %0, ptr %resp, align 64
  ret void
}

declare <1024 x i1> @llvm.ppc.mma.dmsetdmrz()
