read -sv run_verilog_mid/adder_32b_19_44_96e000b05e7af6468ad343728561801b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_44_96e000b05e7af6468ad343728561801b_yosys.v
