// Seed: 1927021436
module module_0;
  tri1 id_1;
  assign module_2.id_5 = 0;
  assign id_1 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  wand id_3,
    output tri  id_4,
    input  tri0 id_5,
    input  tri  id_6,
    input  wor  id_7,
    input  wor  id_8,
    output tri  id_9
    , id_11
);
  assign id_9 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
