{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 15:25:35 2024 " "Info: Processing started: Thu Jun 06 15:25:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --analyze_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --analyze_project" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixDigit_Electronic_Lock_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SixDigit_Electronic_Lock_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixDigit_Electronic_Lock_Controller " "Info: Found entity 1: SixDigit_Electronic_Lock_Controller" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passwd_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file passwd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 passwd_register " "Info: Found entity 1: passwd_register" {  } { { "passwd_register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SixDigit_Electronic_Lock_Controller " "Info: Elaborating entity \"SixDigit_Electronic_Lock_Controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "judge_enable SixDigit_Electronic_Lock_Controller.v(15) " "Warning (10036): Verilog HDL or VHDL warning at SixDigit_Electronic_Lock_Controller.v(15): object \"judge_enable\" assigned a value but never read" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passwd_register passwd_register:password " "Info: Elaborating entity \"passwd_register\" for hierarchy \"passwd_register:password\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "password" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 26 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register passwd_register:password\|register:r1 " "Info: Elaborating entity \"register\" for hierarchy \"passwd_register:password\|register:r1\"" {  } { { "passwd_register.v" "r1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 8 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "judge.v 1 1 " "Warning: Using design file judge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:judge_1 " "Info: Elaborating entity \"judge\" for hierarchy \"judge:judge_1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 29 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a2 judge.v(13) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable \"a2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 judge.v(13) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a3 judge.v(15) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable \"a3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 judge.v(15) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a4 judge.v(17) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable \"a4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 judge.v(17) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a5 judge.v(19) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable \"a5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 judge.v(19) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a6 judge.v(21) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable \"a6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 judge.v(21) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:reset_1 " "Info: Elaborating entity \"reset\" for hierarchy \"reset:reset_1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "reset_1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 32 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out1\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out1\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out1\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out1\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out1\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out1\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out1\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out1\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out2\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out2\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out2\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out2\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out2\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out2\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out2\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out2\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out3\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out3\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out3\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out3\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out3\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out3\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out3\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out3\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out4 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out4\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out4\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out4\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out4\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out4\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out4\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out4\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out4\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out4\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out5 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out5\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out5\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out5\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out5\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out5\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out5\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out5\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out5\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out5\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out6 reset.v(13) " "Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable \"out6\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out6\[3\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out6\[3\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out6\[2\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out6\[2\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out6\[1\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out6\[1\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "out6\[0\] reset.v(5) " "Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for \"out6\[0\]\"" {  } { { "reset.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v" 5 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 15:25:35 2024 " "Info: Processing ended: Thu Jun 06 15:25:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
