Determining the location of the ModelSim executable...

Using: C:/modeltech64_10.4/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source="D:/text2/Waveform.vwf" --testbench_file="D:/text2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 22 20:25:17 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source=D:/text2/Waveform.vwf --testbench_file=D:/text2/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

hen writing test bench files

utput pin "reg_t1[26]" in vector source file when writing test bench files

rning (201005): Ignoring output pin "reg_t4[5]" in vector source file when writing test bench files


n writing test bench files

ting test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/text2/simulation/qsim/" project2 -c project2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 22 20:25:18 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/text2/simulation/qsim/ project2 -c project2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file project2.vo in folder "D:/text2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Mon Apr 22 20:25:18 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/text2/simulation/qsim/project2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/modeltech64_10.4/win64/vsim -c -do project2.do

Reading C:/modeltech64_10.4/tcl/vsim/pref.tcl


# 10.4


# do project2.do

# ** Warning: (vlib-34) Library already exists at "work".
# 

# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:25:19 on Apr 22,2024

# vlog -work work project2.vo 

# -- Compiling module project2

# -- Compiling module hard_block

# 
# Top level modules:

# 	project2

# End time: 20:25:19 on Apr 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014

# Start time: 20:25:19 on Apr 22,2024
# vlog -work work Waveform.vwf.vt 

# -- Compiling module project2_vlg_vec_tst

# 

# Top level modules:
# 	project2_vlg_vec_tst

# End time: 20:25:19 on Apr 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -do "project2.do" 
# Start time: 20:25:19 on Apr 22,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 

# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //

# Refreshing D:/text2/simulation/qsim/work.project2_vlg_vec_tst
# Loading work.project2_vlg_vec_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing D:/text2/simulation/qsim/work.project2
# Loading work.project2
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing D:/text2/simulation/qsim/work.hard_block
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW

# after#27

# ** Note: $finish    : Waveform.vwf.vt(89)
#    Time: 1 us  Iteration: 0  Instance: /project2_vlg_vec_tst

# End time: 20:25:21 on Apr 22,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/text2/Waveform.vwf...

Reading D:/text2/simulation/qsim/project2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/text2/simulation/qsim/project2_20240422202521.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.