; generated by ARM C/C++ Compiler, 4.1 [Build 481]
; commandline ArmCC [--debug -c --asm --interleave -o.\Output\misc.o --depend=.\Output\misc.d --cpu=Cortex-M3 --apcs=interwork -O0 -I..\User -I..\Libraries\STM32F10x_StdPeriph_Driver\inc -I..\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x -I..\bsp_lib -IC:\Keil\ARM\INC -IC:\Keil\ARM\INC\ST\STM32F10x -DSTM32F10X_HD -DUSE_STDPERIPH_DRIVER --omf_browse=.\Output\misc.crf ..\Libraries\STM32F10x_StdPeriph_Driver\src\misc.c]
                          THUMB

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  NVIC_PriorityGroupConfig PROC
;;;95       */
;;;96     void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
000000  4936              LDR      r1,|L1.220|
;;;97     {
;;;98       /* Check the parameters */
;;;99       assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
;;;100      
;;;101      /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
;;;102      SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
000002  4301              ORRS     r1,r1,r0
000004  4a36              LDR      r2,|L1.224|
000006  6011              STR      r1,[r2,#0]
;;;103    }
000008  4770              BX       lr
;;;104    
                          ENDP

                  NVIC_Init PROC
;;;111      */
;;;112    void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
00000a  b570              PUSH     {r4-r6,lr}
;;;113    {
;;;114      uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
00000c  2100              MOVS     r1,#0
00000e  2300              MOVS     r3,#0
000010  220f              MOVS     r2,#0xf
;;;115      
;;;116      /* Check the parameters */
;;;117      assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
;;;118      assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
;;;119      assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
;;;120        
;;;121      if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
000012  78c4              LDRB     r4,[r0,#3]
000014  b34c              CBZ      r4,|L1.106|
;;;122      {
;;;123        /* Compute the Corresponding IRQ Priority --------------------------------*/    
;;;124        tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
000016  4c32              LDR      r4,|L1.224|
000018  6824              LDR      r4,[r4,#0]
00001a  f40464e0          AND      r4,r4,#0x700
00001e  f5c464e0          RSB      r4,r4,#0x700
000022  ea4f2114          LSR      r1,r4,#8
;;;125        tmppre = (0x4 - tmppriority);
000026  f1c10304          RSB      r3,r1,#4
;;;126        tmpsub = tmpsub >> tmppriority;
00002a  fa22f201          LSR      r2,r2,r1
;;;127    
;;;128        tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
00002e  7844              LDRB     r4,[r0,#1]
000030  fa04f103          LSL      r1,r4,r3
;;;129        tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
000034  7884              LDRB     r4,[r0,#2]
000036  ea040402          AND      r4,r4,r2
00003a  ea440101          ORR      r1,r4,r1
;;;130        tmppriority = tmppriority << 0x04;
00003e  ea4f1101          LSL      r1,r1,#4
;;;131            
;;;132        NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
000042  4c28              LDR      r4,|L1.228|
000044  7806              LDRB     r6,[r0,#0]
000046  55a1              STRB     r1,[r4,r6]
;;;133        
;;;134        /* Enable the Selected IRQ Channels --------------------------------------*/
;;;135        NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
000048  7804              LDRB     r4,[r0,#0]
00004a  f004051f          AND      r5,r4,#0x1f
00004e  f04f0401          MOV      r4,#1
000052  fa04f405          LSL      r4,r4,r5
000056  7805              LDRB     r5,[r0,#0]
000058  ea4f1565          ASR      r5,r5,#5
00005c  f04f26e0          MOV      r6,#0xe000e000
000060  eb060585          ADD      r5,r6,r5,LSL #2
000064  f8c54100          STR      r4,[r5,#0x100]
000068  e009              B        |L1.126|
                  |L1.106|
;;;136          (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
;;;137      }
;;;138      else
;;;139      {
;;;140        /* Disable the Selected IRQ Channels -------------------------------------*/
;;;141        NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
00006a  7804              LDRB     r4,[r0,#0]
00006c  f004051f          AND      r5,r4,#0x1f
000070  2401              MOVS     r4,#1
000072  40ac              LSLS     r4,r4,r5
000074  4d1c              LDR      r5,|L1.232|
000076  7806              LDRB     r6,[r0,#0]
000078  1176              ASRS     r6,r6,#5
00007a  f8454026          STR      r4,[r5,r6,LSL #2]
                  |L1.126|
;;;142          (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
;;;143      }
;;;144    }
00007e  bd70              POP      {r4-r6,pc}
;;;145    
                          ENDP

                  NVIC_SetVectorTable PROC
;;;155      */
;;;156    void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
000080  4a1a              LDR      r2,|L1.236|
;;;157    { 
;;;158      /* Check the parameters */
;;;159      assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
;;;160      assert_param(IS_NVIC_OFFSET(Offset));  
;;;161       
;;;162      SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
000082  400a              ANDS     r2,r2,r1
000084  4302              ORRS     r2,r2,r0
000086  4b1a              LDR      r3,|L1.240|
000088  601a              STR      r2,[r3,#0]
;;;163    }
00008a  4770              BX       lr
;;;164    
                          ENDP

                  NVIC_SystemLPConfig PROC
;;;174      */
;;;175    void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
00008c  b141              CBZ      r1,|L1.160|
;;;176    {
;;;177      /* Check the parameters */
;;;178      assert_param(IS_NVIC_LP(LowPowerMode));
;;;179      assert_param(IS_FUNCTIONAL_STATE(NewState));  
;;;180      
;;;181      if (NewState != DISABLE)
;;;182      {
;;;183        SCB->SCR |= LowPowerMode;
00008e  4a19              LDR      r2,|L1.244|
000090  6812              LDR      r2,[r2,#0]
000092  ea420200          ORR      r2,r2,r0
000096  f04f23e0          MOV      r3,#0xe000e000
00009a  f8c32d10          STR      r2,[r3,#0xd10]
00009e  e007              B        |L1.176|
                  |L1.160|
;;;184      }
;;;185      else
;;;186      {
;;;187        SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
0000a0  4a14              LDR      r2,|L1.244|
0000a2  6812              LDR      r2,[r2,#0]
0000a4  ea220200          BIC      r2,r2,r0
0000a8  f04f23e0          MOV      r3,#0xe000e000
0000ac  f8c32d10          STR      r2,[r3,#0xd10]
                  |L1.176|
;;;188      }
;;;189    }
0000b0  4770              BX       lr
;;;190    
                          ENDP

                  SysTick_CLKSourceConfig PROC
;;;198      */
;;;199    void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
0000b2  2804              CMP      r0,#4
;;;200    {
;;;201      /* Check the parameters */
;;;202      assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
;;;203      if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
0000b4  d108              BNE      |L1.200|
;;;204      {
;;;205        SysTick->CTRL |= SysTick_CLKSource_HCLK;
0000b6  f04f21e0          MOV      r1,#0xe000e000
0000ba  6909              LDR      r1,[r1,#0x10]
0000bc  f0410104          ORR      r1,r1,#4
0000c0  f04f22e0          MOV      r2,#0xe000e000
0000c4  6111              STR      r1,[r2,#0x10]
0000c6  e007              B        |L1.216|
                  |L1.200|
;;;206      }
;;;207      else
;;;208      {
;;;209        SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
0000c8  f04f21e0          MOV      r1,#0xe000e000
0000cc  6909              LDR      r1,[r1,#0x10]
0000ce  f0210104          BIC      r1,r1,#4
0000d2  f04f22e0          MOV      r2,#0xe000e000
0000d6  6111              STR      r1,[r2,#0x10]
                  |L1.216|
;;;210      }
;;;211    }
0000d8  4770              BX       lr
;;;212    
                          ENDP

0000da  0000              DCW      0x0000
                  |L1.220|
                          DCD      0x05fa0000
                  |L1.224|
                          DCD      0xe000ed0c
                  |L1.228|
                          DCD      0xe000e400
                  |L1.232|
                          DCD      0xe000e180
                  |L1.236|
                          DCD      0x1fffff80
                  |L1.240|
                          DCD      0xe000ed08
                  |L1.244|
                          DCD      0xe000ed10
