{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 10:24:58 2019 " "Info: Processing started: Mon May 06 10:24:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3-datapath -c lab3-datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3-datapath -c lab3-datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Info: Found entity 1: reg2" {  } { { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file flag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Info: Found entity 1: Flag" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enable2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Enable2 " "Info: Found entity 1: Enable2" {  } { { "Enable2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Enable2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Info: Found entity 1: datapath2" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choice2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file choice2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 choice2 " "Info: Found entity 1: choice2" {  } { { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "athristis.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file athristis.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Athristis " "Info: Found entity 1: Athristis" {  } { { "Athristis.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath2 " "Info: Elaborating entity \"datapath2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst3 " "Info: Elaborating entity \"Flag\" for hierarchy \"Flag:inst3\"" {  } { { "datapath2.bdf" "inst3" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 232 992 1088 360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 Flag:inst3\|7476:inst21 " "Info: Elaborating entity \"7476\" for hierarchy \"Flag:inst3\|7476:inst21\"" {  } { { "Flag.bdf" "inst21" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 616 832 952 808 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Flag:inst3\|7476:inst21 " "Info: Elaborated megafunction instantiation \"Flag:inst3\|7476:inst21\"" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 616 832 952 808 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Athristis Athristis:inst2 " "Info: Elaborating entity \"Athristis\" for hierarchy \"Athristis:inst2\"" {  } { { "datapath2.bdf" "inst2" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 232 632 760 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 Athristis:inst2\|7483:inst16 " "Info: Elaborating entity \"7483\" for hierarchy \"Athristis:inst2\|7483:inst16\"" {  } { { "Athristis.bdf" "inst16" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { { 440 1080 1200 632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Athristis:inst2\|7483:inst16 " "Info: Elaborated megafunction instantiation \"Athristis:inst2\|7483:inst16\"" {  } { { "Athristis.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { { 440 1080 1200 632 "inst16" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 reg2:inst1 " "Info: Elaborating entity \"reg2\" for hierarchy \"reg2:inst1\"" {  } { { "datapath2.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 432 216 352 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74195 reg2:inst1\|74195:inst1 " "Info: Elaborating entity \"74195\" for hierarchy \"reg2:inst1\|74195:inst1\"" {  } { { "reg2.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 32 232 336 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg2:inst1\|74195:inst1 " "Info: Elaborated megafunction instantiation \"reg2:inst1\|74195:inst1\"" {  } { { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 32 232 336 208 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable2 reg2:inst1\|Enable2:inst " "Info: Elaborating entity \"Enable2\" for hierarchy \"reg2:inst1\|Enable2:inst\"" {  } { { "reg2.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 296 224 360 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choice2 reg2:inst1\|Enable2:inst\|choice2:inst " "Info: Elaborating entity \"choice2\" for hierarchy \"reg2:inst1\|Enable2:inst\|choice2:inst\"" {  } { { "Enable2.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/Enable2.bdf" { { 208 328 424 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Flag:inst3\|7476:inst21\|8 Flag:inst3\|7476:inst21\|8~_emulated Flag:inst3\|7476:inst21\|8~latch " "Warning (13310): Register \"Flag:inst3\|7476:inst21\|8\" is converted into an equivalent circuit using register \"Flag:inst3\|7476:inst21\|8~_emulated\" and latch \"Flag:inst3\|7476:inst21\|8~latch\"" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab3-datapath " "Warning: Ignored assignments for entity \"lab3-datapath\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity \"lab3-datapath\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity \"lab3-datapath\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"lab3-datapath\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"lab3-datapath\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 10:24:59 2019 " "Info: Processing ended: Mon May 06 10:24:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 10:25:00 2019 " "Info: Processing started: Mon May 06 10:25:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3-datapath EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lab3-datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN AF14 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLR (placed in PIN AF14 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flag:inst3\|7476:inst21\|8~head_lut " "Info: Destination node Flag:inst3\|7476:inst21\|8~head_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flag:inst3\|7476:inst21\|8~clear_lut " "Info: Destination node Flag:inst3\|7476:inst21\|8~clear_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~clear_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flag:inst3\|7476:inst21\|8~latch " "Info: Destination node Flag:inst3\|7476:inst21\|8~latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLR } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 64 -56 112 80 "CLR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.697 ns register register " "Info: Estimated most critical path is register to register delay of 3.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag:inst3\|7476:inst21\|8~_emulated 1 REG LAB_X61_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X61_Y1; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.413 ns) 0.788 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LAB_X60_Y1 10 " "Info: 2: + IC(0.375 ns) + CELL(0.413 ns) = 0.788 ns; Loc. = LAB_X60_Y1; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.353 ns Athristis:inst4\|7483:inst16\|25 3 COMB LAB_X60_Y1 1 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.353 ns; Loc. = LAB_X60_Y1; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 512 224 288 552 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.918 ns Athristis:inst4\|7483:inst16\|1~0 4 COMB LAB_X60_Y1 2 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.918 ns; Loc. = LAB_X60_Y1; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.483 ns reg2:inst1\|74195:inst1\|26~0 5 COMB LAB_X60_Y1 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.483 ns; Loc. = LAB_X60_Y1; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.048 ns reg2:inst1\|74195:inst1\|26~1 6 COMB LAB_X60_Y1 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 3.048 ns; Loc. = LAB_X60_Y1; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 3.613 ns reg2:inst1\|74195:inst1\|18~0 7 COMB LAB_X60_Y1 1 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 3.613 ns; Loc. = LAB_X60_Y1; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.697 ns reg2:inst1\|74195:inst1\|18 8 REG LAB_X60_Y1 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.697 ns; Loc. = LAB_X60_Y1; Fanout = 6; REG Node = 'reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 44.41 % ) " "Info: Total cell delay = 1.642 ns ( 44.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.055 ns ( 55.59 % ) " "Info: Total interconnect delay = 2.055 ns ( 55.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q 0 " "Info: Pin \"Q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Info: Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Info: Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Info: Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Info: Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA\[3\] 0 " "Info: Pin \"LA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA\[2\] 0 " "Info: Pin \"LA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA\[1\] 0 " "Info: Pin \"LA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA\[0\] 0 " "Info: Pin \"LA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB\[3\] 0 " "Info: Pin \"LB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB\[2\] 0 " "Info: Pin \"LB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB\[1\] 0 " "Info: Pin \"LB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB\[0\] 0 " "Info: Pin \"LB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[4\] 0 " "Info: Pin \"S2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[3\] 0 " "Info: Pin \"S2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[2\] 0 " "Info: Pin \"S2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[1\] 0 " "Info: Pin \"S2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Info: Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 10:25:05 2019 " "Info: Processing ended: Mon May 06 10:25:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 10:25:06 2019 " "Info: Processing started: Mon May 06 10:25:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 10:25:08 2019 " "Info: Processing ended: Mon May 06 10:25:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 10:25:08 2019 " "Info: Processing started: Mon May 06 10:25:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Flag:inst3\|7476:inst21\|8~latch " "Warning: Node \"Flag:inst3\|7476:inst21\|8~latch\" is a latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SF " "Info: Assuming node \"SF\" is an undefined clock" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 320 800 968 336 "SF" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Flag:inst3\|inst6 " "Info: Detected gated clock \"Flag:inst3\|inst6\" as buffer" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Flag:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Flag:inst3\|7476:inst21\|8~_emulated register reg2:inst1\|74195:inst1\|18 297.18 MHz 3.365 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 297.18 MHz between source register \"Flag:inst3\|7476:inst21\|8~_emulated\" and destination register \"reg2:inst1\|74195:inst1\|18\" (period= 3.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.967 ns + Longest register register " "Info: + Longest register to register delay is 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X61_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 0.602 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X60_Y1_N2 10 " "Info: 2: + IC(0.452 ns) + CELL(0.150 ns) = 0.602 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 1.037 ns Athristis:inst4\|7483:inst16\|25 3 COMB LCCOMB_X60_Y1_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.037 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 512 224 288 552 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 1.674 ns Athristis:inst4\|7483:inst16\|1~0 4 COMB LCCOMB_X60_Y1_N10 2 " "Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 1.674 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.077 ns reg2:inst1\|74195:inst1\|26~0 5 COMB LCCOMB_X60_Y1_N12 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X60_Y1_N12; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.475 ns reg2:inst1\|74195:inst1\|26~1 6 COMB LCCOMB_X60_Y1_N22 1 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.475 ns; Loc. = LCCOMB_X60_Y1_N22; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.883 ns reg2:inst1\|74195:inst1\|18~0 7 COMB LCCOMB_X60_Y1_N16 1 " "Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 2.883 ns; Loc. = LCCOMB_X60_Y1_N16; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.967 ns reg2:inst1\|74195:inst1\|18 8 REG LCFF_X60_Y1_N17 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.967 ns; Loc. = LCFF_X60_Y1_N17; Fanout = 6; REG Node = 'reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 40.85 % ) " "Info: Total cell delay = 1.212 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.755 ns ( 59.15 % ) " "Info: Total interconnect delay = 1.755 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|25 {} Athristis:inst4|7483:inst16|1~0 {} reg2:inst1|74195:inst1|26~0 {} reg2:inst1|74195:inst1|26~1 {} reg2:inst1|74195:inst1|18~0 {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.452ns 0.285ns 0.259ns 0.253ns 0.248ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.378ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.184 ns - Smallest " "Info: - Smallest clock skew is -0.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.160 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(0.537 ns) 4.160 ns reg2:inst1\|74195:inst1\|18 2 REG LCFF_X60_Y1_N17 6 " "Info: 2: + IC(2.761 ns) + CELL(0.537 ns) = 4.160 ns; Loc. = LCFF_X60_Y1_N17; Fanout = 6; REG Node = 'reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { CLK reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.63 % ) " "Info: Total cell delay = 1.399 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.761 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.761 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.761ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.344 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.271 ns) 3.570 ns Flag:inst3\|inst6 2 COMB LCCOMB_X61_Y1_N16 1 " "Info: 2: + IC(2.437 ns) + CELL(0.271 ns) = 3.570 ns; Loc. = LCCOMB_X61_Y1_N16; Fanout = 1; COMB Node = 'Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { CLK Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.537 ns) 4.344 ns Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X61_Y1_N31 1 " "Info: 3: + IC(0.237 ns) + CELL(0.537 ns) = 4.344 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 38.44 % ) " "Info: Total cell delay = 1.670 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 61.56 % ) " "Info: Total interconnect delay = 2.674 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.344 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.437ns 0.237ns } { 0.000ns 0.862ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.761ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.344 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.437ns 0.237ns } { 0.000ns 0.862ns 0.271ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|25 {} Athristis:inst4|7483:inst16|1~0 {} reg2:inst1|74195:inst1|26~0 {} reg2:inst1|74195:inst1|26~1 {} reg2:inst1|74195:inst1|18~0 {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.452ns 0.285ns 0.259ns 0.253ns 0.248ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.378ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.761ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.344 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.437ns 0.237ns } { 0.000ns 0.862ns 0.271ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SF " "Info: No valid register-to-register data paths exist for clock \"SF\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg2:inst1\|74195:inst1\|17 S/L_A CLK 4.335 ns register " "Info: tsu for register \"reg2:inst1\|74195:inst1\|17\" (data pin = \"S/L_A\", clock pin = \"CLK\") is 4.335 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.531 ns + Longest pin register " "Info: + Longest pin to register delay is 8.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns S/L_A 1 PIN PIN_T7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 4; PIN Node = 'S/L_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S/L_A } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 488 -96 72 504 "S/L_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.040 ns) + CELL(0.659 ns) 8.531 ns reg2:inst1\|74195:inst1\|17 2 REG LCFF_X60_Y1_N15 9 " "Info: 2: + IC(7.040 ns) + CELL(0.659 ns) = 8.531 ns; Loc. = LCFF_X60_Y1_N15; Fanout = 9; REG Node = 'reg2:inst1\|74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { S/L_A reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 17.48 % ) " "Info: Total cell delay = 1.491 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.040 ns ( 82.52 % ) " "Info: Total interconnect delay = 7.040 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { S/L_A reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { S/L_A {} S/L_A~combout {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 7.040ns } { 0.000ns 0.832ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.160 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(0.537 ns) 4.160 ns reg2:inst1\|74195:inst1\|17 2 REG LCFF_X60_Y1_N15 9 " "Info: 2: + IC(2.761 ns) + CELL(0.537 ns) = 4.160 ns; Loc. = LCFF_X60_Y1_N15; Fanout = 9; REG Node = 'reg2:inst1\|74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { CLK reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.63 % ) " "Info: Total cell delay = 1.399 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.761 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.761 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 2.761ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { S/L_A reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { S/L_A {} S/L_A~combout {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 7.040ns } { 0.000ns 0.832ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 2.761ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK S2\[4\] Flag:inst3\|7476:inst21\|8~_emulated 11.359 ns register " "Info: tco from clock \"CLK\" to destination pin \"S2\[4\]\" through register \"Flag:inst3\|7476:inst21\|8~_emulated\" is 11.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.344 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.271 ns) 3.570 ns Flag:inst3\|inst6 2 COMB LCCOMB_X61_Y1_N16 1 " "Info: 2: + IC(2.437 ns) + CELL(0.271 ns) = 3.570 ns; Loc. = LCCOMB_X61_Y1_N16; Fanout = 1; COMB Node = 'Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { CLK Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.537 ns) 4.344 ns Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X61_Y1_N31 1 " "Info: 3: + IC(0.237 ns) + CELL(0.537 ns) = 4.344 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 38.44 % ) " "Info: Total cell delay = 1.670 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 61.56 % ) " "Info: Total interconnect delay = 2.674 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.344 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.437ns 0.237ns } { 0.000ns 0.862ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest register pin " "Info: + Longest register to pin delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X61_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 0.602 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X60_Y1_N2 10 " "Info: 2: + IC(0.452 ns) + CELL(0.150 ns) = 0.602 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 1.037 ns Athristis:inst4\|7483:inst16\|25 3 COMB LCCOMB_X60_Y1_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.037 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 512 224 288 552 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 1.674 ns Athristis:inst4\|7483:inst16\|1~0 4 COMB LCCOMB_X60_Y1_N10 2 " "Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 1.674 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.149 ns) 2.535 ns Athristis:inst4\|7483:inst16\|1~1 5 COMB LCCOMB_X60_Y1_N18 1 " "Info: 5: + IC(0.712 ns) + CELL(0.149 ns) = 2.535 ns; Loc. = LCCOMB_X60_Y1_N18; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Athristis:inst4|7483:inst16|1~0 Athristis:inst4|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 3.122 ns Athristis:inst4\|7483:inst16\|45 6 COMB LCCOMB_X60_Y1_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.150 ns) = 3.122 ns; Loc. = LCCOMB_X60_Y1_N0; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Athristis:inst4|7483:inst16|1~1 Athristis:inst4|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(2.828 ns) 6.765 ns S2\[4\] 7 PIN PIN_U18 0 " "Info: 7: + IC(0.815 ns) + CELL(2.828 ns) = 6.765 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'S2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { Athristis:inst4|7483:inst16|45 S2[4] } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 608 736 912 624 "S2\[4..1\]" "" } { 248 1440 1496 264 "S2\[4..1\]" "" } { 560 176 224 576 "S2\[4..1\]" "" } { 600 688 736 616 "S2\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.805 ns ( 56.25 % ) " "Info: Total cell delay = 3.805 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.960 ns ( 43.75 % ) " "Info: Total interconnect delay = 2.960 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 Athristis:inst4|7483:inst16|1~1 Athristis:inst4|7483:inst16|45 S2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|25 {} Athristis:inst4|7483:inst16|1~0 {} Athristis:inst4|7483:inst16|1~1 {} Athristis:inst4|7483:inst16|45 {} S2[4] {} } { 0.000ns 0.452ns 0.285ns 0.259ns 0.712ns 0.437ns 0.815ns } { 0.000ns 0.150ns 0.150ns 0.378ns 0.149ns 0.150ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.344 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.437ns 0.237ns } { 0.000ns 0.862ns 0.271ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 Athristis:inst4|7483:inst16|1~1 Athristis:inst4|7483:inst16|45 S2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|25 {} Athristis:inst4|7483:inst16|1~0 {} Athristis:inst4|7483:inst16|1~1 {} Athristis:inst4|7483:inst16|45 {} S2[4] {} } { 0.000ns 0.452ns 0.285ns 0.259ns 0.712ns 0.437ns 0.815ns } { 0.000ns 0.150ns 0.150ns 0.378ns 0.149ns 0.150ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SET S2\[4\] 9.274 ns Longest " "Info: Longest tpd from source pin \"SET\" to destination pin \"S2\[4\]\" is 9.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SET 1 PIN PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 368 800 968 384 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.437 ns) 3.111 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X60_Y1_N2 10 " "Info: 2: + IC(1.685 ns) + CELL(0.437 ns) = 3.111 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { SET Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 3.546 ns Athristis:inst4\|7483:inst16\|25 3 COMB LCCOMB_X60_Y1_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 3.546 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 512 224 288 552 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 4.183 ns Athristis:inst4\|7483:inst16\|1~0 4 COMB LCCOMB_X60_Y1_N10 2 " "Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 4.183 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.149 ns) 5.044 ns Athristis:inst4\|7483:inst16\|1~1 5 COMB LCCOMB_X60_Y1_N18 1 " "Info: 5: + IC(0.712 ns) + CELL(0.149 ns) = 5.044 ns; Loc. = LCCOMB_X60_Y1_N18; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Athristis:inst4|7483:inst16|1~0 Athristis:inst4|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 5.631 ns Athristis:inst4\|7483:inst16\|45 6 COMB LCCOMB_X60_Y1_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.150 ns) = 5.631 ns; Loc. = LCCOMB_X60_Y1_N0; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Athristis:inst4|7483:inst16|1~1 Athristis:inst4|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(2.828 ns) 9.274 ns S2\[4\] 7 PIN PIN_U18 0 " "Info: 7: + IC(0.815 ns) + CELL(2.828 ns) = 9.274 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'S2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { Athristis:inst4|7483:inst16|45 S2[4] } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 608 736 912 624 "S2\[4..1\]" "" } { 248 1440 1496 264 "S2\[4..1\]" "" } { 560 176 224 576 "S2\[4..1\]" "" } { 600 688 736 616 "S2\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.081 ns ( 54.79 % ) " "Info: Total cell delay = 5.081 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 45.21 % ) " "Info: Total interconnect delay = 4.193 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.274 ns" { SET Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|25 Athristis:inst4|7483:inst16|1~0 Athristis:inst4|7483:inst16|1~1 Athristis:inst4|7483:inst16|45 S2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.274 ns" { SET {} SET~combout {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|25 {} Athristis:inst4|7483:inst16|1~0 {} Athristis:inst4|7483:inst16|1~1 {} Athristis:inst4|7483:inst16|45 {} S2[4] {} } { 0.000ns 0.000ns 1.685ns 0.285ns 0.259ns 0.712ns 0.437ns 0.815ns } { 0.000ns 0.989ns 0.437ns 0.150ns 0.378ns 0.149ns 0.150ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg2:inst\|74195:inst1\|15 A1_B CLK 1.199 ns register " "Info: th for register \"reg2:inst\|74195:inst1\|15\" (data pin = \"A1_B\", clock pin = \"CLK\") is 1.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.045 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(0.537 ns) 4.045 ns reg2:inst\|74195:inst1\|15 2 REG LCFF_X59_Y1_N3 10 " "Info: 2: + IC(2.646 ns) + CELL(0.537 ns) = 4.045 ns; Loc. = LCFF_X59_Y1_N3; Fanout = 10; REG Node = 'reg2:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.59 % ) " "Info: Total cell delay = 1.399 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.646 ns ( 65.41 % ) " "Info: Total interconnect delay = 2.646 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { CLK reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.045 ns" { CLK {} CLK~combout {} reg2:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 2.646ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.112 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1_B 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'A1_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_B } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 128 -56 112 144 "A1_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.275 ns) 2.622 ns reg2:inst\|74195:inst1\|25~0 2 COMB LCCOMB_X59_Y1_N0 4 " "Info: 2: + IC(1.348 ns) + CELL(0.275 ns) = 2.622 ns; Loc. = LCCOMB_X59_Y1_N0; Fanout = 4; COMB Node = 'reg2:inst\|74195:inst1\|25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { A1_B reg2:inst|74195:inst1|25~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 504 568 424 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 3.028 ns reg2:inst\|74195:inst1\|15~0 3 COMB LCCOMB_X59_Y1_N2 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 3.028 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 1; COMB Node = 'reg2:inst\|74195:inst1\|15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { reg2:inst|74195:inst1|25~0 reg2:inst|74195:inst1|15~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.112 ns reg2:inst\|74195:inst1\|15 4 REG LCFF_X59_Y1_N3 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.112 ns; Loc. = LCFF_X59_Y1_N3; Fanout = 10; REG Node = 'reg2:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg2:inst|74195:inst1|15~0 reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 48.46 % ) " "Info: Total cell delay = 1.508 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 51.54 % ) " "Info: Total interconnect delay = 1.604 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { A1_B reg2:inst|74195:inst1|25~0 reg2:inst|74195:inst1|15~0 reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { A1_B {} A1_B~combout {} reg2:inst|74195:inst1|25~0 {} reg2:inst|74195:inst1|15~0 {} reg2:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 1.348ns 0.256ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { CLK reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.045 ns" { CLK {} CLK~combout {} reg2:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 2.646ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { A1_B reg2:inst|74195:inst1|25~0 reg2:inst|74195:inst1|15~0 reg2:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { A1_B {} A1_B~combout {} reg2:inst|74195:inst1|25~0 {} reg2:inst|74195:inst1|15~0 {} reg2:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 1.348ns 0.256ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 10:25:09 2019 " "Info: Processing ended: Mon May 06 10:25:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
