INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/Documents/socClass/final_project/outputMemory/outputMemoWrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module input_ram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/Documents/socClass/final_project/outputMemory/output_ram.sv" into library work
INFO: [VRFC 10-311] analyzing module input_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/Documents/socClass/final_project/outputMemory/read_memory_controller.sv" into library work
INFO: [VRFC 10-311] analyzing module read_memory_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/Documents/socClass/final_project/outputMemory/testbench.sv" into library work
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/Documents/socClass/final_project/outputMemory/write_memory_controller.sv" into library work
INFO: [VRFC 10-311] analyzing module write_memory_controller
