# PLCT 开源进展·第 45 期·2023 年 5 月 1 日

## 卷首语


## 本期亮点


## V8 RISC-V 移植工作
- 移植上游更新
  - 4452548: [riscv][isolate]Move Isolate::handle-scope-data to IsolateData(https://chromium-review.googlesource.com/c/v8/v8/+/4452548)(from jingpeiyang@eswincomputing.com)
  - 4463777: [riscv][builtins] Refactor register allocation in CallApiCallback/CallApiGetter(https://chromium-review.googlesource.com/c/v8/v8/+/4463777)(from jingpeiyang@eswincomputing.com)
  - 4478762: [riscv][assembler] Make UseScratchRegisterScope inlinable(https://chromium-review.googlesource.com/c/v8/v8/+/4478762)(from jingpeiyang@eswincomputing.com)
  - 4431916: [riscv] Remove code/istream fields from RelocInfo(https://chromium-review.googlesource.com/c/v8/v8/+/4431916)
  - 4380614: [riscv][builtins] Link up various offset for api calls | https://chromium-review.googlesource.com/c/v8/v8/+/4380614)
  - 4394902: Reland "[riscv][api] Always use the-hole as default return" | https://chromium-review.googlesource.com/c/v8/v8/+/4394902)
  - 4394942: [riscv] Using s8 as backtrack_stackpointer reg and optimize BranchShortHelper | https://chromium-review.googlesource.com/c/v8/v8/+/4394942)
  - 4397342: [riscv][builtins] Streamline API calls | https://chromium-review.googlesource.com/c/v8/v8/+/4397342)
  - 4394982: [riscv] Implement Label::Distance in Baseline | https://chromium-review.googlesource.com/c/v8/v8/+/4394982)
  - 4405040: [riscv][code] Merge kind_specific_flags with flags | https://chromium-review.googlesource.com/c/v8/v8/+/4405040)

- 性能优化(RVV实现,from jingpeiyang@eswincomputing.com)
  - 4410610: [riscv]Add signaling NaN test for vfmv instruction(https://chromium-review.googlesource.com/c/v8/v8/+/4410610)
  - 4413948: [riscv][simulator] Implement vfmv_sf in the simulator(https://chromium-review.googlesource.com/c/v8/v8/+/4413948)
  - 4380702: [riscv] Implement vfmerge instruction and test(https://chromium-review.googlesource.com/c/v8/v8/+/4380702)
  - 4323700: [riscv]Remove duplicate source files in riscv architecture(https://chromium-review.googlesource.com/c/v8/v8/+/4323700)


## OpenJDK RV32GC 移植（史宁宁）

## OpenJDK 上游工作 (RV64 相关工作为主)
1. Authored jdk-mainline PRs:
- Update RISC-V for JDK-8291555: https://github.com/openjdk/jdk/pull/10907/commits/d1c88261ac5f08e32d77ba9b1408c48a363df34a
- Use RISCV Zbs for JDK-8291555: https://github.com/openjdk/jdk/files/11257602/riscv-test_bit.txt

2. Reviewed jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/12682 (8302908: RISC-V: Support masked vector arithmetic instructions for Vector API)
- https://github.com/openjdk/jdk/pull/13245 (8305247: On RISC-V generate_fixed_frame() sometimes generate a relativized locals value which is way too large)
- https://github.com/openjdk/jdk/pull/13244 (8305236: Some LoadLoad barriers in the interpreter are unnecessary after JDK-8220051)
- https://github.com/openjdk/jdk/pull/13079 (8304265: Implementation of Foreign Function and Memory API (Third Preview))
- https://github.com/openjdk/jdk/pull/13368 (8305728: RISC-V: Add test_bit for power-of-two bit mask testing)
- https://github.com/openjdk/jdk/pull/13477 (8300197: Freeze/thaw an interpreter frame using a single copy_to_chunk() call)
- https://github.com/openjdk/jdk/pull/12706 (8306057: False arguments calling dispatch_base for aarch64)
- https://github.com/openjdk/jdk/pull/13227 (8305056: Avoid unaligned access in emit_intX methods if not enabled)
- https://github.com/openjdk/jdk/pull/13345 (8051725: Improve expansion of Conv2B nodes in the middle-end)

3. Reviewed/Merged backport PRs for riscv-port-jdk17u repo:
- https://github.com/openjdk/riscv-port-jdk17u/pull/33 (8305512: RISC-V: Enable RVC extension by default on supported hardware)
- https://github.com/openjdk/riscv-port-jdk17u/pull/34 (8290137: riscv: small refactoring for add_memory_int32/64)
- https://github.com/openjdk/riscv-port-jdk17u/pull/35 (8293474: RISC-V: Unify the way of moving function pointer)
- https://github.com/openjdk/riscv-port-jdk17u/pull/36 (8294430: RISC-V: Small refactoring for movptr_with_offset)
- https://github.com/openjdk/riscv-port-jdk17u/pull/37 (8294492: RISC-V: Use li instead of patchable movptr at non-patchable callsites)
- https://github.com/openjdk/riscv-port-jdk17u/pull/38 (8295270: RISC-V: Clean up and refactoring for assembler functions)
- https://github.com/openjdk/riscv-port-jdk17u/pull/39 (8295968: RISC-V: Rename some assembler intrinsic functions for RVV 1.0)
- https://github.com/openjdk/riscv-port-jdk17u/pull/40 (8293050: RISC-V: Remove redundant non-null assertions about macro-assembler)
- https://github.com/openjdk/riscv-port-jdk17u/pull/41 (8296447: RISC-V: Make the operands order of vrsub_vx/vrsub_vi consistent with RVV 1.0 spec)
- https://github.com/openjdk/riscv-port-jdk17u/pull/42 (8302776: RISC-V: Fix typo CSR_INSTERT to CSR_INSTRET)
- https://github.com/openjdk/riscv-port-jdk17u/pull/43 (8292867: RISC-V: Simplify weak CAS return value handling)
- https://github.com/openjdk/riscv-port-jdk17u/pull/44 (8293524: RISC-V: Use macro-assembler functions as appropriate)

## OpenJDK 上游工作（张定立）

## OpenJDK 上游工作（曹贵）

## OpenJDK8 移植（章翔）
#代码提交
[Fix generate_native_entry about safepoint]https://github.com/zhangxiang-plct/jdk8u/pull/341
[Add rv64 for debugger]https://github.com/zhangxiang-plct/jdk8u/pull/343
[Add rv64 for test about .java]https://github.com/zhangxiang-plct/jdk8u/pull/345
[Fix for jtreg cachedSocket becauseof JDK-8169041]https://github.com/zhangxiang-plct/jdk8u/pull/346
[Add jdk_tier2]https://github.com/zhangxiang-plct/jdk8u/pull/347
[Add rv64 for MetaspaceShared::generate_vtable_methods]https://github.com/zhangxiang-plct/jdk8u/pull/348
[Add rv64 for test]https://github.com/zhangxiang-plct/jdk8u/pull/351
[Fix LIR_Address::verify0() by adding rv64]https://github.com/zhangxiang-plct/jdk8u/pull/353
[Fix cmove for NO_FLAG_REG]https://github.com/zhangxiang-plct/jdk8u/pull/354
[Fix __ branch about gen_source_check]https://github.com/zhangxiang-plct/jdk8u/pull/355
[Fix include for oerv]https://github.com/zhangxiang-plct/jdk8u/pull/357
[Fix record_klass_in_profile_helper]https://github.com/zhangxiang-plct/jdk8u/pull/358
[Fix generic_arraycopy]https://github.com/zhangxiang-plct/jdk8u/pull/359
[Fix resolve_jobject]https://github.com/zhangxiang-plct/jdk8u/pull/361
[Fix verify_oop_array]https://github.com/zhangxiang-plct/jdk8u/pull/363

## Clang/LLVM RISC-V 移植工作

## gollvm 相关工作

## GNU Toolchain 相关工作

## Arch Linux for RISC-V

## Gentoo for RISC-V

**Stats: 7801/18716, 41.68%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 69 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_04.txt
  - app-admin/salt: Keyword 3006.0 ~riscv,
    [gentoo/gentoo@4bac24b](https://github.com/gentoo/gentoo/commit/4bac24b9a30671e42fb52f5cb98ad37a8c9dc9a9)
  - dev-ruby/rails: Keyword 7.0.4.3-r1 riscv,
    [gentoo/gentoo@9cc026c](https://github.com/gentoo/gentoo/commit/9cc026cf66afc4a430437df973b248e75e9faf2b)
  - media-sound/kasts: Keyword 23.04.0 ~riscv,
    [gentoo/gentoo@2919be0](https://github.com/gentoo/gentoo/commit/2919be0dfe721fa79ff11719a9c297dffcb24532)
  - www-client/firefox: keyword 111.0 for ~riscv,
    [gentoo/gentoo@1331779](https://github.com/gentoo/gentoo/commit/1331779a8ea5a506e359555846924b0e332868b0)
  - www-servers/puma: Keyword 6.1.1-r1 riscv,
    [gentoo/gentoo@56c3916](https://github.com/gentoo/gentoo/commit/56c39169094da5e5f7792ce49041068b774fab15)
  - opencl related packages:
    - virtual/opencl: Keyword 3-r2 riscv,
      [gentoo/gentoo@1c0f669](https://github.com/gentoo/gentoo/commit/1c0f669383ea6b11a8819d0c962044d548f73945)
    - dev-util/opencl-headers: Keyword 2023.02.06 riscv,
      [gentoo/gentoo@c7bb7a4](https://github.com/gentoo/gentoo/commit/c7bb7a43c00ee1082358689b27602ecc5a4a2a02)
    - dev-libs/opencl-icd-loader: Keyword 2023.02.06 riscv,
      [gentoo/gentoo@e47a050](https://github.com/gentoo/gentoo/commit/e47a05052b15486cb3a4d0d65af1b24e3cc974fe)
- riscv overlay
  - new package: app-emulation/qtrvsim, [gentoo/riscv@67c378f](https://github.com/gentoo/riscv/commit/67c378ffab4dd43e7708c21925d389c992e64a65)
    , this is a RISC-V CPU simulator for education purposes.
- fix a bug in firefox 112.0.1, https://bugs.gentoo.org/904532
- [WIP] Ceph
  - standalone mon, mgr, osd, mds test pass
  - cluster still in testing
  - doc: [standalone deployment documentation](https://github.com/slchris/manual-qa-report/blob/main/Gentoo%20RISC-V%20%20Ceph%20%E5%AE%89%E8%A3%85%E6%B5%8B%E8%AF%95%E8%AE%B0%E5%BD%95.md)
  - patches:
    - https://whale.plctlab.org/~peeweep/patches/ceph/01-ceph-arrow.patch
    - https://whale.plctlab.org/~peeweep/patches/ceph/47883.patch
    - https://whale.plctlab.org/~peeweep/patches/ceph/49517.patch

## Nixpkgs for RISC-V
- libvisio: set strictDeps, remove unneeded configureFlags https://github.com/NixOS/nixpkgs/pull/229072
- ruby_3_2: only enable yjit on supported platforms https://github.com/NixOS/nixpkgs/pull/229070
- python3Packages.s3transfer: remove unused inputs, fix cross compilation https://github.com/NixOS/nixpkgs/pull/229067
- python3Packages.aiohttp: add setuptools to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/229065
- alephone: fix cross compilation by setting AR in makeFlags https://github.com/NixOS/nixpkgs/pull/228516
- iksemel: fix cross compilation https://github.com/NixOS/nixpkgs/pull/228515
- matio: build with cmake, fixes cross compilation https://github.com/NixOS/nixpkgs/pull/228438
- tcsh: fix cross compilation https://github.com/NixOS/nixpkgs/pull/224001
- abiword: fix cross https://github.com/NixOS/nixpkgs/pull/226557
- alacritty: fix cross https://github.com/NixOS/nixpkgs/pull/225119
- chafa: fix cross-compilation https://github.com/NixOS/nixpkgs/pull/224923
- streamripper: fix cross compilation https://github.com/NixOS/nixpkgs/pull/224900

## Firefox (SpiderMonkey) RV64GCV 移植
- 上游日常维护
  - [riscv]Using illegal instructions to implement the WASM trap(https://phabricator.services.mozilla.com/D175022)
  - [riscv] Enable jit by default(https://phabricator.services.mozilla.com/D174871)


## DynamoRIO RV64GC 移植

本月的主要工作是开始完善 Dynamorio 的一些基本指令, 为运行之后 drrun 做铺垫.

- 已经提交到主线的 Patch
  - https://github.com/DynamoRIO/dynamorio/pull/6014 [Implement some base instrutions]

## OpenCV RISC-V 移植

## LIBCXX Experimental/simd

- LLVM上游提交进展
	- 审阅中的补丁
	  - [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
	  - [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)
	  - [D144363：[libcxx] <experimental/simd> Added aliagned flag types, some simd traits and related tests](https://reviews.llvm.org/D144363)
	  - [D144364：[libcxx] <experimental/simd> Added internal storage type, constructors, subscript operators of class simd/simd_mask and related tests](https://reviews.llvm.org/D144364)


- 其他工作
  - 移除部分使用C++20特性的代码，以保证对C++17的兼容性
  - 添加GitHub Action CI
  - 修复了where expression中部分一元操作符对mask及标量数据的错误输出问题

- 我们在开源软件供应链点亮计划-开源之夏2023（OSPP-2023）发布了[基于C++标准库experimental/simd的OpenCV后端移植与优化](https://summer-ospp.ac.cn/org/prodetail/238d90443?list=org&navpage=org)项目，欢迎感兴趣的同学参与我们的工作！

## LuaJIT RV64G 移植

## gem5

## Spike

## QEMU

## box64

本月的主要工作还是完善 box64 RISC-V JIT 后端 Dynarec。
目前已经实现了常用指令的支持，大部分程序已经可以完整地运行在 Dynarec 中。
一个简单的对比，ARM64 的后端支持 ~1040 条指令，RV64 后端已经支持了 ~580 条指令。
我们也在 VisionFive 2 上尝试运行了一些游戏，已经有数款游戏可以较为流畅地运行，比如基于 Mono 的星露谷物语。
另外 Wine64 也可以运行了。

以下是已合并到上游的 Pull Request：

- xctan
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/747) 
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/739) 
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/726) 
    - [Fix `my___vsnprintf_chk`](https://github.com/ptitSeb/box64/pull/722) 
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/712) 
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/699) 
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/693) 
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/687) 
    - [Added some DE opcodes](https://github.com/ptitSeb/box64/pull/659) 
- ksco
    - [Fixed 8F POP opcode](https://github.com/ptitSeb/box64/pull/746)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/745)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/743)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/737)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/736)
    - [Added more 66 0F opcodes](https://github.com/ptitSeb/box64/pull/734)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/733)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/730)
    - [Added A1/A2/A3 MOV opcodes](https://github.com/ptitSeb/box64/pull/723)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/721)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/719)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/718)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/717)
    - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/716)
    - [Remove 66 0F 3A 0B ROUNDSD opcode for now](https://github.com/ptitSeb/box64/pull/715)
    - [Fixed some bugs](https://github.com/ptitSeb/box64/pull/714)
    - [Added more opcode and some fixes](https://github.com/ptitSeb/box64/pull/710)
    - [Fixed a use-after-free issue](https://github.com/ptitSeb/box64/pull/709)
    - [Added more fontconfig wrapped functions](https://github.com/ptitSeb/box64/pull/708)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/706)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/705)
    - [Fixed mpg123 wrapper](https://github.com/ptitSeb/box64/pull/704)
    - [Fixed a libFLAC func wrapper (for #701)](https://github.com/ptitSeb/box64/pull/702)
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/700)
    - [Make test09 deterministic](https://github.com/ptitSeb/box64/pull/698)
    - [Added more 66 0F opcodes for SV and some fixes](https://github.com/ptitSeb/box64/pull/697)
    - [Added 0F AE /0,/1 opcodes](https://github.com/ptitSeb/box64/pull/696)
    - [Added more opcodes for SV and some fixes](https://github.com/ptitSeb/box64/pull/694)
    - [Add more opcodes for SV](https://github.com/ptitSeb/box64/pull/688)
    - [Added more opcodes for SV, some fixes & optims also](https://github.com/ptitSeb/box64/pull/686)
    - [Fixed emit_sub8/16](https://github.com/ptitSeb/box64/pull/685)
    - [Added more opcodes for SV](https://github.com/ptitSeb/box64/pull/684)
    - [Added more opcode for SV and some fixes](https://github.com/ptitSeb/box64/pull/683)
    - [Added more 66 0F opcode for SV](https://github.com/ptitSeb/box64/pull/680)
    - [Small optim for F2 0F 5D MINSD opcode](https://github.com/ptitSeb/box64/pull/678)
    - [Disable compiler optimizations for test17 and some related fixes](https://github.com/ptitSeb/box64/pull/677)
    - [Added more opcodes for SV and some fixes](https://github.com/ptitSeb/box64/pull/676)
    - [Added more opcodes for Stardew Valley and some fixes](https://github.com/ptitSeb/box64/pull/674)
    - [Added more opcodes for Stardew Valley and some fixes](https://github.com/ptitSeb/box64/pull/673)
    - [Added more SSE opcodes for Stardew Valley](https://github.com/ptitSeb/box64/pull/672)
    - [Added more opcodes for Stardew Valley](https://github.com/ptitSeb/box64/pull/671)
    - [Added more opcodes from SSE tests](https://github.com/ptitSeb/box64/pull/669)
    - [Added 66 0F 2B MOVNTPD opcode & fixed some edge cases](https://github.com/ptitSeb/box64/pull/668)
    - [Added more opcodes for Stardew Valley](https://github.com/ptitSeb/box64/pull/666)
    - [Added 0F BA /4 BT opcode & some fixes ](https://github.com/ptitSeb/box64/pull/664)
    - [Reverted changes to GETED and fixed emit_and32\*](https://github.com/ptitSeb/box64/pull/663)
    - [Small fixes caught by cosim](https://github.com/ptitSeb/box64/pull/661)
    - [Added more opcodes for Stardew Valley](https://github.com/ptitSeb/box64/pull/660)

## 其他面向 RISC-V International 的支持工作

### SAIL/ACT

## 在方舟开源编译器社区的工作

## MLIR

### 上游工作

- [WIP] 新的 Vector Mask 和 Dynamic VL 的提案 (完成方案1的性能测试，正在进行方案3的 Demo 编写)
    - Integrate vector length configuration with the current mask operation.
    - Create a standalone vector length operation.
    - Integrate dynamic vector representation into ODS.

### Buddy Compiler

- Buddy Compiler 主页地址 - https://buddy-compiler.github.io/
- Buddy Compiler OSPP 2023 开放项目 - https://summer-ospp.ac.cn/org/orgdetail/8d995d4c-b188-4690-9a53-c022dc7c19e3?lang=zh

**buddy-caas**

- Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

**buddy-mlir**

代码仓库：https://github.com/buddy-compiler/buddy-mlir

**buddy-benchmark**

代码仓库：https://github.com/buddy-compiler/buddy-benchmark


## Chisel/FIRRTL（CAAT 小队）

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## RISC-V 平台测试测评工作

## RVLab 相关工作

## 参考链接

- [PLCT 2022 年开源路线图](https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md)
- [PLCT 实验室的开放职位（社招）](https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md)
- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/isrc-cas/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/isrc-cas/PLCT-Open-Reports)
