module srff_test;
reg S, R, clk;
wire Q, Qb;
srff s1(S, R, clk, Q, Qb);
//clock generation
initial
	clk = 1'b0;
	always
	#5 clk = ~clk;
	initial
		begin
			S= 1'b1; R= 1'b0; #10;
			S= 1'b0; R= 1'b0; #10;
			S= 1'b0; R= 1'b1; #10;
			S= 1'b0; R= 1'b1; #10;
		end
	#60 $finish;
endmodule
