

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_22'
================================================================
* Date:           Thu Oct  2 22:22:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.887 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      774|      774|  3.096 us|  3.096 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      772|      772|         6|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 9 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%norm_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm_2"   --->   Operation 10 'read' 'norm_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln27_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27_2"   --->   Operation 11 'read' 'sext_ln27_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_2_cast = sext i62 %sext_ln27_2_read"   --->   Operation 12 'sext' 'sext_ln27_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 0, i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 14 'store' 'store_ln27' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i62"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln27 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 17 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc16.i62.split, void %kernel_rmsnorm.exit63.exitStub" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 20 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %i" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 21 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln27_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 22 'partselect' 'lshr_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %lshr_ln27_2" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 23 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 24 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 25 'getelementptr' 'layer_output_28_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 26 'getelementptr' 'layer_output_29_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 27 'getelementptr' 'layer_output_30_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 28 'getelementptr' 'layer_output_31_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 29 'getelementptr' 'layer_output_32_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 30 'getelementptr' 'layer_output_33_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 31 'getelementptr' 'layer_output_34_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_layer_output_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 33 'load' 'layer_output_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_layer_output_28_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 35 'load' 'layer_output_28_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_layer_output_29_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 37 'load' 'layer_output_29_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_layer_output_30_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 39 'load' 'layer_output_30_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_layer_output_31_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 41 'load' 'layer_output_31_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_layer_output_32_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 43 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 43 'load' 'layer_output_32_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_layer_output_33_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 45 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 45 'load' 'layer_output_33_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_layer_output_34_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 47 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 47 'load' 'layer_output_34_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ffn_input_addr = getelementptr i32 %ffn_input, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 48 'getelementptr' 'ffn_input_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ffn_input_44_addr = getelementptr i32 %ffn_input_44, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 49 'getelementptr' 'ffn_input_44_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ffn_input_45_addr = getelementptr i32 %ffn_input_45, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 50 'getelementptr' 'ffn_input_45_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ffn_input_46_addr = getelementptr i32 %ffn_input_46, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 51 'getelementptr' 'ffn_input_46_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ffn_input_47_addr = getelementptr i32 %ffn_input_47, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 52 'getelementptr' 'ffn_input_47_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ffn_input_48_addr = getelementptr i32 %ffn_input_48, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 53 'getelementptr' 'ffn_input_48_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ffn_input_49_addr = getelementptr i32 %ffn_input_49, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 54 'getelementptr' 'ffn_input_49_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ffn_input_50_addr = getelementptr i32 %ffn_input_50, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 55 'getelementptr' 'ffn_input_50_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%switch_ln28 = switch i3 %trunc_ln27, void %arrayidx15.i5993.case.7, i3 0, void %arrayidx15.i5993.case.0, i3 1, void %arrayidx15.i5993.case.1, i3 2, void %arrayidx15.i5993.case.2, i3 3, void %arrayidx15.i5993.case.3, i3 4, void %arrayidx15.i5993.case.4, i3 5, void %arrayidx15.i5993.case.5, i3 6, void %arrayidx15.i5993.case.6" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 56 'switch' 'switch_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 57 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.39>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc16.i62" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 58 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 59 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 59 'load' 'layer_output_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 60 'load' 'layer_output_28_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 61 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 61 'load' 'layer_output_29_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 62 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 62 'load' 'layer_output_30_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 63 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 63 'load' 'layer_output_31_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 64 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 64 'load' 'layer_output_32_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 65 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 65 'load' 'layer_output_33_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 66 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 66 'load' 'layer_output_34_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 67 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul10_i2 = muxlogic i32 %tmp_7"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_mul10_i2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 69 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul10_i2 = muxlogic i32 %norm_2_read"   --->   Operation 69 'muxlogic' 'muxLogicI1_to_mul10_i2' <Predicate = true> <Delay = 0.70>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 70 [1/1] (2.48ns) (share mux size 6)   --->   "%mul10_i2 = fmul i32 %tmp_7, i32 %norm_2_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 70 'fmul' 'mul10_i2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_2_cast" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 71 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 72 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 73 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 73 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem2_addr_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 74 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul13_i2 = muxlogic i32 %mul10_i2"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_mul13_i2' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 76 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul13_i2 = muxlogic i32 %bitcast_ln28"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_mul13_i2' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 77 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 79 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.48ns) (share mux size 6)   --->   "%mul13_i2 = fmul i32 %mul10_i2, i32 %bitcast_ln28" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 80 'fmul' 'mul13_i2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.28>

State 6 <SV = 5> <Delay = 1.14>
ST_6 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_49_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 83 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_49_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 83 'store' 'store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 84 'br' 'br_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_48_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 87 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_48_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 87 'store' 'store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 88 'br' 'br_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_47_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 91 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_47_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 91 'store' 'store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 92 'br' 'br_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_46_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 95 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_46_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 95 'store' 'store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 96 'br' 'br_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_45_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 99 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_45_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 99 'store' 'store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 100 'br' 'br_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_44_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 103 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_44_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 103 'store' 'store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 104 'br' 'br_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 107 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 107 'store' 'store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 108 'br' 'br_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_50_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 111 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_50_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 111 'store' 'store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 112 'br' 'br_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', kernel_RMS_Norm.cpp:27->llama_layer.cpp:138) of constant 0 on local variable 'i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:138 [25]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:138) on local variable 'i', kernel_RMS_Norm.cpp:27->llama_layer.cpp:138 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', kernel_RMS_Norm.cpp:27->llama_layer.cpp:138) [31]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_layer_output_load') [49]  (0.421 ns)
	'load' operation 32 bit ('layer_output_load', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) on array 'layer_output' [50]  (0.721 ns)

 <State 2>: 2.280ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_output_load', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) on array 'layer_output' [50]  (0.870 ns)
	'sparsemux' operation 32 bit ('tmp_7', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) [65]  (0.705 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul10_i2') [66]  (0.705 ns)

 <State 3>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i2', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) [68]  (2.486 ns)

 <State 4>: 2.887ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [69]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) on port 'gmem2' (kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) [70]  (0.994 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul13_i2') [73]  (0.705 ns)

 <State 5>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul13_i2', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) [74]  (2.486 ns)

 <State 6>: 1.142ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln28') [85]  (0.421 ns)
	'store' operation 0 bit ('store_ln28', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138) of variable 'mul13_i2', kernel_RMS_Norm.cpp:28->llama_layer.cpp:138 on array 'ffn_input_49' [87]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
