$date
	Mon Dec 12 13:49:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_ctrl $end
$var wire 1 ! adrs $end
$var wire 1 " adrs_out $end
$var wire 1 # data_in $end
$var wire 1 $ data_out $end
$var wire 1 % din $end
$var wire 1 & dout $end
$var wire 1 ' rw $end
$var wire 1 ( rw_out $end
$upscope $end
$scope module sim_env $end
$var wire 1 ) toprw $end
$var wire 8 * topdout [7:0] $end
$var wire 16 + topdin [15:0] $end
$var wire 8 , topadrs [7:0] $end
$var reg 1 - tstclk $end
$var reg 1 . tstclr $end
$scope module dut_ram $end
$var wire 1 - clk $end
$var wire 1 / clr $end
$var wire 16 0 dout [15:0] $end
$var wire 1 ) rw $end
$var wire 8 1 din [7:0] $end
$var wire 8 2 adrs [7:0] $end
$upscope $end
$scope module dut_top $end
$var wire 1 - clk $end
$var wire 1 . clr $end
$var wire 16 3 din [15:0] $end
$var wire 1 4 zero $end
$var wire 1 ) rw $end
$var wire 8 5 pc_out [7:0] $end
$var wire 1 6 muxc $end
$var wire 1 7 muxb $end
$var wire 1 8 muxa $end
$var wire 16 9 ir_out [15:0] $end
$var wire 1 : en_pc $end
$var wire 1 ; en_ir $end
$var wire 1 < en_da $end
$var wire 8 = dout [7:0] $end
$var wire 1 > carry $end
$var wire 8 ? b [7:0] $end
$var wire 8 @ alu_result [7:0] $end
$var wire 5 A alu [4:0] $end
$var wire 8 B adrs [7:0] $end
$var wire 8 C a [7:0] $end
$scope module dut_acc $end
$var wire 1 - clk $end
$var wire 1 . clr $end
$var wire 1 < en_da $end
$var wire 8 D acc_in [7:0] $end
$var reg 8 E acc_out [7:0] $end
$upscope $end
$scope module dut_alu $end
$var wire 8 F dout [7:0] $end
$var wire 1 > carry $end
$var wire 8 G b [7:0] $end
$var wire 5 H alu [4:0] $end
$var wire 8 I a [7:0] $end
$var reg 9 J temp_dout [8:0] $end
$var reg 1 4 zero $end
$upscope $end
$scope module dut_decoder $end
$var wire 1 > carry $end
$var wire 1 - clk $end
$var wire 1 . clr $end
$var wire 8 K ir [7:0] $end
$var wire 1 4 zero $end
$var wire 1 L i $end
$var wire 1 M f $end
$var wire 1 N e $end
$var wire 1 O d $end
$var reg 1 P add $end
$var reg 5 Q alu [4:0] $end
$var reg 1 R bitand $end
$var reg 1 S carry_reg $end
$var reg 1 T decexe $end
$var reg 1 < en_da $end
$var reg 1 ; en_ir $end
$var reg 1 : en_pc $end
$var reg 1 U inp $end
$var reg 1 V jump $end
$var reg 1 W jump_not_taken $end
$var reg 1 X jump_taken $end
$var reg 1 Y jumpc $end
$var reg 1 Z jumpnc $end
$var reg 1 [ jumpnz $end
$var reg 1 \ jumpz $end
$var reg 1 ] load $end
$var reg 1 8 muxa $end
$var reg 1 7 muxb $end
$var reg 1 6 muxc $end
$var reg 1 ^ outp $end
$var reg 1 ) rw $end
$var reg 4 _ state [3:0] $end
$var reg 1 ` sub $end
$var reg 1 a zero_reg $end
$upscope $end
$scope module dut_ir $end
$var wire 1 - clk $end
$var wire 1 . clr $end
$var wire 16 b d_in [15:0] $end
$var wire 1 ; en_ir $end
$var reg 16 c d_out [15:0] $end
$upscope $end
$scope module dut_muxa $end
$var wire 8 d acc [7:0] $end
$var wire 1 8 muxa $end
$var wire 8 e pc [7:0] $end
$var reg 8 f a [7:0] $end
$upscope $end
$scope module dut_muxb $end
$var wire 8 g ir [7:0] $end
$var wire 8 h mem [7:0] $end
$var wire 1 7 muxb $end
$var reg 8 i b [7:0] $end
$upscope $end
$scope module dut_muxc $end
$var wire 8 j ir [7:0] $end
$var wire 1 6 muxc $end
$var wire 8 k pc [7:0] $end
$var reg 8 l c [7:0] $end
$upscope $end
$scope module dut_pc $end
$var wire 8 m adrs_in [7:0] $end
$var wire 1 - clk $end
$var wire 1 . clr $end
$var wire 1 : en_pc $end
$var reg 8 n adrs_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 n
b10001000 m
b0 l
b0 k
b0 j
b10001000 i
b10001000 h
b0 g
b0 f
b0 e
b0 d
b0 c
b10001000 b
0a
0`
b0 _
0^
0]
0\
0[
0Z
0Y
0X
1W
0V
0U
0T
0S
0R
b0 Q
0P
0O
0N
0M
0L
b0 K
b10001000 J
b0 I
b0 H
b10001000 G
b10001000 F
b0 E
b10001000 D
b0 C
b0 B
b0 A
b10001000 @
b10001000 ?
0>
b0 =
0<
0;
0:
b0 9
08
07
06
b0 5
04
b10001000 3
b0 2
b0 1
b10001000 0
z/
0.
0-
b0 ,
b10001000 +
b0 *
0)
z(
z'
z&
z%
z$
z#
z"
z!
$end
#5
1-
#10
0-
#15
1-
#20
0-
#25
1.
1-
#30
0-
#35
1;
1M
b1000 _
1-
#40
0-
#45
17
b11 A
b11 H
b11 Q
1]
0;
1T
0M
1O
b10001000 j
b10001000 g
b100 _
b10001000 9
b10001000 c
1-
#50
0-
#55
1<
0O
1N
b10 _
1-
#60
0-
#65
b1 @
b1 D
b1 F
b1 m
b1 J
07
0]
0<
0T
1:
18
b10100 A
b10100 H
b10100 Q
b0 C
b0 I
b0 f
0N
1L
b10001000 *
b10001000 1
b10001000 =
b10001000 E
b10001000 d
b1 _
1-
#70
0-
#75
b10001101 @
b10001101 D
b10001101 F
b10001101 m
b101 ?
b101 G
b101 i
b10001101 J
b101 h
1;
0:
08
b0 A
b0 H
b0 Q
b10001000 C
b10001000 I
b10001000 f
b100000000000101 +
b100000000000101 0
b100000000000101 3
b100000000000101 b
b1 ,
b1 2
b1 B
b1 l
1M
0L
b1 5
b1 e
b1 k
b1 n
b1000 _
1-
#80
0-
#85
17
1P
0;
1T
0M
1O
b101 j
b101 g
b1000000 K
b100 _
b100000000000101 9
b100000000000101 c
1-
#90
0-
#95
1<
0O
1N
b10 _
1-
#100
0-
#105
07
b10 @
b10 D
b10 F
b10 m
0P
b10 J
0<
0T
1:
18
b10100 A
b10100 H
b10100 Q
b1 C
b1 I
b1 f
0N
1L
b10001101 *
b10001101 1
b10001101 =
b10001101 E
b10001101 d
b1 _
1-
#110
0-
#115
1>
b11010 @
b11010 D
b11010 F
b11010 m
b10001101 ?
b10001101 G
b10001101 i
b100011010 J
b10001101 h
1;
0:
08
b0 A
b0 H
b0 Q
b10001101 C
b10001101 I
b10001101 f
b110000010001101 +
b110000010001101 0
b110000010001101 3
b110000010001101 b
b10 ,
b10 2
b10 B
b10 l
1M
0L
b10 5
b10 e
b10 k
b10 n
b1000 _
1-
#120
0-
#125
14
b0 @
b0 D
b0 F
b0 m
0>
b0 J
17
b1100 A
b1100 H
b1100 Q
1`
0;
1T
0M
1O
b10001101 j
b10001101 g
b1100000 K
b100 _
b110000010001101 9
b110000010001101 c
1-
#130
0-
#135
1<
0O
1N
b10 _
1a
1-
#140
0-
#145
04
b11 @
b11 D
b11 F
b11 m
b11 J
07
0`
0<
0T
1:
b10100 A
b10100 H
b10100 Q
18
b10 C
b10 I
b10 f
0N
1L
b0 *
b0 1
b0 =
b0 E
b0 d
b1 _
1-
#150
0-
#155
b101 @
b101 D
b101 F
b101 m
b101 ?
b101 G
b101 i
b101 J
b101 h
1;
0:
08
b0 A
b0 H
b0 Q
b0 C
b0 I
b0 f
b1001000000000101 +
b1001000000000101 0
b1001000000000101 3
b1001000000000101 b
b11 ,
b11 2
b11 B
b11 l
1M
0L
b11 5
b11 e
b11 k
b11 n
b1000 _
1-
#160
0-
#165
1X
b11 A
b11 H
b11 Q
1\
0;
1T
0M
1O
b101 j
b101 g
b10010000 K
b100 _
b1001000000000101 9
b1001000000000101 c
1-
#170
0-
#175
1:
0O
1N
b10 _
0W
1-
#180
0-
#185
b110 @
b110 D
b110 F
b110 m
b110 J
0X
b1 ?
b1 G
b1 i
0\
b101 C
b101 I
b101 f
b1 h
0T
0:
18
b10100 A
b10100 H
b10100 Q
b100000000000001 +
b100000000000001 0
b100000000000001 3
b100000000000001 b
b101 ,
b101 2
b101 B
b101 l
0N
1L
b1 _
b101 5
b101 e
b101 k
b101 n
1-
#190
0-
#195
b1 @
b1 D
b1 F
b1 m
b1 J
b0 C
b0 I
b0 f
1;
08
b0 A
b0 H
b0 Q
0:
1M
0L
b1000 _
1W
1-
#200
0-
#205
17
1P
0;
1T
0M
1O
b1 j
b1 g
b1000000 K
b100 _
b100000000000001 9
b100000000000001 c
1-
#210
0-
#215
1<
0O
1N
b10 _
0a
1-
#220
0-
#225
07
b110 @
b110 D
b110 F
b110 m
0P
b110 J
0<
0T
1:
18
b10100 A
b10100 H
b10100 Q
b101 C
b101 I
b101 f
0N
1L
b1 *
b1 1
b1 =
b1 E
b1 d
b1 _
1-
#230
0-
#235
x>
bx @
bx D
bx F
bx m
bx ?
bx G
bx i
bx J
bx h
1;
0:
08
b0 A
b0 H
b0 Q
b1 C
b1 I
b1 f
bx +
bx 0
bx 3
bx b
b110 ,
b110 2
b110 B
b110 l
1M
0L
b110 5
b110 e
b110 k
b110 n
b1000 _
1-
#240
0-
#245
0;
1T
0M
1O
bx j
bx g
bx K
b100 _
bx 9
bx c
1-
#250
0-
#255
0O
1N
b10 _
1-
#260
0-
#265
b111 @
b111 D
b111 F
b111 m
0>
b110 C
b110 I
b110 f
b111 J
0T
1:
18
b10100 A
b10100 H
b10100 Q
0N
1L
b1 _
1-
#270
0-
#275
bx @
bx D
bx F
bx m
x>
bx J
1;
0:
08
b0 A
b0 H
b0 Q
b1 C
b1 I
b1 f
b111 ,
b111 2
b111 B
b111 l
1M
0L
b111 5
b111 e
b111 k
b111 n
b1000 _
1-
#280
0-
#285
0;
1T
0M
1O
b100 _
1-
#290
0-
#295
0O
1N
b10 _
1-
#300
0-
#305
b1000 @
b1000 D
b1000 F
b1000 m
0>
b111 C
b111 I
b111 f
b1000 J
0T
1:
18
b10100 A
b10100 H
b10100 Q
0N
1L
b1 _
1-
#310
0-
#315
bx @
bx D
bx F
bx m
x>
bx J
1;
0:
08
b0 A
b0 H
b0 Q
b1 C
b1 I
b1 f
b1000 ,
b1000 2
b1000 B
b1000 l
1M
0L
b1000 5
b1000 e
b1000 k
b1000 n
b1000 _
1-
#320
0-
#325
0;
1T
0M
1O
b100 _
1-
#330
0-
#335
0O
1N
b10 _
1-
#340
0-
#345
b1001 @
b1001 D
b1001 F
b1001 m
0>
b1000 C
b1000 I
b1000 f
b1001 J
0T
1:
18
b10100 A
b10100 H
b10100 Q
0N
1L
b1 _
1-
#350
0-
#355
bx @
bx D
bx F
bx m
x>
bx J
1;
0:
08
b0 A
b0 H
b0 Q
b1 C
b1 I
b1 f
b1001 ,
b1001 2
b1001 B
b1001 l
1M
0L
b1001 5
b1001 e
b1001 k
b1001 n
b1000 _
1-
#360
0-
#365
0;
1T
0M
1O
b100 _
1-
#370
0-
#375
0O
1N
b10 _
1-
#380
0-
#385
b1010 @
b1010 D
b1010 F
b1010 m
0>
b1001 C
b1001 I
b1001 f
b1010 J
0T
1:
18
b10100 A
b10100 H
b10100 Q
0N
1L
b1 _
1-
#390
0-
#395
bx @
bx D
bx F
bx m
x>
bx J
1;
0:
08
b0 A
b0 H
b0 Q
b1 C
b1 I
b1 f
b1010 ,
b1010 2
b1010 B
b1010 l
1M
0L
b1010 5
b1010 e
b1010 k
b1010 n
b1000 _
1-
#400
0-
#405
0;
1T
0M
1O
b100 _
1-
#410
0-
#415
0O
1N
b10 _
1-
#420
0-
#425
b1011 @
b1011 D
b1011 F
b1011 m
0>
b1010 C
b1010 I
b1010 f
b1011 J
0T
1:
18
b10100 A
b10100 H
b10100 Q
0N
1L
b1 _
1-
