/// Auto-generated bit field definitions for PWM
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::pwm {

using namespace alloy::hal::bitfields;

// ============================================================================
// PWM Bit Field Definitions
// ============================================================================

/// CLK - PWM Clock Register
namespace clk {
    /// CLKA, CLKB Divide Factor
    /// Position: 0, Width: 8
    /// Access: read-write
    using DIVA = BitField<0, 8>;
    constexpr uint32_t DIVA_Pos = 0;
    constexpr uint32_t DIVA_Msk = DIVA::mask;

    /// CLKA, CLKB Source Clock Selection
    /// Position: 8, Width: 4
    /// Access: read-write
    using PREA = BitField<8, 4>;
    constexpr uint32_t PREA_Pos = 8;
    constexpr uint32_t PREA_Msk = PREA::mask;

    /// CLKA, CLKB Divide Factor
    /// Position: 16, Width: 8
    /// Access: read-write
    using DIVB = BitField<16, 8>;
    constexpr uint32_t DIVB_Pos = 16;
    constexpr uint32_t DIVB_Msk = DIVB::mask;

    /// CLKA, CLKB Source Clock Selection
    /// Position: 24, Width: 4
    /// Access: read-write
    using PREB = BitField<24, 4>;
    constexpr uint32_t PREB_Pos = 24;
    constexpr uint32_t PREB_Msk = PREB::mask;

}  // namespace clk

/// ENA - PWM Enable Register
namespace ena {
    /// Channel ID
    /// Position: 0, Width: 1
    /// Access: write-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    /// Access: write-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    /// Access: write-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    /// Access: write-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Channel ID
    /// Position: 4, Width: 1
    /// Access: write-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Channel ID
    /// Position: 5, Width: 1
    /// Access: write-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Channel ID
    /// Position: 6, Width: 1
    /// Access: write-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Channel ID
    /// Position: 7, Width: 1
    /// Access: write-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

}  // namespace ena

/// DIS - PWM Disable Register
namespace dis {
    /// Channel ID
    /// Position: 0, Width: 1
    /// Access: write-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    /// Access: write-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    /// Access: write-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    /// Access: write-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Channel ID
    /// Position: 4, Width: 1
    /// Access: write-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Channel ID
    /// Position: 5, Width: 1
    /// Access: write-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Channel ID
    /// Position: 6, Width: 1
    /// Access: write-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Channel ID
    /// Position: 7, Width: 1
    /// Access: write-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

}  // namespace dis

/// SR - PWM Status Register
namespace sr {
    /// Channel ID
    /// Position: 0, Width: 1
    /// Access: read-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    /// Access: read-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    /// Access: read-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    /// Access: read-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Channel ID
    /// Position: 4, Width: 1
    /// Access: read-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Channel ID
    /// Position: 5, Width: 1
    /// Access: read-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Channel ID
    /// Position: 6, Width: 1
    /// Access: read-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Channel ID
    /// Position: 7, Width: 1
    /// Access: read-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

}  // namespace sr

/// IER1 - PWM Interrupt Enable Register 1
namespace ier1 {
    /// Counter Event on Channel 0 Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Counter Event on Channel 4 Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Counter Event on Channel 5 Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Counter Event on Channel 6 Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Counter Event on Channel 7 Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

    /// Fault Protection Trigger on Channel 4 Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using FCHID4 = BitField<20, 1>;
    constexpr uint32_t FCHID4_Pos = 20;
    constexpr uint32_t FCHID4_Msk = FCHID4::mask;

    /// Fault Protection Trigger on Channel 5 Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using FCHID5 = BitField<21, 1>;
    constexpr uint32_t FCHID5_Pos = 21;
    constexpr uint32_t FCHID5_Msk = FCHID5::mask;

    /// Fault Protection Trigger on Channel 6 Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using FCHID6 = BitField<22, 1>;
    constexpr uint32_t FCHID6_Pos = 22;
    constexpr uint32_t FCHID6_Msk = FCHID6::mask;

    /// Fault Protection Trigger on Channel 7 Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using FCHID7 = BitField<23, 1>;
    constexpr uint32_t FCHID7_Pos = 23;
    constexpr uint32_t FCHID7_Msk = FCHID7::mask;

}  // namespace ier1

/// IDR1 - PWM Interrupt Disable Register 1
namespace idr1 {
    /// Counter Event on Channel 0 Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Counter Event on Channel 4 Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Counter Event on Channel 5 Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Counter Event on Channel 6 Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Counter Event on Channel 7 Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

    /// Fault Protection Trigger on Channel 4 Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using FCHID4 = BitField<20, 1>;
    constexpr uint32_t FCHID4_Pos = 20;
    constexpr uint32_t FCHID4_Msk = FCHID4::mask;

    /// Fault Protection Trigger on Channel 5 Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using FCHID5 = BitField<21, 1>;
    constexpr uint32_t FCHID5_Pos = 21;
    constexpr uint32_t FCHID5_Msk = FCHID5::mask;

    /// Fault Protection Trigger on Channel 6 Interrupt Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using FCHID6 = BitField<22, 1>;
    constexpr uint32_t FCHID6_Pos = 22;
    constexpr uint32_t FCHID6_Msk = FCHID6::mask;

    /// Fault Protection Trigger on Channel 7 Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using FCHID7 = BitField<23, 1>;
    constexpr uint32_t FCHID7_Pos = 23;
    constexpr uint32_t FCHID7_Msk = FCHID7::mask;

}  // namespace idr1

/// IMR1 - PWM Interrupt Mask Register 1
namespace imr1 {
    /// Counter Event on Channel 0 Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Counter Event on Channel 4 Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Counter Event on Channel 5 Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Counter Event on Channel 6 Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Counter Event on Channel 7 Interrupt Mask
    /// Position: 7, Width: 1
    /// Access: read-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

    /// Fault Protection Trigger on Channel 4 Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using FCHID4 = BitField<20, 1>;
    constexpr uint32_t FCHID4_Pos = 20;
    constexpr uint32_t FCHID4_Msk = FCHID4::mask;

    /// Fault Protection Trigger on Channel 5 Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using FCHID5 = BitField<21, 1>;
    constexpr uint32_t FCHID5_Pos = 21;
    constexpr uint32_t FCHID5_Msk = FCHID5::mask;

    /// Fault Protection Trigger on Channel 6 Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using FCHID6 = BitField<22, 1>;
    constexpr uint32_t FCHID6_Pos = 22;
    constexpr uint32_t FCHID6_Msk = FCHID6::mask;

    /// Fault Protection Trigger on Channel 7 Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using FCHID7 = BitField<23, 1>;
    constexpr uint32_t FCHID7_Pos = 23;
    constexpr uint32_t FCHID7_Msk = FCHID7::mask;

}  // namespace imr1

/// ISR1 - PWM Interrupt Status Register 1
namespace isr1 {
    /// Counter Event on Channel 0
    /// Position: 0, Width: 1
    /// Access: read-only
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1
    /// Position: 1, Width: 1
    /// Access: read-only
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2
    /// Position: 2, Width: 1
    /// Access: read-only
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3
    /// Position: 3, Width: 1
    /// Access: read-only
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Counter Event on Channel 4
    /// Position: 4, Width: 1
    /// Access: read-only
    using CHID4 = BitField<4, 1>;
    constexpr uint32_t CHID4_Pos = 4;
    constexpr uint32_t CHID4_Msk = CHID4::mask;

    /// Counter Event on Channel 5
    /// Position: 5, Width: 1
    /// Access: read-only
    using CHID5 = BitField<5, 1>;
    constexpr uint32_t CHID5_Pos = 5;
    constexpr uint32_t CHID5_Msk = CHID5::mask;

    /// Counter Event on Channel 6
    /// Position: 6, Width: 1
    /// Access: read-only
    using CHID6 = BitField<6, 1>;
    constexpr uint32_t CHID6_Pos = 6;
    constexpr uint32_t CHID6_Msk = CHID6::mask;

    /// Counter Event on Channel 7
    /// Position: 7, Width: 1
    /// Access: read-only
    using CHID7 = BitField<7, 1>;
    constexpr uint32_t CHID7_Pos = 7;
    constexpr uint32_t CHID7_Msk = CHID7::mask;

    /// Fault Protection Trigger on Channel 0
    /// Position: 16, Width: 1
    /// Access: read-only
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1
    /// Position: 17, Width: 1
    /// Access: read-only
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2
    /// Position: 18, Width: 1
    /// Access: read-only
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3
    /// Position: 19, Width: 1
    /// Access: read-only
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

    /// Fault Protection Trigger on Channel 4
    /// Position: 20, Width: 1
    /// Access: read-only
    using FCHID4 = BitField<20, 1>;
    constexpr uint32_t FCHID4_Pos = 20;
    constexpr uint32_t FCHID4_Msk = FCHID4::mask;

    /// Fault Protection Trigger on Channel 5
    /// Position: 21, Width: 1
    /// Access: read-only
    using FCHID5 = BitField<21, 1>;
    constexpr uint32_t FCHID5_Pos = 21;
    constexpr uint32_t FCHID5_Msk = FCHID5::mask;

    /// Fault Protection Trigger on Channel 6
    /// Position: 22, Width: 1
    /// Access: read-only
    using FCHID6 = BitField<22, 1>;
    constexpr uint32_t FCHID6_Pos = 22;
    constexpr uint32_t FCHID6_Msk = FCHID6::mask;

    /// Fault Protection Trigger on Channel 7
    /// Position: 23, Width: 1
    /// Access: read-only
    using FCHID7 = BitField<23, 1>;
    constexpr uint32_t FCHID7_Pos = 23;
    constexpr uint32_t FCHID7_Msk = FCHID7::mask;

}  // namespace isr1

/// SCM - PWM Sync Channels Mode Register
namespace scm {
    /// Synchronous Channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using SYNC0 = BitField<0, 1>;
    constexpr uint32_t SYNC0_Pos = 0;
    constexpr uint32_t SYNC0_Msk = SYNC0::mask;

    /// Synchronous Channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using SYNC1 = BitField<1, 1>;
    constexpr uint32_t SYNC1_Pos = 1;
    constexpr uint32_t SYNC1_Msk = SYNC1::mask;

    /// Synchronous Channel 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using SYNC2 = BitField<2, 1>;
    constexpr uint32_t SYNC2_Pos = 2;
    constexpr uint32_t SYNC2_Msk = SYNC2::mask;

    /// Synchronous Channel 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using SYNC3 = BitField<3, 1>;
    constexpr uint32_t SYNC3_Pos = 3;
    constexpr uint32_t SYNC3_Msk = SYNC3::mask;

    /// Synchronous Channel 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using SYNC4 = BitField<4, 1>;
    constexpr uint32_t SYNC4_Pos = 4;
    constexpr uint32_t SYNC4_Msk = SYNC4::mask;

    /// Synchronous Channel 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using SYNC5 = BitField<5, 1>;
    constexpr uint32_t SYNC5_Pos = 5;
    constexpr uint32_t SYNC5_Msk = SYNC5::mask;

    /// Synchronous Channel 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using SYNC6 = BitField<6, 1>;
    constexpr uint32_t SYNC6_Pos = 6;
    constexpr uint32_t SYNC6_Msk = SYNC6::mask;

    /// Synchronous Channel 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using SYNC7 = BitField<7, 1>;
    constexpr uint32_t SYNC7_Pos = 7;
    constexpr uint32_t SYNC7_Msk = SYNC7::mask;

    /// Synchronous Channels Update Mode
    /// Position: 16, Width: 2
    /// Access: read-write
    using UPDM = BitField<16, 2>;
    constexpr uint32_t UPDM_Pos = 16;
    constexpr uint32_t UPDM_Msk = UPDM::mask;
    /// Enumerated values for UPDM
    namespace updm {
        constexpr uint32_t MODE0 = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
    }

    /// PDC Transfer Request Mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using PTRM = BitField<20, 1>;
    constexpr uint32_t PTRM_Pos = 20;
    constexpr uint32_t PTRM_Msk = PTRM::mask;

    /// PDC Transfer Request Comparison Selection
    /// Position: 21, Width: 3
    /// Access: read-write
    using PTRCS = BitField<21, 3>;
    constexpr uint32_t PTRCS_Pos = 21;
    constexpr uint32_t PTRCS_Msk = PTRCS::mask;

}  // namespace scm

/// SCUC - PWM Sync Channels Update Control Register
namespace scuc {
    /// Synchronous Channels Update Unlock
    /// Position: 0, Width: 1
    /// Access: read-write
    using UPDULOCK = BitField<0, 1>;
    constexpr uint32_t UPDULOCK_Pos = 0;
    constexpr uint32_t UPDULOCK_Msk = UPDULOCK::mask;

}  // namespace scuc

/// SCUP - PWM Sync Channels Update Period Register
namespace scup {
    /// Update Period
    /// Position: 0, Width: 4
    /// Access: read-write
    using UPR = BitField<0, 4>;
    constexpr uint32_t UPR_Pos = 0;
    constexpr uint32_t UPR_Msk = UPR::mask;

    /// Update Period Counter
    /// Position: 4, Width: 4
    /// Access: read-write
    using UPRCNT = BitField<4, 4>;
    constexpr uint32_t UPRCNT_Pos = 4;
    constexpr uint32_t UPRCNT_Msk = UPRCNT::mask;

}  // namespace scup

/// SCUPUPD - PWM Sync Channels Update Period Update Register
namespace scupupd {
    /// Update Period Update
    /// Position: 0, Width: 4
    /// Access: write-only
    using UPRUPD = BitField<0, 4>;
    constexpr uint32_t UPRUPD_Pos = 0;
    constexpr uint32_t UPRUPD_Msk = UPRUPD::mask;

}  // namespace scupupd

/// IER2 - PWM Interrupt Enable Register 2
namespace ier2 {
    /// Write Ready for Synchronous Channels Update Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// PDC End of TX Buffer Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using ENDTX = BitField<1, 1>;
    constexpr uint32_t ENDTX_Pos = 1;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// PDC TX Buffer Empty Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<2, 1>;
    constexpr uint32_t TXBUFE_Pos = 2;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace ier2

/// IDR2 - PWM Interrupt Disable Register 2
namespace idr2 {
    /// Write Ready for Synchronous Channels Update Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// PDC End of TX Buffer Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using ENDTX = BitField<1, 1>;
    constexpr uint32_t ENDTX_Pos = 1;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// PDC TX Buffer Empty Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<2, 1>;
    constexpr uint32_t TXBUFE_Pos = 2;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace idr2

/// IMR2 - PWM Interrupt Mask Register 2
namespace imr2 {
    /// Write Ready for Synchronous Channels Update Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// PDC End of TX Buffer Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENDTX = BitField<1, 1>;
    constexpr uint32_t ENDTX_Pos = 1;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// PDC TX Buffer Empty Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<2, 1>;
    constexpr uint32_t TXBUFE_Pos = 2;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Mask
    /// Position: 11, Width: 1
    /// Access: read-only
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Mask
    /// Position: 12, Width: 1
    /// Access: read-only
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Mask
    /// Position: 14, Width: 1
    /// Access: read-only
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Mask
    /// Position: 15, Width: 1
    /// Access: read-only
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace imr2

/// ISR2 - PWM Interrupt Status Register 2
namespace isr2 {
    /// Write Ready for Synchronous Channels Update
    /// Position: 0, Width: 1
    /// Access: read-only
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// PDC End of TX Buffer
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENDTX = BitField<1, 1>;
    constexpr uint32_t ENDTX_Pos = 1;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// PDC TX Buffer Empty
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<2, 1>;
    constexpr uint32_t TXBUFE_Pos = 2;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Synchronous Channels Update Underrun Error
    /// Position: 3, Width: 1
    /// Access: read-only
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match
    /// Position: 8, Width: 1
    /// Access: read-only
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match
    /// Position: 9, Width: 1
    /// Access: read-only
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match
    /// Position: 10, Width: 1
    /// Access: read-only
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match
    /// Position: 11, Width: 1
    /// Access: read-only
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match
    /// Position: 12, Width: 1
    /// Access: read-only
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match
    /// Position: 13, Width: 1
    /// Access: read-only
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match
    /// Position: 14, Width: 1
    /// Access: read-only
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match
    /// Position: 15, Width: 1
    /// Access: read-only
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update
    /// Position: 16, Width: 1
    /// Access: read-only
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update
    /// Position: 17, Width: 1
    /// Access: read-only
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update
    /// Position: 18, Width: 1
    /// Access: read-only
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update
    /// Position: 19, Width: 1
    /// Access: read-only
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update
    /// Position: 20, Width: 1
    /// Access: read-only
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update
    /// Position: 21, Width: 1
    /// Access: read-only
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update
    /// Position: 22, Width: 1
    /// Access: read-only
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update
    /// Position: 23, Width: 1
    /// Access: read-only
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace isr2

/// OOV - PWM Output Override Value Register
namespace oov {
    /// Output Override Value for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using OOVH0 = BitField<0, 1>;
    constexpr uint32_t OOVH0_Pos = 0;
    constexpr uint32_t OOVH0_Msk = OOVH0::mask;

    /// Output Override Value for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using OOVH1 = BitField<1, 1>;
    constexpr uint32_t OOVH1_Pos = 1;
    constexpr uint32_t OOVH1_Msk = OOVH1::mask;

    /// Output Override Value for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using OOVH2 = BitField<2, 1>;
    constexpr uint32_t OOVH2_Pos = 2;
    constexpr uint32_t OOVH2_Msk = OOVH2::mask;

    /// Output Override Value for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using OOVH3 = BitField<3, 1>;
    constexpr uint32_t OOVH3_Pos = 3;
    constexpr uint32_t OOVH3_Msk = OOVH3::mask;

    /// Output Override Value for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using OOVH4 = BitField<4, 1>;
    constexpr uint32_t OOVH4_Pos = 4;
    constexpr uint32_t OOVH4_Msk = OOVH4::mask;

    /// Output Override Value for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using OOVH5 = BitField<5, 1>;
    constexpr uint32_t OOVH5_Pos = 5;
    constexpr uint32_t OOVH5_Msk = OOVH5::mask;

    /// Output Override Value for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using OOVH6 = BitField<6, 1>;
    constexpr uint32_t OOVH6_Pos = 6;
    constexpr uint32_t OOVH6_Msk = OOVH6::mask;

    /// Output Override Value for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using OOVH7 = BitField<7, 1>;
    constexpr uint32_t OOVH7_Pos = 7;
    constexpr uint32_t OOVH7_Msk = OOVH7::mask;

    /// Output Override Value for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: read-write
    using OOVL0 = BitField<16, 1>;
    constexpr uint32_t OOVL0_Pos = 16;
    constexpr uint32_t OOVL0_Msk = OOVL0::mask;

    /// Output Override Value for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: read-write
    using OOVL1 = BitField<17, 1>;
    constexpr uint32_t OOVL1_Pos = 17;
    constexpr uint32_t OOVL1_Msk = OOVL1::mask;

    /// Output Override Value for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: read-write
    using OOVL2 = BitField<18, 1>;
    constexpr uint32_t OOVL2_Pos = 18;
    constexpr uint32_t OOVL2_Msk = OOVL2::mask;

    /// Output Override Value for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: read-write
    using OOVL3 = BitField<19, 1>;
    constexpr uint32_t OOVL3_Pos = 19;
    constexpr uint32_t OOVL3_Msk = OOVL3::mask;

    /// Output Override Value for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: read-write
    using OOVL4 = BitField<20, 1>;
    constexpr uint32_t OOVL4_Pos = 20;
    constexpr uint32_t OOVL4_Msk = OOVL4::mask;

    /// Output Override Value for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: read-write
    using OOVL5 = BitField<21, 1>;
    constexpr uint32_t OOVL5_Pos = 21;
    constexpr uint32_t OOVL5_Msk = OOVL5::mask;

    /// Output Override Value for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: read-write
    using OOVL6 = BitField<22, 1>;
    constexpr uint32_t OOVL6_Pos = 22;
    constexpr uint32_t OOVL6_Msk = OOVL6::mask;

    /// Output Override Value for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: read-write
    using OOVL7 = BitField<23, 1>;
    constexpr uint32_t OOVL7_Pos = 23;
    constexpr uint32_t OOVL7_Msk = OOVL7::mask;

}  // namespace oov

/// OS - PWM Output Selection Register
namespace os {
    /// Output Selection for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using OSH0 = BitField<0, 1>;
    constexpr uint32_t OSH0_Pos = 0;
    constexpr uint32_t OSH0_Msk = OSH0::mask;

    /// Output Selection for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using OSH1 = BitField<1, 1>;
    constexpr uint32_t OSH1_Pos = 1;
    constexpr uint32_t OSH1_Msk = OSH1::mask;

    /// Output Selection for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using OSH2 = BitField<2, 1>;
    constexpr uint32_t OSH2_Pos = 2;
    constexpr uint32_t OSH2_Msk = OSH2::mask;

    /// Output Selection for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using OSH3 = BitField<3, 1>;
    constexpr uint32_t OSH3_Pos = 3;
    constexpr uint32_t OSH3_Msk = OSH3::mask;

    /// Output Selection for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using OSH4 = BitField<4, 1>;
    constexpr uint32_t OSH4_Pos = 4;
    constexpr uint32_t OSH4_Msk = OSH4::mask;

    /// Output Selection for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using OSH5 = BitField<5, 1>;
    constexpr uint32_t OSH5_Pos = 5;
    constexpr uint32_t OSH5_Msk = OSH5::mask;

    /// Output Selection for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using OSH6 = BitField<6, 1>;
    constexpr uint32_t OSH6_Pos = 6;
    constexpr uint32_t OSH6_Msk = OSH6::mask;

    /// Output Selection for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using OSH7 = BitField<7, 1>;
    constexpr uint32_t OSH7_Pos = 7;
    constexpr uint32_t OSH7_Msk = OSH7::mask;

    /// Output Selection for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: read-write
    using OSL0 = BitField<16, 1>;
    constexpr uint32_t OSL0_Pos = 16;
    constexpr uint32_t OSL0_Msk = OSL0::mask;

    /// Output Selection for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: read-write
    using OSL1 = BitField<17, 1>;
    constexpr uint32_t OSL1_Pos = 17;
    constexpr uint32_t OSL1_Msk = OSL1::mask;

    /// Output Selection for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: read-write
    using OSL2 = BitField<18, 1>;
    constexpr uint32_t OSL2_Pos = 18;
    constexpr uint32_t OSL2_Msk = OSL2::mask;

    /// Output Selection for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: read-write
    using OSL3 = BitField<19, 1>;
    constexpr uint32_t OSL3_Pos = 19;
    constexpr uint32_t OSL3_Msk = OSL3::mask;

    /// Output Selection for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: read-write
    using OSL4 = BitField<20, 1>;
    constexpr uint32_t OSL4_Pos = 20;
    constexpr uint32_t OSL4_Msk = OSL4::mask;

    /// Output Selection for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: read-write
    using OSL5 = BitField<21, 1>;
    constexpr uint32_t OSL5_Pos = 21;
    constexpr uint32_t OSL5_Msk = OSL5::mask;

    /// Output Selection for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: read-write
    using OSL6 = BitField<22, 1>;
    constexpr uint32_t OSL6_Pos = 22;
    constexpr uint32_t OSL6_Msk = OSL6::mask;

    /// Output Selection for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: read-write
    using OSL7 = BitField<23, 1>;
    constexpr uint32_t OSL7_Pos = 23;
    constexpr uint32_t OSL7_Msk = OSL7::mask;

}  // namespace os

/// OSS - PWM Output Selection Set Register
namespace oss {
    /// Output Selection Set for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using OSSH0 = BitField<0, 1>;
    constexpr uint32_t OSSH0_Pos = 0;
    constexpr uint32_t OSSH0_Msk = OSSH0::mask;

    /// Output Selection Set for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using OSSH1 = BitField<1, 1>;
    constexpr uint32_t OSSH1_Pos = 1;
    constexpr uint32_t OSSH1_Msk = OSSH1::mask;

    /// Output Selection Set for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using OSSH2 = BitField<2, 1>;
    constexpr uint32_t OSSH2_Pos = 2;
    constexpr uint32_t OSSH2_Msk = OSSH2::mask;

    /// Output Selection Set for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using OSSH3 = BitField<3, 1>;
    constexpr uint32_t OSSH3_Pos = 3;
    constexpr uint32_t OSSH3_Msk = OSSH3::mask;

    /// Output Selection Set for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using OSSH4 = BitField<4, 1>;
    constexpr uint32_t OSSH4_Pos = 4;
    constexpr uint32_t OSSH4_Msk = OSSH4::mask;

    /// Output Selection Set for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using OSSH5 = BitField<5, 1>;
    constexpr uint32_t OSSH5_Pos = 5;
    constexpr uint32_t OSSH5_Msk = OSSH5::mask;

    /// Output Selection Set for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using OSSH6 = BitField<6, 1>;
    constexpr uint32_t OSSH6_Pos = 6;
    constexpr uint32_t OSSH6_Msk = OSSH6::mask;

    /// Output Selection Set for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using OSSH7 = BitField<7, 1>;
    constexpr uint32_t OSSH7_Pos = 7;
    constexpr uint32_t OSSH7_Msk = OSSH7::mask;

    /// Output Selection Set for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: write-only
    using OSSL0 = BitField<16, 1>;
    constexpr uint32_t OSSL0_Pos = 16;
    constexpr uint32_t OSSL0_Msk = OSSL0::mask;

    /// Output Selection Set for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: write-only
    using OSSL1 = BitField<17, 1>;
    constexpr uint32_t OSSL1_Pos = 17;
    constexpr uint32_t OSSL1_Msk = OSSL1::mask;

    /// Output Selection Set for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: write-only
    using OSSL2 = BitField<18, 1>;
    constexpr uint32_t OSSL2_Pos = 18;
    constexpr uint32_t OSSL2_Msk = OSSL2::mask;

    /// Output Selection Set for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: write-only
    using OSSL3 = BitField<19, 1>;
    constexpr uint32_t OSSL3_Pos = 19;
    constexpr uint32_t OSSL3_Msk = OSSL3::mask;

    /// Output Selection Set for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: write-only
    using OSSL4 = BitField<20, 1>;
    constexpr uint32_t OSSL4_Pos = 20;
    constexpr uint32_t OSSL4_Msk = OSSL4::mask;

    /// Output Selection Set for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: write-only
    using OSSL5 = BitField<21, 1>;
    constexpr uint32_t OSSL5_Pos = 21;
    constexpr uint32_t OSSL5_Msk = OSSL5::mask;

    /// Output Selection Set for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: write-only
    using OSSL6 = BitField<22, 1>;
    constexpr uint32_t OSSL6_Pos = 22;
    constexpr uint32_t OSSL6_Msk = OSSL6::mask;

    /// Output Selection Set for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: write-only
    using OSSL7 = BitField<23, 1>;
    constexpr uint32_t OSSL7_Pos = 23;
    constexpr uint32_t OSSL7_Msk = OSSL7::mask;

}  // namespace oss

/// OSC - PWM Output Selection Clear Register
namespace osc {
    /// Output Selection Clear for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using OSCH0 = BitField<0, 1>;
    constexpr uint32_t OSCH0_Pos = 0;
    constexpr uint32_t OSCH0_Msk = OSCH0::mask;

    /// Output Selection Clear for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using OSCH1 = BitField<1, 1>;
    constexpr uint32_t OSCH1_Pos = 1;
    constexpr uint32_t OSCH1_Msk = OSCH1::mask;

    /// Output Selection Clear for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using OSCH2 = BitField<2, 1>;
    constexpr uint32_t OSCH2_Pos = 2;
    constexpr uint32_t OSCH2_Msk = OSCH2::mask;

    /// Output Selection Clear for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using OSCH3 = BitField<3, 1>;
    constexpr uint32_t OSCH3_Pos = 3;
    constexpr uint32_t OSCH3_Msk = OSCH3::mask;

    /// Output Selection Clear for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using OSCH4 = BitField<4, 1>;
    constexpr uint32_t OSCH4_Pos = 4;
    constexpr uint32_t OSCH4_Msk = OSCH4::mask;

    /// Output Selection Clear for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using OSCH5 = BitField<5, 1>;
    constexpr uint32_t OSCH5_Pos = 5;
    constexpr uint32_t OSCH5_Msk = OSCH5::mask;

    /// Output Selection Clear for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using OSCH6 = BitField<6, 1>;
    constexpr uint32_t OSCH6_Pos = 6;
    constexpr uint32_t OSCH6_Msk = OSCH6::mask;

    /// Output Selection Clear for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using OSCH7 = BitField<7, 1>;
    constexpr uint32_t OSCH7_Pos = 7;
    constexpr uint32_t OSCH7_Msk = OSCH7::mask;

    /// Output Selection Clear for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: write-only
    using OSCL0 = BitField<16, 1>;
    constexpr uint32_t OSCL0_Pos = 16;
    constexpr uint32_t OSCL0_Msk = OSCL0::mask;

    /// Output Selection Clear for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: write-only
    using OSCL1 = BitField<17, 1>;
    constexpr uint32_t OSCL1_Pos = 17;
    constexpr uint32_t OSCL1_Msk = OSCL1::mask;

    /// Output Selection Clear for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: write-only
    using OSCL2 = BitField<18, 1>;
    constexpr uint32_t OSCL2_Pos = 18;
    constexpr uint32_t OSCL2_Msk = OSCL2::mask;

    /// Output Selection Clear for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: write-only
    using OSCL3 = BitField<19, 1>;
    constexpr uint32_t OSCL3_Pos = 19;
    constexpr uint32_t OSCL3_Msk = OSCL3::mask;

    /// Output Selection Clear for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: write-only
    using OSCL4 = BitField<20, 1>;
    constexpr uint32_t OSCL4_Pos = 20;
    constexpr uint32_t OSCL4_Msk = OSCL4::mask;

    /// Output Selection Clear for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: write-only
    using OSCL5 = BitField<21, 1>;
    constexpr uint32_t OSCL5_Pos = 21;
    constexpr uint32_t OSCL5_Msk = OSCL5::mask;

    /// Output Selection Clear for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: write-only
    using OSCL6 = BitField<22, 1>;
    constexpr uint32_t OSCL6_Pos = 22;
    constexpr uint32_t OSCL6_Msk = OSCL6::mask;

    /// Output Selection Clear for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: write-only
    using OSCL7 = BitField<23, 1>;
    constexpr uint32_t OSCL7_Pos = 23;
    constexpr uint32_t OSCL7_Msk = OSCL7::mask;

}  // namespace osc

/// OSSUPD - PWM Output Selection Set Update Register
namespace ossupd {
    /// Output Selection Set for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using OSSUPH0 = BitField<0, 1>;
    constexpr uint32_t OSSUPH0_Pos = 0;
    constexpr uint32_t OSSUPH0_Msk = OSSUPH0::mask;

    /// Output Selection Set for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using OSSUPH1 = BitField<1, 1>;
    constexpr uint32_t OSSUPH1_Pos = 1;
    constexpr uint32_t OSSUPH1_Msk = OSSUPH1::mask;

    /// Output Selection Set for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using OSSUPH2 = BitField<2, 1>;
    constexpr uint32_t OSSUPH2_Pos = 2;
    constexpr uint32_t OSSUPH2_Msk = OSSUPH2::mask;

    /// Output Selection Set for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using OSSUPH3 = BitField<3, 1>;
    constexpr uint32_t OSSUPH3_Pos = 3;
    constexpr uint32_t OSSUPH3_Msk = OSSUPH3::mask;

    /// Output Selection Set for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using OSSUPH4 = BitField<4, 1>;
    constexpr uint32_t OSSUPH4_Pos = 4;
    constexpr uint32_t OSSUPH4_Msk = OSSUPH4::mask;

    /// Output Selection Set for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using OSSUPH5 = BitField<5, 1>;
    constexpr uint32_t OSSUPH5_Pos = 5;
    constexpr uint32_t OSSUPH5_Msk = OSSUPH5::mask;

    /// Output Selection Set for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using OSSUPH6 = BitField<6, 1>;
    constexpr uint32_t OSSUPH6_Pos = 6;
    constexpr uint32_t OSSUPH6_Msk = OSSUPH6::mask;

    /// Output Selection Set for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using OSSUPH7 = BitField<7, 1>;
    constexpr uint32_t OSSUPH7_Pos = 7;
    constexpr uint32_t OSSUPH7_Msk = OSSUPH7::mask;

    /// Output Selection Set for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: write-only
    using OSSUPL0 = BitField<16, 1>;
    constexpr uint32_t OSSUPL0_Pos = 16;
    constexpr uint32_t OSSUPL0_Msk = OSSUPL0::mask;

    /// Output Selection Set for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: write-only
    using OSSUPL1 = BitField<17, 1>;
    constexpr uint32_t OSSUPL1_Pos = 17;
    constexpr uint32_t OSSUPL1_Msk = OSSUPL1::mask;

    /// Output Selection Set for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: write-only
    using OSSUPL2 = BitField<18, 1>;
    constexpr uint32_t OSSUPL2_Pos = 18;
    constexpr uint32_t OSSUPL2_Msk = OSSUPL2::mask;

    /// Output Selection Set for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: write-only
    using OSSUPL3 = BitField<19, 1>;
    constexpr uint32_t OSSUPL3_Pos = 19;
    constexpr uint32_t OSSUPL3_Msk = OSSUPL3::mask;

    /// Output Selection Set for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: write-only
    using OSSUPL4 = BitField<20, 1>;
    constexpr uint32_t OSSUPL4_Pos = 20;
    constexpr uint32_t OSSUPL4_Msk = OSSUPL4::mask;

    /// Output Selection Set for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: write-only
    using OSSUPL5 = BitField<21, 1>;
    constexpr uint32_t OSSUPL5_Pos = 21;
    constexpr uint32_t OSSUPL5_Msk = OSSUPL5::mask;

    /// Output Selection Set for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: write-only
    using OSSUPL6 = BitField<22, 1>;
    constexpr uint32_t OSSUPL6_Pos = 22;
    constexpr uint32_t OSSUPL6_Msk = OSSUPL6::mask;

    /// Output Selection Set for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: write-only
    using OSSUPL7 = BitField<23, 1>;
    constexpr uint32_t OSSUPL7_Pos = 23;
    constexpr uint32_t OSSUPL7_Msk = OSSUPL7::mask;

}  // namespace ossupd

/// OSCUPD - PWM Output Selection Clear Update Register
namespace oscupd {
    /// Output Selection Clear for PWMH output of the channel 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using OSCUPH0 = BitField<0, 1>;
    constexpr uint32_t OSCUPH0_Pos = 0;
    constexpr uint32_t OSCUPH0_Msk = OSCUPH0::mask;

    /// Output Selection Clear for PWMH output of the channel 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using OSCUPH1 = BitField<1, 1>;
    constexpr uint32_t OSCUPH1_Pos = 1;
    constexpr uint32_t OSCUPH1_Msk = OSCUPH1::mask;

    /// Output Selection Clear for PWMH output of the channel 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using OSCUPH2 = BitField<2, 1>;
    constexpr uint32_t OSCUPH2_Pos = 2;
    constexpr uint32_t OSCUPH2_Msk = OSCUPH2::mask;

    /// Output Selection Clear for PWMH output of the channel 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using OSCUPH3 = BitField<3, 1>;
    constexpr uint32_t OSCUPH3_Pos = 3;
    constexpr uint32_t OSCUPH3_Msk = OSCUPH3::mask;

    /// Output Selection Clear for PWMH output of the channel 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using OSCUPH4 = BitField<4, 1>;
    constexpr uint32_t OSCUPH4_Pos = 4;
    constexpr uint32_t OSCUPH4_Msk = OSCUPH4::mask;

    /// Output Selection Clear for PWMH output of the channel 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using OSCUPH5 = BitField<5, 1>;
    constexpr uint32_t OSCUPH5_Pos = 5;
    constexpr uint32_t OSCUPH5_Msk = OSCUPH5::mask;

    /// Output Selection Clear for PWMH output of the channel 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using OSCUPH6 = BitField<6, 1>;
    constexpr uint32_t OSCUPH6_Pos = 6;
    constexpr uint32_t OSCUPH6_Msk = OSCUPH6::mask;

    /// Output Selection Clear for PWMH output of the channel 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using OSCUPH7 = BitField<7, 1>;
    constexpr uint32_t OSCUPH7_Pos = 7;
    constexpr uint32_t OSCUPH7_Msk = OSCUPH7::mask;

    /// Output Selection Clear for PWML output of the channel 0
    /// Position: 16, Width: 1
    /// Access: write-only
    using OSCUPL0 = BitField<16, 1>;
    constexpr uint32_t OSCUPL0_Pos = 16;
    constexpr uint32_t OSCUPL0_Msk = OSCUPL0::mask;

    /// Output Selection Clear for PWML output of the channel 1
    /// Position: 17, Width: 1
    /// Access: write-only
    using OSCUPL1 = BitField<17, 1>;
    constexpr uint32_t OSCUPL1_Pos = 17;
    constexpr uint32_t OSCUPL1_Msk = OSCUPL1::mask;

    /// Output Selection Clear for PWML output of the channel 2
    /// Position: 18, Width: 1
    /// Access: write-only
    using OSCUPL2 = BitField<18, 1>;
    constexpr uint32_t OSCUPL2_Pos = 18;
    constexpr uint32_t OSCUPL2_Msk = OSCUPL2::mask;

    /// Output Selection Clear for PWML output of the channel 3
    /// Position: 19, Width: 1
    /// Access: write-only
    using OSCUPL3 = BitField<19, 1>;
    constexpr uint32_t OSCUPL3_Pos = 19;
    constexpr uint32_t OSCUPL3_Msk = OSCUPL3::mask;

    /// Output Selection Clear for PWML output of the channel 4
    /// Position: 20, Width: 1
    /// Access: write-only
    using OSCUPL4 = BitField<20, 1>;
    constexpr uint32_t OSCUPL4_Pos = 20;
    constexpr uint32_t OSCUPL4_Msk = OSCUPL4::mask;

    /// Output Selection Clear for PWML output of the channel 5
    /// Position: 21, Width: 1
    /// Access: write-only
    using OSCUPL5 = BitField<21, 1>;
    constexpr uint32_t OSCUPL5_Pos = 21;
    constexpr uint32_t OSCUPL5_Msk = OSCUPL5::mask;

    /// Output Selection Clear for PWML output of the channel 6
    /// Position: 22, Width: 1
    /// Access: write-only
    using OSCUPL6 = BitField<22, 1>;
    constexpr uint32_t OSCUPL6_Pos = 22;
    constexpr uint32_t OSCUPL6_Msk = OSCUPL6::mask;

    /// Output Selection Clear for PWML output of the channel 7
    /// Position: 23, Width: 1
    /// Access: write-only
    using OSCUPL7 = BitField<23, 1>;
    constexpr uint32_t OSCUPL7_Pos = 23;
    constexpr uint32_t OSCUPL7_Msk = OSCUPL7::mask;

}  // namespace oscupd

/// FMR - PWM Fault Mode Register
namespace fmr {
    /// Fault Polarity (fault input bit varies from 0 to 5)
    /// Position: 0, Width: 8
    /// Access: read-write
    using FPOL = BitField<0, 8>;
    constexpr uint32_t FPOL_Pos = 0;
    constexpr uint32_t FPOL_Msk = FPOL::mask;

    /// Fault Activation Mode (fault input bit varies from 0 to 5)
    /// Position: 8, Width: 8
    /// Access: read-write
    using FMOD = BitField<8, 8>;
    constexpr uint32_t FMOD_Pos = 8;
    constexpr uint32_t FMOD_Msk = FMOD::mask;

    /// Fault Filtering (fault input bit varies from 0 to 5)
    /// Position: 16, Width: 8
    /// Access: read-write
    using FFIL = BitField<16, 8>;
    constexpr uint32_t FFIL_Pos = 16;
    constexpr uint32_t FFIL_Msk = FFIL::mask;

}  // namespace fmr

/// FSR - PWM Fault Status Register
namespace fsr {
    /// Fault Input Value (fault input bit varies from 0 to 5)
    /// Position: 0, Width: 8
    /// Access: read-only
    using FIV = BitField<0, 8>;
    constexpr uint32_t FIV_Pos = 0;
    constexpr uint32_t FIV_Msk = FIV::mask;

    /// Fault Status (fault input bit varies from 0 to 5)
    /// Position: 8, Width: 8
    /// Access: read-only
    using FS = BitField<8, 8>;
    constexpr uint32_t FS_Pos = 8;
    constexpr uint32_t FS_Msk = FS::mask;

}  // namespace fsr

/// FCR - PWM Fault Clear Register
namespace fcr {
    /// Fault Clear (fault input bit varies from 0 to 5)
    /// Position: 0, Width: 8
    /// Access: write-only
    using FCLR = BitField<0, 8>;
    constexpr uint32_t FCLR_Pos = 0;
    constexpr uint32_t FCLR_Msk = FCLR::mask;

}  // namespace fcr

/// FPV - PWM Fault Protection Value Register
namespace fpv {
    /// Fault Protection Value for PWMH output on channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using FPVH0 = BitField<0, 1>;
    constexpr uint32_t FPVH0_Pos = 0;
    constexpr uint32_t FPVH0_Msk = FPVH0::mask;

    /// Fault Protection Value for PWMH output on channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using FPVH1 = BitField<1, 1>;
    constexpr uint32_t FPVH1_Pos = 1;
    constexpr uint32_t FPVH1_Msk = FPVH1::mask;

    /// Fault Protection Value for PWMH output on channel 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using FPVH2 = BitField<2, 1>;
    constexpr uint32_t FPVH2_Pos = 2;
    constexpr uint32_t FPVH2_Msk = FPVH2::mask;

    /// Fault Protection Value for PWMH output on channel 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using FPVH3 = BitField<3, 1>;
    constexpr uint32_t FPVH3_Pos = 3;
    constexpr uint32_t FPVH3_Msk = FPVH3::mask;

    /// Fault Protection Value for PWMH output on channel 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using FPVH4 = BitField<4, 1>;
    constexpr uint32_t FPVH4_Pos = 4;
    constexpr uint32_t FPVH4_Msk = FPVH4::mask;

    /// Fault Protection Value for PWMH output on channel 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using FPVH5 = BitField<5, 1>;
    constexpr uint32_t FPVH5_Pos = 5;
    constexpr uint32_t FPVH5_Msk = FPVH5::mask;

    /// Fault Protection Value for PWMH output on channel 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using FPVH6 = BitField<6, 1>;
    constexpr uint32_t FPVH6_Pos = 6;
    constexpr uint32_t FPVH6_Msk = FPVH6::mask;

    /// Fault Protection Value for PWMH output on channel 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using FPVH7 = BitField<7, 1>;
    constexpr uint32_t FPVH7_Pos = 7;
    constexpr uint32_t FPVH7_Msk = FPVH7::mask;

    /// Fault Protection Value for PWML output on channel 0
    /// Position: 16, Width: 1
    /// Access: read-write
    using FPVL0 = BitField<16, 1>;
    constexpr uint32_t FPVL0_Pos = 16;
    constexpr uint32_t FPVL0_Msk = FPVL0::mask;

    /// Fault Protection Value for PWML output on channel 1
    /// Position: 17, Width: 1
    /// Access: read-write
    using FPVL1 = BitField<17, 1>;
    constexpr uint32_t FPVL1_Pos = 17;
    constexpr uint32_t FPVL1_Msk = FPVL1::mask;

    /// Fault Protection Value for PWML output on channel 2
    /// Position: 18, Width: 1
    /// Access: read-write
    using FPVL2 = BitField<18, 1>;
    constexpr uint32_t FPVL2_Pos = 18;
    constexpr uint32_t FPVL2_Msk = FPVL2::mask;

    /// Fault Protection Value for PWML output on channel 3
    /// Position: 19, Width: 1
    /// Access: read-write
    using FPVL3 = BitField<19, 1>;
    constexpr uint32_t FPVL3_Pos = 19;
    constexpr uint32_t FPVL3_Msk = FPVL3::mask;

    /// Fault Protection Value for PWML output on channel 4
    /// Position: 20, Width: 1
    /// Access: read-write
    using FPVL4 = BitField<20, 1>;
    constexpr uint32_t FPVL4_Pos = 20;
    constexpr uint32_t FPVL4_Msk = FPVL4::mask;

    /// Fault Protection Value for PWML output on channel 5
    /// Position: 21, Width: 1
    /// Access: read-write
    using FPVL5 = BitField<21, 1>;
    constexpr uint32_t FPVL5_Pos = 21;
    constexpr uint32_t FPVL5_Msk = FPVL5::mask;

    /// Fault Protection Value for PWML output on channel 6
    /// Position: 22, Width: 1
    /// Access: read-write
    using FPVL6 = BitField<22, 1>;
    constexpr uint32_t FPVL6_Pos = 22;
    constexpr uint32_t FPVL6_Msk = FPVL6::mask;

    /// Fault Protection Value for PWML output on channel 7
    /// Position: 23, Width: 1
    /// Access: read-write
    using FPVL7 = BitField<23, 1>;
    constexpr uint32_t FPVL7_Pos = 23;
    constexpr uint32_t FPVL7_Msk = FPVL7::mask;

}  // namespace fpv

/// FPE1 - PWM Fault Protection Enable Register 1
namespace fpe1 {
    /// Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5)
    /// Position: 0, Width: 8
    /// Access: read-write
    using FPE0 = BitField<0, 8>;
    constexpr uint32_t FPE0_Pos = 0;
    constexpr uint32_t FPE0_Msk = FPE0::mask;

    /// Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5)
    /// Position: 8, Width: 8
    /// Access: read-write
    using FPE1 = BitField<8, 8>;
    constexpr uint32_t FPE1_Pos = 8;
    constexpr uint32_t FPE1_Msk = FPE1::mask;

    /// Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5)
    /// Position: 16, Width: 8
    /// Access: read-write
    using FPE2 = BitField<16, 8>;
    constexpr uint32_t FPE2_Pos = 16;
    constexpr uint32_t FPE2_Msk = FPE2::mask;

    /// Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5)
    /// Position: 24, Width: 8
    /// Access: read-write
    using FPE3 = BitField<24, 8>;
    constexpr uint32_t FPE3_Pos = 24;
    constexpr uint32_t FPE3_Msk = FPE3::mask;

}  // namespace fpe1

/// FPE2 - PWM Fault Protection Enable Register 2
namespace fpe2 {
    /// Fault Protection Enable for channel 4 (fault input bit varies from 0 to 5)
    /// Position: 0, Width: 8
    /// Access: read-write
    using FPE4 = BitField<0, 8>;
    constexpr uint32_t FPE4_Pos = 0;
    constexpr uint32_t FPE4_Msk = FPE4::mask;

    /// Fault Protection Enable for channel 5 (fault input bit varies from 0 to 5)
    /// Position: 8, Width: 8
    /// Access: read-write
    using FPE5 = BitField<8, 8>;
    constexpr uint32_t FPE5_Pos = 8;
    constexpr uint32_t FPE5_Msk = FPE5::mask;

    /// Fault Protection Enable for channel 6 (fault input bit varies from 0 to 5)
    /// Position: 16, Width: 8
    /// Access: read-write
    using FPE6 = BitField<16, 8>;
    constexpr uint32_t FPE6_Pos = 16;
    constexpr uint32_t FPE6_Msk = FPE6::mask;

    /// Fault Protection Enable for channel 7 (fault input bit varies from 0 to 5)
    /// Position: 24, Width: 8
    /// Access: read-write
    using FPE7 = BitField<24, 8>;
    constexpr uint32_t FPE7_Pos = 24;
    constexpr uint32_t FPE7_Msk = FPE7::mask;

}  // namespace fpe2

/// ELMR[2] - PWM Event Line 0 Mode Register
namespace elmr[2] {
    /// Comparison 0 Selection
    /// Position: 0, Width: 1
    /// Access: read-write
    using CSEL0 = BitField<0, 1>;
    constexpr uint32_t CSEL0_Pos = 0;
    constexpr uint32_t CSEL0_Msk = CSEL0::mask;

    /// Comparison 1 Selection
    /// Position: 1, Width: 1
    /// Access: read-write
    using CSEL1 = BitField<1, 1>;
    constexpr uint32_t CSEL1_Pos = 1;
    constexpr uint32_t CSEL1_Msk = CSEL1::mask;

    /// Comparison 2 Selection
    /// Position: 2, Width: 1
    /// Access: read-write
    using CSEL2 = BitField<2, 1>;
    constexpr uint32_t CSEL2_Pos = 2;
    constexpr uint32_t CSEL2_Msk = CSEL2::mask;

    /// Comparison 3 Selection
    /// Position: 3, Width: 1
    /// Access: read-write
    using CSEL3 = BitField<3, 1>;
    constexpr uint32_t CSEL3_Pos = 3;
    constexpr uint32_t CSEL3_Msk = CSEL3::mask;

    /// Comparison 4 Selection
    /// Position: 4, Width: 1
    /// Access: read-write
    using CSEL4 = BitField<4, 1>;
    constexpr uint32_t CSEL4_Pos = 4;
    constexpr uint32_t CSEL4_Msk = CSEL4::mask;

    /// Comparison 5 Selection
    /// Position: 5, Width: 1
    /// Access: read-write
    using CSEL5 = BitField<5, 1>;
    constexpr uint32_t CSEL5_Pos = 5;
    constexpr uint32_t CSEL5_Msk = CSEL5::mask;

    /// Comparison 6 Selection
    /// Position: 6, Width: 1
    /// Access: read-write
    using CSEL6 = BitField<6, 1>;
    constexpr uint32_t CSEL6_Pos = 6;
    constexpr uint32_t CSEL6_Msk = CSEL6::mask;

    /// Comparison 7 Selection
    /// Position: 7, Width: 1
    /// Access: read-write
    using CSEL7 = BitField<7, 1>;
    constexpr uint32_t CSEL7_Pos = 7;
    constexpr uint32_t CSEL7_Msk = CSEL7::mask;

}  // namespace elmr[2]

/// SMMR - PWM Stepper Motor Mode Register
namespace smmr {
    /// Gray Count ENable
    /// Position: 0, Width: 1
    /// Access: read-write
    using GCEN0 = BitField<0, 1>;
    constexpr uint32_t GCEN0_Pos = 0;
    constexpr uint32_t GCEN0_Msk = GCEN0::mask;

    /// Gray Count ENable
    /// Position: 1, Width: 1
    /// Access: read-write
    using GCEN1 = BitField<1, 1>;
    constexpr uint32_t GCEN1_Pos = 1;
    constexpr uint32_t GCEN1_Msk = GCEN1::mask;

    /// Gray Count ENable
    /// Position: 2, Width: 1
    /// Access: read-write
    using GCEN2 = BitField<2, 1>;
    constexpr uint32_t GCEN2_Pos = 2;
    constexpr uint32_t GCEN2_Msk = GCEN2::mask;

    /// Gray Count ENable
    /// Position: 3, Width: 1
    /// Access: read-write
    using GCEN3 = BitField<3, 1>;
    constexpr uint32_t GCEN3_Pos = 3;
    constexpr uint32_t GCEN3_Msk = GCEN3::mask;

    /// DOWN Count
    /// Position: 16, Width: 1
    /// Access: read-write
    using DOWN0 = BitField<16, 1>;
    constexpr uint32_t DOWN0_Pos = 16;
    constexpr uint32_t DOWN0_Msk = DOWN0::mask;

    /// DOWN Count
    /// Position: 17, Width: 1
    /// Access: read-write
    using DOWN1 = BitField<17, 1>;
    constexpr uint32_t DOWN1_Pos = 17;
    constexpr uint32_t DOWN1_Msk = DOWN1::mask;

    /// DOWN Count
    /// Position: 18, Width: 1
    /// Access: read-write
    using DOWN2 = BitField<18, 1>;
    constexpr uint32_t DOWN2_Pos = 18;
    constexpr uint32_t DOWN2_Msk = DOWN2::mask;

    /// DOWN Count
    /// Position: 19, Width: 1
    /// Access: read-write
    using DOWN3 = BitField<19, 1>;
    constexpr uint32_t DOWN3_Pos = 19;
    constexpr uint32_t DOWN3_Msk = DOWN3::mask;

}  // namespace smmr

/// WPCR - PWM Write Protect Control Register
namespace wpcr {
    /// Write Protect Command
    /// Position: 0, Width: 2
    /// Access: write-only
    using WPCMD = BitField<0, 2>;
    constexpr uint32_t WPCMD_Pos = 0;
    constexpr uint32_t WPCMD_Msk = WPCMD::mask;

    /// Write Protect Register Group 0
    /// Position: 2, Width: 1
    /// Access: write-only
    using WPRG0 = BitField<2, 1>;
    constexpr uint32_t WPRG0_Pos = 2;
    constexpr uint32_t WPRG0_Msk = WPRG0::mask;

    /// Write Protect Register Group 1
    /// Position: 3, Width: 1
    /// Access: write-only
    using WPRG1 = BitField<3, 1>;
    constexpr uint32_t WPRG1_Pos = 3;
    constexpr uint32_t WPRG1_Msk = WPRG1::mask;

    /// Write Protect Register Group 2
    /// Position: 4, Width: 1
    /// Access: write-only
    using WPRG2 = BitField<4, 1>;
    constexpr uint32_t WPRG2_Pos = 4;
    constexpr uint32_t WPRG2_Msk = WPRG2::mask;

    /// Write Protect Register Group 3
    /// Position: 5, Width: 1
    /// Access: write-only
    using WPRG3 = BitField<5, 1>;
    constexpr uint32_t WPRG3_Pos = 5;
    constexpr uint32_t WPRG3_Msk = WPRG3::mask;

    /// Write Protect Register Group 4
    /// Position: 6, Width: 1
    /// Access: write-only
    using WPRG4 = BitField<6, 1>;
    constexpr uint32_t WPRG4_Pos = 6;
    constexpr uint32_t WPRG4_Msk = WPRG4::mask;

    /// Write Protect Register Group 5
    /// Position: 7, Width: 1
    /// Access: write-only
    using WPRG5 = BitField<7, 1>;
    constexpr uint32_t WPRG5_Pos = 7;
    constexpr uint32_t WPRG5_Msk = WPRG5::mask;

    /// Write Protect Key
    /// Position: 8, Width: 24
    /// Access: write-only
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;

}  // namespace wpcr

/// WPSR - PWM Write Protect Status Register
namespace wpsr {
    /// Write Protect SW Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPSWS0 = BitField<0, 1>;
    constexpr uint32_t WPSWS0_Pos = 0;
    constexpr uint32_t WPSWS0_Msk = WPSWS0::mask;

    /// Write Protect SW Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using WPSWS1 = BitField<1, 1>;
    constexpr uint32_t WPSWS1_Pos = 1;
    constexpr uint32_t WPSWS1_Msk = WPSWS1::mask;

    /// Write Protect SW Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using WPSWS2 = BitField<2, 1>;
    constexpr uint32_t WPSWS2_Pos = 2;
    constexpr uint32_t WPSWS2_Msk = WPSWS2::mask;

    /// Write Protect SW Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using WPSWS3 = BitField<3, 1>;
    constexpr uint32_t WPSWS3_Pos = 3;
    constexpr uint32_t WPSWS3_Msk = WPSWS3::mask;

    /// Write Protect SW Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using WPSWS4 = BitField<4, 1>;
    constexpr uint32_t WPSWS4_Pos = 4;
    constexpr uint32_t WPSWS4_Msk = WPSWS4::mask;

    /// Write Protect SW Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using WPSWS5 = BitField<5, 1>;
    constexpr uint32_t WPSWS5_Pos = 5;
    constexpr uint32_t WPSWS5_Msk = WPSWS5::mask;

    /// Write Protect Violation Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using WPVS = BitField<7, 1>;
    constexpr uint32_t WPVS_Pos = 7;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect HW Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using WPHWS0 = BitField<8, 1>;
    constexpr uint32_t WPHWS0_Pos = 8;
    constexpr uint32_t WPHWS0_Msk = WPHWS0::mask;

    /// Write Protect HW Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using WPHWS1 = BitField<9, 1>;
    constexpr uint32_t WPHWS1_Pos = 9;
    constexpr uint32_t WPHWS1_Msk = WPHWS1::mask;

    /// Write Protect HW Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using WPHWS2 = BitField<10, 1>;
    constexpr uint32_t WPHWS2_Pos = 10;
    constexpr uint32_t WPHWS2_Msk = WPHWS2::mask;

    /// Write Protect HW Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using WPHWS3 = BitField<11, 1>;
    constexpr uint32_t WPHWS3_Pos = 11;
    constexpr uint32_t WPHWS3_Msk = WPHWS3::mask;

    /// Write Protect HW Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using WPHWS4 = BitField<12, 1>;
    constexpr uint32_t WPHWS4_Pos = 12;
    constexpr uint32_t WPHWS4_Msk = WPHWS4::mask;

    /// Write Protect HW Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using WPHWS5 = BitField<13, 1>;
    constexpr uint32_t WPHWS5_Pos = 13;
    constexpr uint32_t WPHWS5_Msk = WPHWS5::mask;

    /// Write Protect Violation Source
    /// Position: 16, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<16, 16>;
    constexpr uint32_t WPVSRC_Pos = 16;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// TPR - Transmit Pointer Register
namespace tpr {
    /// Transmit Counter Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXPTR = BitField<0, 32>;
    constexpr uint32_t TXPTR_Pos = 0;
    constexpr uint32_t TXPTR_Msk = TXPTR::mask;

}  // namespace tpr

/// TCR - Transmit Counter Register
namespace tcr {
    /// Transmit Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXCTR = BitField<0, 16>;
    constexpr uint32_t TXCTR_Pos = 0;
    constexpr uint32_t TXCTR_Msk = TXCTR::mask;

}  // namespace tcr

/// TNPR - Transmit Next Pointer Register
namespace tnpr {
    /// Transmit Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXNPTR = BitField<0, 32>;
    constexpr uint32_t TXNPTR_Pos = 0;
    constexpr uint32_t TXNPTR_Msk = TXNPTR::mask;

}  // namespace tnpr

/// TNCR - Transmit Next Counter Register
namespace tncr {
    /// Transmit Counter Next
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXNCTR = BitField<0, 16>;
    constexpr uint32_t TXNCTR_Pos = 0;
    constexpr uint32_t TXNCTR_Msk = TXNCTR::mask;

}  // namespace tncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

/// CMPV0 - PWM Comparison 0 Value Register
namespace cmpv0 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv0

/// CMPVUPD0 - PWM Comparison 0 Value Update Register
namespace cmpvupd0 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd0

/// CMPM0 - PWM Comparison 0 Mode Register
namespace cmpm0 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm0

/// CMPMUPD0 - PWM Comparison 0 Mode Update Register
namespace cmpmupd0 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd0

/// CMPV1 - PWM Comparison 1 Value Register
namespace cmpv1 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv1

/// CMPVUPD1 - PWM Comparison 1 Value Update Register
namespace cmpvupd1 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd1

/// CMPM1 - PWM Comparison 1 Mode Register
namespace cmpm1 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm1

/// CMPMUPD1 - PWM Comparison 1 Mode Update Register
namespace cmpmupd1 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd1

/// CMPV2 - PWM Comparison 2 Value Register
namespace cmpv2 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv2

/// CMPVUPD2 - PWM Comparison 2 Value Update Register
namespace cmpvupd2 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd2

/// CMPM2 - PWM Comparison 2 Mode Register
namespace cmpm2 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm2

/// CMPMUPD2 - PWM Comparison 2 Mode Update Register
namespace cmpmupd2 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd2

/// CMPV3 - PWM Comparison 3 Value Register
namespace cmpv3 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv3

/// CMPVUPD3 - PWM Comparison 3 Value Update Register
namespace cmpvupd3 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd3

/// CMPM3 - PWM Comparison 3 Mode Register
namespace cmpm3 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm3

/// CMPMUPD3 - PWM Comparison 3 Mode Update Register
namespace cmpmupd3 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd3

/// CMPV4 - PWM Comparison 4 Value Register
namespace cmpv4 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv4

/// CMPVUPD4 - PWM Comparison 4 Value Update Register
namespace cmpvupd4 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd4

/// CMPM4 - PWM Comparison 4 Mode Register
namespace cmpm4 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm4

/// CMPMUPD4 - PWM Comparison 4 Mode Update Register
namespace cmpmupd4 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd4

/// CMPV5 - PWM Comparison 5 Value Register
namespace cmpv5 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv5

/// CMPVUPD5 - PWM Comparison 5 Value Update Register
namespace cmpvupd5 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd5

/// CMPM5 - PWM Comparison 5 Mode Register
namespace cmpm5 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm5

/// CMPMUPD5 - PWM Comparison 5 Mode Update Register
namespace cmpmupd5 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd5

/// CMPV6 - PWM Comparison 6 Value Register
namespace cmpv6 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv6

/// CMPVUPD6 - PWM Comparison 6 Value Update Register
namespace cmpvupd6 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd6

/// CMPM6 - PWM Comparison 6 Mode Register
namespace cmpm6 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm6

/// CMPMUPD6 - PWM Comparison 6 Mode Update Register
namespace cmpmupd6 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd6

/// CMPV7 - PWM Comparison 7 Value Register
namespace cmpv7 {
    /// Comparison x Value
    /// Position: 0, Width: 24
    /// Access: read-write
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;

}  // namespace cmpv7

/// CMPVUPD7 - PWM Comparison 7 Value Update Register
namespace cmpvupd7 {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    /// Access: write-only
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd7

/// CMPM7 - PWM Comparison 7 Mode Register
namespace cmpm7 {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    /// Access: read-write
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    /// Access: read-write
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    /// Access: read-write
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    /// Access: read-write
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    /// Access: read-write
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm7

/// CMPMUPD7 - PWM Comparison 7 Mode Update Register
namespace cmpmupd7 {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    /// Access: write-only
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    /// Access: write-only
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    /// Access: write-only
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    /// Access: write-only
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd7

/// CMR0 - PWM Channel Mode Register (ch_num = 0)
namespace cmr0 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr0

/// CDTY0 - PWM Channel Duty Cycle Register (ch_num = 0)
namespace cdty0 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty0

/// CDTYUPD0 - PWM Channel Duty Cycle Update Register (ch_num = 0)
namespace cdtyupd0 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd0

/// CPRD0 - PWM Channel Period Register (ch_num = 0)
namespace cprd0 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd0

/// CPRDUPD0 - PWM Channel Period Update Register (ch_num = 0)
namespace cprdupd0 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd0

/// CCNT0 - PWM Channel Counter Register (ch_num = 0)
namespace ccnt0 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt0

/// DT0 - PWM Channel Dead Time Register (ch_num = 0)
namespace dt0 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt0

/// DTUPD0 - PWM Channel Dead Time Update Register (ch_num = 0)
namespace dtupd0 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd0

/// CMR1 - PWM Channel Mode Register (ch_num = 1)
namespace cmr1 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr1

/// CDTY1 - PWM Channel Duty Cycle Register (ch_num = 1)
namespace cdty1 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty1

/// CDTYUPD1 - PWM Channel Duty Cycle Update Register (ch_num = 1)
namespace cdtyupd1 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd1

/// CPRD1 - PWM Channel Period Register (ch_num = 1)
namespace cprd1 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd1

/// CPRDUPD1 - PWM Channel Period Update Register (ch_num = 1)
namespace cprdupd1 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd1

/// CCNT1 - PWM Channel Counter Register (ch_num = 1)
namespace ccnt1 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt1

/// DT1 - PWM Channel Dead Time Register (ch_num = 1)
namespace dt1 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt1

/// DTUPD1 - PWM Channel Dead Time Update Register (ch_num = 1)
namespace dtupd1 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd1

/// CMR2 - PWM Channel Mode Register (ch_num = 2)
namespace cmr2 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr2

/// CDTY2 - PWM Channel Duty Cycle Register (ch_num = 2)
namespace cdty2 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty2

/// CDTYUPD2 - PWM Channel Duty Cycle Update Register (ch_num = 2)
namespace cdtyupd2 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd2

/// CPRD2 - PWM Channel Period Register (ch_num = 2)
namespace cprd2 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd2

/// CPRDUPD2 - PWM Channel Period Update Register (ch_num = 2)
namespace cprdupd2 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd2

/// CCNT2 - PWM Channel Counter Register (ch_num = 2)
namespace ccnt2 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt2

/// DT2 - PWM Channel Dead Time Register (ch_num = 2)
namespace dt2 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt2

/// DTUPD2 - PWM Channel Dead Time Update Register (ch_num = 2)
namespace dtupd2 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd2

/// CMR3 - PWM Channel Mode Register (ch_num = 3)
namespace cmr3 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr3

/// CDTY3 - PWM Channel Duty Cycle Register (ch_num = 3)
namespace cdty3 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty3

/// CDTYUPD3 - PWM Channel Duty Cycle Update Register (ch_num = 3)
namespace cdtyupd3 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd3

/// CPRD3 - PWM Channel Period Register (ch_num = 3)
namespace cprd3 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd3

/// CPRDUPD3 - PWM Channel Period Update Register (ch_num = 3)
namespace cprdupd3 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd3

/// CCNT3 - PWM Channel Counter Register (ch_num = 3)
namespace ccnt3 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt3

/// DT3 - PWM Channel Dead Time Register (ch_num = 3)
namespace dt3 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt3

/// DTUPD3 - PWM Channel Dead Time Update Register (ch_num = 3)
namespace dtupd3 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd3

/// CMR4 - PWM Channel Mode Register (ch_num = 4)
namespace cmr4 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr4

/// CDTY4 - PWM Channel Duty Cycle Register (ch_num = 4)
namespace cdty4 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty4

/// CDTYUPD4 - PWM Channel Duty Cycle Update Register (ch_num = 4)
namespace cdtyupd4 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd4

/// CPRD4 - PWM Channel Period Register (ch_num = 4)
namespace cprd4 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd4

/// CPRDUPD4 - PWM Channel Period Update Register (ch_num = 4)
namespace cprdupd4 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd4

/// CCNT4 - PWM Channel Counter Register (ch_num = 4)
namespace ccnt4 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt4

/// DT4 - PWM Channel Dead Time Register (ch_num = 4)
namespace dt4 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt4

/// DTUPD4 - PWM Channel Dead Time Update Register (ch_num = 4)
namespace dtupd4 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd4

/// CMR5 - PWM Channel Mode Register (ch_num = 5)
namespace cmr5 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr5

/// CDTY5 - PWM Channel Duty Cycle Register (ch_num = 5)
namespace cdty5 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty5

/// CDTYUPD5 - PWM Channel Duty Cycle Update Register (ch_num = 5)
namespace cdtyupd5 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd5

/// CPRD5 - PWM Channel Period Register (ch_num = 5)
namespace cprd5 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd5

/// CPRDUPD5 - PWM Channel Period Update Register (ch_num = 5)
namespace cprdupd5 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd5

/// CCNT5 - PWM Channel Counter Register (ch_num = 5)
namespace ccnt5 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt5

/// DT5 - PWM Channel Dead Time Register (ch_num = 5)
namespace dt5 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt5

/// DTUPD5 - PWM Channel Dead Time Update Register (ch_num = 5)
namespace dtupd5 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd5

/// CMR6 - PWM Channel Mode Register (ch_num = 6)
namespace cmr6 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr6

/// CDTY6 - PWM Channel Duty Cycle Register (ch_num = 6)
namespace cdty6 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty6

/// CDTYUPD6 - PWM Channel Duty Cycle Update Register (ch_num = 6)
namespace cdtyupd6 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd6

/// CPRD6 - PWM Channel Period Register (ch_num = 6)
namespace cprd6 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd6

/// CPRDUPD6 - PWM Channel Period Update Register (ch_num = 6)
namespace cprdupd6 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd6

/// CCNT6 - PWM Channel Counter Register (ch_num = 6)
namespace ccnt6 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt6

/// DT6 - PWM Channel Dead Time Register (ch_num = 6)
namespace dt6 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt6

/// DTUPD6 - PWM Channel Dead Time Update Register (ch_num = 6)
namespace dtupd6 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd6

/// CMR7 - PWM Channel Mode Register (ch_num = 7)
namespace cmr7 {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    /// Access: read-write
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    /// Access: read-write
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;

    /// Channel Polarity
    /// Position: 9, Width: 1
    /// Access: read-write
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Counter Event Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    /// Access: read-write
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    /// Access: read-write
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

}  // namespace cmr7

/// CDTY7 - PWM Channel Duty Cycle Register (ch_num = 7)
namespace cdty7 {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    /// Access: read-write
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty7

/// CDTYUPD7 - PWM Channel Duty Cycle Update Register (ch_num = 7)
namespace cdtyupd7 {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd7

/// CPRD7 - PWM Channel Period Register (ch_num = 7)
namespace cprd7 {
    /// Channel Period
    /// Position: 0, Width: 24
    /// Access: read-write
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd7

/// CPRDUPD7 - PWM Channel Period Update Register (ch_num = 7)
namespace cprdupd7 {
    /// Channel Period Update
    /// Position: 0, Width: 24
    /// Access: write-only
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd7

/// CCNT7 - PWM Channel Counter Register (ch_num = 7)
namespace ccnt7 {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    /// Access: read-only
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt7

/// DT7 - PWM Channel Dead Time Register (ch_num = 7)
namespace dt7 {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: read-write
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt7

/// DTUPD7 - PWM Channel Dead Time Update Register (ch_num = 7)
namespace dtupd7 {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    /// Access: write-only
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    /// Access: write-only
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd7

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::pwm
