// Seed: 1259561227
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input uwire id_12
);
  assign id_3 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_17,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    output uwire id_12,
    input tri id_13,
    output wand id_14,
    output wire id_15
);
  logic id_18;
  ;
  always @(posedge 1) id_18 <= #1  (id_3);
  module_0 modCall_1 (
      id_7,
      id_2,
      id_0,
      id_4,
      id_2,
      id_12,
      id_4,
      id_14,
      id_11,
      id_10,
      id_5,
      id_5,
      id_8
  );
endmodule
