#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f8a71f0e8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8a71f0ebb0 .scope module, "spi_rx_tb" "spi_rx_tb" 3 5;
 .timescale -9 -12;
P_0x7f8a71f0dec0 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
v0x7f8a71f22540_0 .var "clk_in", 0 0;
v0x7f8a71f225e0_0 .net "data_clk_out", 0 0, v0x7f8a71f21480_0;  1 drivers
v0x7f8a71f22680_0 .var "data_in", 15 0;
v0x7f8a71f22730_0 .net "data_out", 0 0, v0x7f8a71f21660_0;  1 drivers
v0x7f8a71f22800_0 .net "new_data_out", 0 0, v0x7f8a71f221c0_0;  1 drivers
v0x7f8a71f228d0_0 .var "rst_in", 0 0;
v0x7f8a71f22960_0 .net "rx_out", 15 0, v0x7f8a71f220a0_0;  1 drivers
v0x7f8a71f229f0_0 .net "s_data_clk_out", 0 0, L_0x7f8a71f22ea0;  1 drivers
v0x7f8a71f22ac0_0 .net "s_data_out", 0 0, L_0x7f8a71f22e00;  1 drivers
v0x7f8a71f22bd0_0 .net "s_sel_out", 0 0, L_0x7f8a71f22f40;  1 drivers
v0x7f8a71f22ca0_0 .net "sel_out", 0 0, v0x7f8a71f21780_0;  1 drivers
v0x7f8a71f22d70_0 .var "trigger_in", 0 0;
S_0x7f8a71f0eda0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 84, 3 84 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
v0x7f8a71f0ef10_0 .var/2s "i", 31 0;
S_0x7f8a71f1ee70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 93, 3 93 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
v0x7f8a71f1f040_0 .var/2s "i", 31 0;
S_0x7f8a71f1f0d0 .scope module, "s1" "synchronizer" 3 37, 4 11 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "us_in";
    .port_info 3 /OUTPUT 1 "s_out";
P_0x7f8a71f1f2b0 .param/l "SYNC_DEPTH" 0 4 11, +C4<00000000000000000000000000000010>;
v0x7f8a71f1f730_0 .net "clk_in", 0 0, v0x7f8a71f22540_0;  1 drivers
v0x7f8a71f1f7e0_0 .net "rst_in", 0 0, v0x7f8a71f228d0_0;  1 drivers
v0x7f8a71f1f880_0 .net "s_out", 0 0, L_0x7f8a71f22e00;  alias, 1 drivers
v0x7f8a71f1f910_0 .var "sync", 1 0;
v0x7f8a71f1f9a0_0 .net "us_in", 0 0, v0x7f8a71f21660_0;  alias, 1 drivers
E_0x7f8a71f1f450 .event posedge, v0x7f8a71f1f730_0;
L_0x7f8a71f22e00 .part v0x7f8a71f1f910_0, 0, 1;
S_0x7f8a71f1f4a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 24, 4 24 0, S_0x7f8a71f1f0d0;
 .timescale -9 -12;
v0x7f8a71f1f670_0 .var/2s "i", 31 0;
S_0x7f8a71f1fa80 .scope module, "s2" "synchronizer" 3 42, 4 11 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "us_in";
    .port_info 3 /OUTPUT 1 "s_out";
P_0x7f8a71f1fc40 .param/l "SYNC_DEPTH" 0 4 11, +C4<00000000000000000000000000000010>;
v0x7f8a71f20050_0 .net "clk_in", 0 0, v0x7f8a71f22540_0;  alias, 1 drivers
v0x7f8a71f20110_0 .net "rst_in", 0 0, v0x7f8a71f228d0_0;  alias, 1 drivers
v0x7f8a71f201a0_0 .net "s_out", 0 0, L_0x7f8a71f22ea0;  alias, 1 drivers
v0x7f8a71f20230_0 .var "sync", 1 0;
v0x7f8a71f202c0_0 .net "us_in", 0 0, v0x7f8a71f21480_0;  alias, 1 drivers
L_0x7f8a71f22ea0 .part v0x7f8a71f20230_0, 0, 1;
S_0x7f8a71f1fdc0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 24, 4 24 0, S_0x7f8a71f1fa80;
 .timescale -9 -12;
v0x7f8a71f1ff90_0 .var/2s "i", 31 0;
S_0x7f8a71f203a0 .scope module, "s3" "synchronizer" 3 47, 4 11 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "us_in";
    .port_info 3 /OUTPUT 1 "s_out";
P_0x7f8a71f205a0 .param/l "SYNC_DEPTH" 0 4 11, +C4<00000000000000000000000000000010>;
v0x7f8a71f20990_0 .net "clk_in", 0 0, v0x7f8a71f22540_0;  alias, 1 drivers
v0x7f8a71f20a70_0 .net "rst_in", 0 0, v0x7f8a71f228d0_0;  alias, 1 drivers
v0x7f8a71f20b00_0 .net "s_out", 0 0, L_0x7f8a71f22f40;  alias, 1 drivers
v0x7f8a71f20b90_0 .var "sync", 1 0;
v0x7f8a71f20c20_0 .net "us_in", 0 0, v0x7f8a71f21780_0;  alias, 1 drivers
L_0x7f8a71f22f40 .part v0x7f8a71f20b90_0, 0, 1;
S_0x7f8a71f20700 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 24, 4 24 0, S_0x7f8a71f203a0;
 .timescale -9 -12;
v0x7f8a71f208d0_0 .var/2s "i", 31 0;
S_0x7f8a71f20d00 .scope module, "uut" "spi_tx" 3 27, 5 3 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 1 "data_clk_out";
    .port_info 6 /OUTPUT 1 "sel_out";
P_0x7f8a71f20ec0 .param/l "DATA_PERIOD" 0 5 5, +C4<00000000000000000000000000010100>;
P_0x7f8a71f20f00 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x7f8a71f20f40 .param/l "bit_counter_size" 1 5 17, +C4<00000000000000000000000000000100>;
P_0x7f8a71f20f80 .param/l "clock_counter_size" 1 5 15, +C4<00000000000000000000000000000101>;
v0x7f8a71f21290_0 .var "bit_counter", 4 0;
v0x7f8a71f21350_0 .net "clk_in", 0 0, v0x7f8a71f22540_0;  alias, 1 drivers
v0x7f8a71f213f0_0 .var "clock_counter", 5 0;
v0x7f8a71f21480_0 .var "data_clk_out", 0 0;
v0x7f8a71f21510_0 .net "data_in", 15 0, v0x7f8a71f22680_0;  1 drivers
v0x7f8a71f215b0_0 .var "data_in_temp", 15 0;
v0x7f8a71f21660_0 .var "data_out", 0 0;
v0x7f8a71f216f0_0 .net "rst_in", 0 0, v0x7f8a71f228d0_0;  alias, 1 drivers
v0x7f8a71f21780_0 .var "sel_out", 0 0;
v0x7f8a71f218b0_0 .net "trigger_in", 0 0, v0x7f8a71f22d70_0;  1 drivers
S_0x7f8a71f219a0 .scope module, "uut2" "spi_rx" 3 53, 6 3 0, S_0x7f8a71f0ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "data_clk_in";
    .port_info 4 /INPUT 1 "sel_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "new_data_out";
P_0x7f8a71f211a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x7f8a71f21d30_0 .var "bit_counter1", 4 0;
v0x7f8a71f21df0_0 .net "clk_in", 0 0, v0x7f8a71f22540_0;  alias, 1 drivers
v0x7f8a71f21e90_0 .var "clock_on", 0 0;
v0x7f8a71f21f40_0 .net "data_clk_in", 0 0, L_0x7f8a71f22ea0;  alias, 1 drivers
v0x7f8a71f21fd0_0 .net "data_in", 0 0, L_0x7f8a71f22e00;  alias, 1 drivers
v0x7f8a71f220a0_0 .var "data_out", 15 0;
v0x7f8a71f22130_0 .var "finish", 0 0;
v0x7f8a71f221c0_0 .var "new_data_out", 0 0;
v0x7f8a71f22250_0 .var "on", 0 0;
v0x7f8a71f22360_0 .net "rst_in", 0 0, v0x7f8a71f228d0_0;  alias, 1 drivers
v0x7f8a71f22470_0 .net "sel_in", 0 0, L_0x7f8a71f22f40;  alias, 1 drivers
    .scope S_0x7f8a71f20d00;
T_0 ;
    %wait E_0x7f8a71f1f450;
    %load/vec4 v0x7f8a71f216f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f21480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a71f21290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8a71f213f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f21780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8a71f218b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f21780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f21480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a71f21290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8a71f213f0_0, 0;
    %load/vec4 v0x7f8a71f21510_0;
    %assign/vec4 v0x7f8a71f215b0_0, 0;
    %load/vec4 v0x7f8a71f215b0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7f8a71f21290_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x7f8a71f21660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8a71f21290_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f21780_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f8a71f213f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f8a71f21480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7f8a71f21290_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8a71f21290_0, 0;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8a71f213f0_0, 0;
    %load/vec4 v0x7f8a71f21480_0;
    %inv;
    %assign/vec4 v0x7f8a71f21480_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f8a71f213f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f8a71f213f0_0, 0;
T_0.7 ;
    %load/vec4 v0x7f8a71f215b0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7f8a71f21290_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x7f8a71f21660_0, 0, 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8a71f1f0d0;
T_1 ;
    %wait E_0x7f8a71f1f450;
    %load/vec4 v0x7f8a71f1f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8a71f1f9a0_0;
    %replicate 2;
    %assign/vec4 v0x7f8a71f1f910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8a71f1f9a0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8a71f1f910_0, 4, 5;
    %fork t_1, S_0x7f8a71f1f4a0;
    %jmp t_0;
    .scope S_0x7f8a71f1f4a0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8a71f1f670_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7f8a71f1f670_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7f8a71f1f910_0;
    %load/vec4 v0x7f8a71f1f670_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f8a71f1f670_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x7f8a71f1f910_0, 4, 5;
    %load/vec4 v0x7f8a71f1f670_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8a71f1f670_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x7f8a71f1f0d0;
t_0 %join;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8a71f1fa80;
T_2 ;
    %wait E_0x7f8a71f1f450;
    %load/vec4 v0x7f8a71f20110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f8a71f202c0_0;
    %replicate 2;
    %assign/vec4 v0x7f8a71f20230_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8a71f202c0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8a71f20230_0, 4, 5;
    %fork t_3, S_0x7f8a71f1fdc0;
    %jmp t_2;
    .scope S_0x7f8a71f1fdc0;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8a71f1ff90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7f8a71f1ff90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x7f8a71f20230_0;
    %load/vec4 v0x7f8a71f1ff90_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f8a71f1ff90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x7f8a71f20230_0, 4, 5;
    %load/vec4 v0x7f8a71f1ff90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8a71f1ff90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7f8a71f1fa80;
t_2 %join;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8a71f203a0;
T_3 ;
    %wait E_0x7f8a71f1f450;
    %load/vec4 v0x7f8a71f20a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8a71f20c20_0;
    %replicate 2;
    %assign/vec4 v0x7f8a71f20b90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8a71f20c20_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8a71f20b90_0, 4, 5;
    %fork t_5, S_0x7f8a71f20700;
    %jmp t_4;
    .scope S_0x7f8a71f20700;
t_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8a71f208d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7f8a71f208d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x7f8a71f20b90_0;
    %load/vec4 v0x7f8a71f208d0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f8a71f208d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x7f8a71f20b90_0, 4, 5;
    %load/vec4 v0x7f8a71f208d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8a71f208d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7f8a71f203a0;
t_4 %join;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8a71f219a0;
T_4 ;
    %wait E_0x7f8a71f1f450;
    %load/vec4 v0x7f8a71f22360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f22130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a71f21d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f21e90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8a71f221c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f221c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f8a71f22470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x7f8a71f22130_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7f8a71f22250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f22130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a71f21d30_0, 0;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f22250_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f8a71f22470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x7f8a71f22130_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f22250_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x7f8a71f22470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f22250_0, 0;
    %load/vec4 v0x7f8a71f21d30_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f221c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f22130_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a71f22130_0, 0;
T_4.15 ;
    %load/vec4 v0x7f8a71f21f40_0;
    %assign/vec4 v0x7f8a71f21e90_0, 0;
    %load/vec4 v0x7f8a71f21e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0x7f8a71f21f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x7f8a71f21fd0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7f8a71f21d30_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7f8a71f220a0_0, 4, 5;
    %load/vec4 v0x7f8a71f21d30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8a71f21d30_0, 0;
T_4.16 ;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7f8a71f22470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a71f22250_0, 0;
T_4.19 ;
T_4.13 ;
T_4.10 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8a71f0ebb0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x7f8a71f22540_0;
    %nor/r;
    %store/vec4 v0x7f8a71f22540_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8a71f0ebb0;
T_6 ;
    %vpi_call/w 3 67 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8a71f0ebb0 {0 0 0};
    %vpi_call/w 3 69 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f22540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f228d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f22d70_0, 0, 1;
    %pushi/vec4 48865, 0, 16;
    %store/vec4 v0x7f8a71f22680_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a71f228d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f228d0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a71f22d70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f22d70_0, 0, 1;
    %vpi_call/w 3 82 "$display", "data_in = %16b ", v0x7f8a71f22680_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "trig data clk" {0 0 0};
    %fork t_7, S_0x7f8a71f0eda0;
    %jmp t_6;
    .scope S_0x7f8a71f0eda0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a71f0ef10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7f8a71f0ef10_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call/w 3 85 "$display", "%b   %b    %b", v0x7f8a71f22d70_0, v0x7f8a71f22730_0, v0x7f8a71f225e0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x7f8a71f0ef10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8a71f0ef10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x7f8a71f0ebb0;
t_6 %join;
    %pushi/vec4 65261, 0, 16;
    %store/vec4 v0x7f8a71f22680_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a71f22d70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a71f22d70_0, 0, 1;
    %vpi_call/w 3 92 "$display", "trig data clk" {0 0 0};
    %fork t_9, S_0x7f8a71f1ee70;
    %jmp t_8;
    .scope S_0x7f8a71f1ee70;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a71f1f040_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7f8a71f1f040_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call/w 3 94 "$display", "%b   %b    %b", v0x7f8a71f22d70_0, v0x7f8a71f22730_0, v0x7f8a71f225e0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x7f8a71f1f040_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8a71f1f040_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x7f8a71f0ebb0;
t_8 %join;
    %vpi_call/w 3 97 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/spi_rx_tb1.sv";
    "hdl/synchronizer.sv";
    "hdl/spi_tx.sv";
    "hdl/spi_rx.sv";
