#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025f41489160 .scope module, "MemoryTestbench" "MemoryTestbench" 2 2;
 .timescale 0 0;
v0000025f414979e0_0 .var "address", 31 0;
v0000025f41462d20_0 .net "busy_wait", 0 0, L_0000025f4149a440;  1 drivers
v0000025f41462dc0_0 .var "clk", 0 0;
v0000025f41492dd0_0 .var "data_in", 31 0;
v0000025f41492d30_0 .net "data_out", 31 0, L_0000025f4149a830;  1 drivers
v0000025f41492a10_0 .var "read_enable", 0 0;
v0000025f41492150_0 .var "reset", 0 0;
v0000025f41492470_0 .var "write_enable", 0 0;
S_0000025f41489740 .scope module, "uut" "Memory" 2 15, 3 1 0, S_0000025f41489160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "busy_wait";
L_0000025f4149a830 .functor BUFZ 32, v0000025f41497760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025f4149a440 .functor BUFZ 1, v0000025f41489390_0, C4<0>, C4<0>, C4<0>;
v0000025f41489a60_0 .net "address", 31 0, v0000025f414979e0_0;  1 drivers
v0000025f414892f0_0 .net "busy_wait", 0 0, L_0000025f4149a440;  alias, 1 drivers
v0000025f41489390_0 .var "busy_wait_internal", 0 0;
v0000025f4155bc40_0 .net "clk", 0 0, v0000025f41462dc0_0;  1 drivers
v0000025f4155bce0_0 .net "data_in", 31 0, v0000025f41492dd0_0;  1 drivers
v0000025f41497620_0 .net "data_out", 31 0, L_0000025f4149a830;  alias, 1 drivers
v0000025f414976c0 .array "memory", 1024 0, 31 0;
v0000025f41497760_0 .var "read_data", 31 0;
v0000025f41497800_0 .net "read_enable", 0 0, v0000025f41492a10_0;  1 drivers
v0000025f414978a0_0 .net "reset", 0 0, v0000025f41492150_0;  1 drivers
v0000025f41497940_0 .net "write_enable", 0 0, v0000025f41492470_0;  1 drivers
E_0000025f41487ec0 .event posedge, v0000025f414978a0_0, v0000025f4155bc40_0;
S_0000025f414898d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 23, 3 23 0, S_0000025f41489740;
 .timescale 0 0;
v0000025f41463380_0 .var/i "i", 31 0;
    .scope S_0000025f41489740;
T_0 ;
    %wait E_0000025f41487ec0;
    %load/vec4 v0000025f414978a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0000025f414898d0;
    %jmp t_0;
    .scope S_0000025f414898d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f41463380_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000025f41463380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000025f41463380_0;
    %store/vec4a v0000025f414976c0, 4, 0;
    %load/vec4 v0000025f41463380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f41463380_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0000025f41489740;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025f41497800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41489390_0, 0, 1;
    %load/vec4 v0000025f41489a60_0;
    %parti/s 31, 1, 2;
    %ix/vec4 4;
    %load/vec4a v0000025f414976c0, 4;
    %store/vec4 v0000025f41497760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41489390_0, 0, 1;
T_0.4 ;
    %load/vec4 v0000025f41497940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41489390_0, 0, 1;
    %load/vec4 v0000025f4155bce0_0;
    %load/vec4 v0000025f41489a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000025f414976c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41489390_0, 0, 1;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025f41489160;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000025f41462dc0_0;
    %inv;
    %store/vec4 v0000025f41462dc0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025f41489160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41462dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41492150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f414979e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f41492dd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492470_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492150_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000025f414979e0_0, 0, 32;
    %pushi/vec4 2882396451, 0, 32;
    %store/vec4 v0000025f41492dd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41492470_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492470_0, 0, 1;
    %vpi_call 2 51 "$display", "Write: memory[%0d] = %h", v0000025f414979e0_0, v0000025f41492dd0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000025f414979e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41492a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492a10_0, 0, 1;
    %vpi_call 2 59 "$display", "Read data from memory[%0d]: %h", v0000025f414979e0_0, v0000025f41492d30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41492150_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492150_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000025f414979e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f41492a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f41492a10_0, 0, 1;
    %vpi_call 2 70 "$display", "Memory content after reset: memory[%0d] = %h", v0000025f414979e0_0, v0000025f41492d30_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_mem.v";
    "././mem.v";
