{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port pl_ref_clk_n -pg 1 -y 580 -defaultsOSRD
preplace port axi_ref_clk -pg 1 -y 330 -defaultsOSRD
preplace port pl_ref_clk_p -pg 1 -y 600 -defaultsOSRD
preplace port test_reg_axi -pg 1 -y 460 -defaultsOSRD
preplace port led_8bits -pg 1 -y 200 -defaultsOSRD
preplace portBus axi_rst_n -pg 1 -y 310 -defaultsOSRD
preplace inst axi_hpm0_reg -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst axi_hpm0_addr -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst zynqmp_ps -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst axi_gpio_leds -pg 1 -lvl 3 -y 200 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 3 -y 70 -defaultsOSRD
preplace inst pl_clk_gen -pg 1 -lvl 3 -y 600 -defaultsOSRD
preplace inst axi_bram -pg 1 -lvl 4 -y 70 -defaultsOSRD
preplace inst ps_sys_rst -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace netloc axi_hpm0_addr_M02_AXI 1 1 2 900 330 1200
preplace netloc axi_register_slice_0_M_AXI 1 2 3 1230J 510 1640J 460 NJ
preplace netloc clk_in1_n_1 1 0 3 NJ 580 NJ 580 1200J
preplace netloc axi_hpm0_addr_M01_AXI 1 2 1 1220
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 NJ
preplace netloc zynqmp_ps_M_AXI_HPM0_LPD 1 1 1 860
preplace netloc zynqmp_ps_pl_resetn0 1 1 2 880 10 1210
preplace netloc pl_clk_gen_locked 1 2 2 1240 520 1610
preplace netloc ps_sys_rst_peripheral_aresetn 1 1 4 890 0 1230 270 1620 310 NJ
preplace netloc pl_clk_gen_clk_out1 1 0 5 20 10 870 -10 1240 330 1630 330 NJ
preplace netloc axi_gpio_leds_GPIO 1 3 2 NJ 200 NJ
preplace netloc axi_hpm0_addr_M00_AXI 1 2 1 1220
preplace netloc ps_sys_rst_interconnect_aresetn 1 1 3 900 -30 NJ -30 1610
preplace netloc clk_in1_p_1 1 0 3 NJ 600 NJ 600 1200J
levelinfo -pg 1 0 550 1060 1430 1750 1890 -top -210 -bot 1390
",
}
{
   da_board_cnt: "1",
   da_zynq_ultra_ps_e_cnt: "1",
}
