

================================================================
== Vitis HLS Report for 'inner_layer_2_Pipeline_WEIGHTS_LOOP_2'
================================================================
* Date:           Tue Nov 26 16:00:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_2  |        0|   262140|         5|          4|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    229|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     186|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     186|    319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11312|    8|     1|        90496|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11312|    8|     1|        90496|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_177_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln115_1_fu_213_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln115_fu_199_p2    |         +|   0|  0|  24|          17|          17|
    |sub_ln112_fu_167_p2    |         -|   0|  0|  15|           8|           8|
    |and_ln115_1_fu_245_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln115_fu_233_p2    |       and|   0|  0|   2|           1|           1|
    |ap_condition_339       |       and|   0|  0|   2|           1|           1|
    |ap_condition_345       |       and|   0|  0|   2|           1|           1|
    |icmp_ln110_fu_152_p2   |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_161_p2    |       xor|   0|  0|   9|           8|           9|
    |xor_ln115_1_fu_239_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_2_fu_251_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln115_fu_227_p2    |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 229|         185|         126|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_d0          |  20|          4|   16|         64|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |weight_index_fu_60           |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  90|         19|   85|        205|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_285  |   8|   0|    8|          0|
    |add_ln115_1_reg_308            |  16|   0|   16|          0|
    |and_ln115_1_reg_317            |   1|   0|    1|          0|
    |and_ln115_reg_313              |   1|   0|    1|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln110_reg_290             |   1|   0|    1|          0|
    |neuron_state_reg_299           |   1|   0|    1|          0|
    |weight_index_3_reg_279         |  64|   0|   64|          0|
    |weight_index_fu_60             |  64|   0|   64|          0|
    |xor_ln115_2_reg_321            |   1|   0|    1|          0|
    |zext_ln105_cast_cast_reg_274   |   8|   0|   64|         56|
    |zext_ln110_1_cast_reg_269      |  14|   0|   64|         50|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 186|   0|  292|        106|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|zext_ln110                 |   in|   14|     ap_none|                             zext_ln110|        scalar|
|zext_ln105                 |   in|    7|     ap_none|                             zext_ln105|        scalar|
|zext_ln110_1               |   in|   14|     ap_none|                           zext_ln110_1|        scalar|
|trunc_ln                   |   in|    8|     ap_none|                               trunc_ln|        scalar|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 8 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln110_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln110_1"   --->   Operation 10 'read' 'zext_ln110_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln105_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln105"   --->   Operation 11 'read' 'zext_ln105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln110"   --->   Operation 12 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln110_1_cast = zext i14 %zext_ln110_1_read"   --->   Operation 13 'zext' 'zext_ln110_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln105_cast = sext i7 %zext_ln105_read"   --->   Operation 14 'sext' 'zext_ln105_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln105_cast_cast = zext i8 %zext_ln105_cast"   --->   Operation 15 'zext' 'zext_ln105_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln110_cast = zext i14 %zext_ln110_read"   --->   Operation 16 'zext' 'zext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln110_cast, i64 %weight_index"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%weight_index_3 = load i64 %weight_index" [src/RNI.cpp:112]   --->   Operation 19 'load' 'weight_index_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln105_cast_cast" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 20 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%icmp_ln110 = icmp_ult  i64 %weight_index_3, i64 %zext_ln110_1_cast" [src/RNI.cpp:110]   --->   Operation 22 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc36.loopexit.exitStub, void %for.body18.split" [src/RNI.cpp:110]   --->   Operation 23 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln112)   --->   "%trunc_ln112 = trunc i64 %weight_index_3" [src/RNI.cpp:112]   --->   Operation 24 'trunc' 'trunc_ln112' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln112)   --->   "%xor_ln112 = xor i8 %trunc_ln112, i8 128" [src/RNI.cpp:112]   --->   Operation 25 'xor' 'xor_ln112' <Predicate = (icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln112 = sub i8 %xor_ln112, i8 %trunc_ln_read" [src/RNI.cpp:112]   --->   Operation 26 'sub' 'sub_ln112' <Predicate = (icmp_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %sub_ln112" [src/RNI.cpp:112]   --->   Operation 27 'zext' 'zext_ln112' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln112" [src/RNI.cpp:112]   --->   Operation 28 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:112]   --->   Operation 29 'load' 'neuron_state' <Predicate = (icmp_ln110)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:110]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/RNI.cpp:110]   --->   Operation 31 'specloopname' 'specloopname_ln110' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:112]   --->   Operation 32 'load' 'neuron_state' <Predicate = (icmp_ln110)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %neuron_state, void %for.inc, void %if.then" [src/RNI.cpp:113]   --->   Operation 33 'br' 'br_ln113' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:115]   --->   Operation 34 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_3" [src/RNI.cpp:115]   --->   Operation 35 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:115]   --->   Operation 36 'load' 'WEIGHTS_load' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [src/RNI.cpp:116]   --->   Operation 37 'br' 'br_ln116' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln110 = add i64 %weight_index_3, i64 1" [src/RNI.cpp:110]   --->   Operation 38 'add' 'add_ln110' <Predicate = (icmp_ln110)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln110 = store i64 %add_ln110, i64 %weight_index" [src/RNI.cpp:110]   --->   Operation 39 'store' 'store_ln110' <Predicate = (icmp_ln110)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body18" [src/RNI.cpp:110]   --->   Operation 40 'br' 'br_ln110' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:115]   --->   Operation 41 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:115]   --->   Operation 42 'sext' 'sext_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:115]   --->   Operation 43 'load' 'WEIGHTS_load' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i8 %WEIGHTS_load" [src/RNI.cpp:115]   --->   Operation 44 'sext' 'sext_ln115_1' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i8 %WEIGHTS_load" [src/RNI.cpp:115]   --->   Operation 45 'sext' 'sext_ln115_2' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln115 = add i17 %sext_ln115, i17 %sext_ln115_1" [src/RNI.cpp:115]   --->   Operation 46 'add' 'add_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln115, i32 16" [src/RNI.cpp:115]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.07ns)   --->   "%add_ln115_1 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln115_2" [src/RNI.cpp:115]   --->   Operation 48 'add' 'add_ln115_1' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15" [src/RNI.cpp:115]   --->   Operation 49 'bitselect' 'tmp_17' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln115)   --->   "%xor_ln115 = xor i1 %tmp, i1 1" [src/RNI.cpp:115]   --->   Operation 50 'xor' 'xor_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln115 = and i1 %tmp_17, i1 %xor_ln115" [src/RNI.cpp:115]   --->   Operation 51 'and' 'and_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_17, i1 1" [src/RNI.cpp:115]   --->   Operation 52 'xor' 'xor_ln115_1' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln115_1 = and i1 %tmp, i1 %xor_ln115_1" [src/RNI.cpp:115]   --->   Operation 53 'and' 'and_ln115_1' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln115_2 = xor i1 %tmp, i1 %tmp_17" [src/RNI.cpp:115]   --->   Operation 54 'xor' 'xor_ln115_2' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %xor_ln115_2, void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %if.end.i.i.i" [src/RNI.cpp:115]   --->   Operation 55 'br' 'br_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115, void %if.else.i.i.i, void %if.then2.i.i.i" [src/RNI.cpp:115]   --->   Operation 56 'br' 'br_ln115' <Predicate = (icmp_ln110 & neuron_state & xor_ln115_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_1, void %if.end15.i.i.i, void %if.then9.i.i.i" [src/RNI.cpp:115]   --->   Operation 57 'br' 'br_ln115' <Predicate = (icmp_ln110 & neuron_state & xor_ln115_2 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:115]   --->   Operation 58 'br' 'br_ln115' <Predicate = (icmp_ln110 & neuron_state & xor_ln115_2 & !and_ln115)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:115]   --->   Operation 59 'store' 'store_ln115' <Predicate = (icmp_ln110 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln115 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:115]   --->   Operation 60 'store' 'store_ln115' <Predicate = (neuron_state & xor_ln115_2 & !and_ln115 & and_ln115_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i" [src/RNI.cpp:115]   --->   Operation 61 'br' 'br_ln115' <Predicate = (neuron_state & xor_ln115_2 & !and_ln115 & and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln115 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:115]   --->   Operation 62 'store' 'store_ln115' <Predicate = (neuron_state & xor_ln115_2 & and_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:115]   --->   Operation 63 'br' 'br_ln115' <Predicate = (neuron_state & xor_ln115_2 & and_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln105]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln110_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index            (alloca           ) [ 0111000]
trunc_ln_read           (read             ) [ 0010000]
zext_ln110_1_read       (read             ) [ 0000000]
zext_ln105_read         (read             ) [ 0000000]
zext_ln110_read         (read             ) [ 0000000]
zext_ln110_1_cast       (zext             ) [ 0010000]
zext_ln105_cast         (sext             ) [ 0000000]
zext_ln105_cast_cast    (zext             ) [ 0010000]
zext_ln110_cast         (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
weight_index_3          (load             ) [ 0001000]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 0111111]
specpipeline_ln0        (specpipeline     ) [ 0000000]
icmp_ln110              (icmp             ) [ 0111110]
br_ln110                (br               ) [ 0000000]
trunc_ln112             (trunc            ) [ 0000000]
xor_ln112               (xor              ) [ 0000000]
sub_ln112               (sub              ) [ 0000000]
zext_ln112              (zext             ) [ 0000000]
NEURONS_STATE_addr      (getelementptr    ) [ 0001000]
speclooptripcount_ln110 (speclooptripcount) [ 0000000]
specloopname_ln110      (specloopname     ) [ 0000000]
neuron_state            (load             ) [ 0111111]
br_ln113                (br               ) [ 0000000]
WEIGHTS_addr            (getelementptr    ) [ 0000100]
br_ln116                (br               ) [ 0000000]
add_ln110               (add              ) [ 0000000]
store_ln110             (store            ) [ 0000000]
br_ln110                (br               ) [ 0000000]
NEURONS_MEMBRANE_load   (load             ) [ 0000000]
sext_ln115              (sext             ) [ 0000000]
WEIGHTS_load            (load             ) [ 0000000]
sext_ln115_1            (sext             ) [ 0000000]
sext_ln115_2            (sext             ) [ 0000000]
add_ln115               (add              ) [ 0000000]
tmp                     (bitselect        ) [ 0000000]
add_ln115_1             (add              ) [ 0100010]
tmp_17                  (bitselect        ) [ 0000000]
xor_ln115               (xor              ) [ 0000000]
and_ln115               (and              ) [ 0110111]
xor_ln115_1             (xor              ) [ 0000000]
and_ln115_1             (and              ) [ 0110011]
xor_ln115_2             (xor              ) [ 0110111]
br_ln115                (br               ) [ 0000000]
br_ln115                (br               ) [ 0000000]
br_ln115                (br               ) [ 0000000]
br_ln115                (br               ) [ 0000000]
store_ln115             (store            ) [ 0000000]
store_ln115             (store            ) [ 0000000]
br_ln115                (br               ) [ 0000000]
store_ln115             (store            ) [ 0000000]
br_ln115                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln110">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln105">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln110_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="weight_index_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln110_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln110_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln105_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln105_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln110_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="14" slack="0"/>
<pin id="85" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln110_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="1"/>
<pin id="92" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="NEURONS_STATE_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln115/5 store_ln115/6 store_ln115/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="WEIGHTS_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="1"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln110_1_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln105_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln105_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln105_cast_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_cast_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln110_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weight_index_3_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_3/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln110_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln112_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="xor_ln112_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln112_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="1"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln112_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln110_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln110_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="2"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln115_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln115_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln115_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln115_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="17" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln115_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_17_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln115_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="and_ln115_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln115_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln115_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln115_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_2/4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="weight_index_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln110_1_cast_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110_1_cast "/>
</bind>
</comp>

<comp id="274" class="1005" name="zext_ln105_cast_cast_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_cast_cast "/>
</bind>
</comp>

<comp id="279" class="1005" name="weight_index_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="NEURONS_MEMBRANE_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln110_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="294" class="1005" name="NEURONS_STATE_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="neuron_state_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="303" class="1005" name="WEIGHTS_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="1"/>
<pin id="305" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln115_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="and_ln115_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115 "/>
</bind>
</comp>

<comp id="317" class="1005" name="and_ln115_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="xor_ln115_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="2"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln115_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="131"><net_src comp="70" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="76" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="82" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="108" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="120" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="120" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="108" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="195" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="205" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="219" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="219" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="205" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="205" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="219" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="60" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="267"><net_src comp="64" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="272"><net_src comp="128" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="277"><net_src comp="136" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="282"><net_src comp="149" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="288"><net_src comp="88" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="293"><net_src comp="152" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="95" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="302"><net_src comp="102" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="113" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="311"><net_src comp="213" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="316"><net_src comp="233" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="245" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="251" pin="2"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {}
	Port: NEURONS_MEMBRANE | {5 6 }
	Port: WEIGHTS | {}
 - Input state : 
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln110 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln105 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln110_1 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : trunc_ln | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : NEURONS_STATE | {2 3 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : NEURONS_MEMBRANE | {3 4 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : WEIGHTS | {3 4 }
  - Chain level:
	State 1
		zext_ln105_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln110 : 1
		br_ln110 : 2
		trunc_ln112 : 1
		xor_ln112 : 2
		sub_ln112 : 2
		zext_ln112 : 3
		NEURONS_STATE_addr : 4
		neuron_state : 5
	State 3
		br_ln113 : 1
		WEIGHTS_load : 1
		store_ln110 : 1
	State 4
		sext_ln115 : 1
		sext_ln115_1 : 1
		sext_ln115_2 : 1
		add_ln115 : 2
		tmp : 3
		add_ln115_1 : 2
		tmp_17 : 3
		xor_ln115 : 4
		and_ln115 : 4
		xor_ln115_1 : 4
		and_ln115_1 : 4
		xor_ln115_2 : 4
		br_ln115 : 4
		br_ln115 : 4
		br_ln115 : 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln110_fu_177       |    0    |    71   |
|    add   |       add_ln115_fu_199       |    0    |    23   |
|          |      add_ln115_1_fu_213      |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln110_fu_152      |    0    |    71   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln112_fu_167       |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |       xor_ln112_fu_161       |    0    |    8    |
|    xor   |       xor_ln115_fu_227       |    0    |    2    |
|          |      xor_ln115_1_fu_239      |    0    |    2    |
|          |      xor_ln115_2_fu_251      |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln115_fu_233       |    0    |    2    |
|          |      and_ln115_1_fu_245      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_64   |    0    |    0    |
|   read   | zext_ln110_1_read_read_fu_70 |    0    |    0    |
|          |  zext_ln105_read_read_fu_76  |    0    |    0    |
|          |  zext_ln110_read_read_fu_82  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   zext_ln110_1_cast_fu_128   |    0    |    0    |
|   zext   |  zext_ln105_cast_cast_fu_136 |    0    |    0    |
|          |    zext_ln110_cast_fu_140    |    0    |    0    |
|          |       zext_ln112_fu_172      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln105_cast_fu_132    |    0    |    0    |
|   sext   |       sext_ln115_fu_187      |    0    |    0    |
|          |      sext_ln115_1_fu_191     |    0    |    0    |
|          |      sext_ln115_2_fu_195     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln112_fu_157      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_205          |    0    |    0    |
|          |         tmp_17_fu_219        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   221   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_285|    8   |
|  NEURONS_STATE_addr_reg_294 |    8   |
|     WEIGHTS_addr_reg_303    |   14   |
|     add_ln115_1_reg_308     |   16   |
|     and_ln115_1_reg_317     |    1   |
|      and_ln115_reg_313      |    1   |
|      icmp_ln110_reg_290     |    1   |
|     neuron_state_reg_299    |    1   |
|    trunc_ln_read_reg_264    |    8   |
|    weight_index_3_reg_279   |   64   |
|     weight_index_reg_257    |   64   |
|     xor_ln115_2_reg_321     |    1   |
| zext_ln105_cast_cast_reg_274|   64   |
|  zext_ln110_1_cast_reg_269  |   64   |
+-----------------------------+--------+
|            Total            |   315  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_108 |  p1  |   3  |  16  |   48   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  4.8833 ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   315  |   248  |
+-----------+--------+--------+--------+
