INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_4dig
INFO: [VRFC 10-311] analyzing module bin2BCD_1dig
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/digit_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/hex_num_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_num_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/sseg_x4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/bin2BCD_4dig_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_4dig_TB
