# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_wallace_mul_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb_wallace_mul xil_defaultlib.glbl 
# Start time: 20:30:54 on Jan 22,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading xil_defaultlib.tb_wallace_mul
# Loading xil_defaultlib.wallace_mul
# Loading xil_defaultlib.par_product_calc
# Loading xil_defaultlib.modefied_booth_enc
# Loading xil_defaultlib.par_product_gen
# Loading xil_defaultlib.par_product_add
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.full_adder
# Loading xil_defaultlib.half_adder
# ** Warning: (vsim-3015) ../../../../../../rtl/par_product/par_product_calc.v(121): [PCDPC] - Port size (29) does not match connection size (30) for port 'product_out2'. The port definition is at: ../../../../../../rtl/par_product/par_product_add.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_wallace_mul/u_wallace_mul/u_par_product_calc/u_par_product_add2 File: ../../../../../../rtl/par_product/par_product_add.v
# ** Warning: (vsim-3015) ../../../../../../rtl/par_product/par_product_calc.v(145): [PCDPC] - Port size (29) does not match connection size (30) for port 'product1'. The port definition is at: ../../../../../../rtl/par_product/par_product_add.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_wallace_mul/u_wallace_mul/u_par_product_calc/u_par_product_add4 File: ../../../../../../rtl/par_product/par_product_add.v
# ** Warning: (vsim-3015) ../../../../../../rtl/par_product/par_product_calc.v(145): [PCDPC] - Port size (29) does not match connection size (30) for port 'product_out1'. The port definition is at: ../../../../../../rtl/par_product/par_product_add.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_wallace_mul/u_wallace_mul/u_par_product_calc/u_par_product_add4 File: ../../../../../../rtl/par_product/par_product_add.v
# ** Warning: (vsim-3015) ../../../../../../rtl/par_product/par_product_calc.v(157): [PCDPC] - Port size (29) does not match connection size (30) for port 'product2'. The port definition is at: ../../../../../../rtl/par_product/par_product_add.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_wallace_mul/u_wallace_mul/u_par_product_calc/u_par_product_add5 File: ../../../../../../rtl/par_product/par_product_add.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 20:32:00 on Jan 22,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 5
