

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_s'
================================================================
* Date:           Tue Apr 30 21:48:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4794|     4794|  15.978 us|  15.978 us|  4794|  4794|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368  |aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1  |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a1           |       99|       99|   0.330 us|   0.330 us|   99|   99|       no|
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a2           |      171|      171|   0.570 us|   0.570 us|  171|  171|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ave  |     4740|     4740|       316|          -|          -|    15|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      293|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      6|     2869|     2182|     -|
|Memory               |        -|      -|      128|      130|     -|
|Multiplexer          |        -|      -|        -|     1187|     -|
|Register             |        -|      -|     3393|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      6|     6390|     3792|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368  |aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1  |        0|   0|     7|   52|    0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a1           |        0|   0|  1041|  566|    0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a2           |        0|   0|   451|  294|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U24                                |dadd_64ns_64ns_64_8_full_dsp_1                         |        0|   3|   685|  635|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U23                            |dadddsub_64ns_64ns_64_8_full_dsp_1                     |        0|   3|   685|  635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U25                                 |ddiv_64ns_64ns_64_31_no_dsp_1                          |        0|   0|     0|    0|    0|
    |sitodp_32ns_64_5_no_dsp_1_U26                                     |sitodp_32ns_64_5_no_dsp_1                              |        0|   0|     0|    0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                             |                                                       |        0|   6|  2869| 2182|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |values_U    |aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |values_1_U  |aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0| 128| 130|    0|    32|  128|     2|         2048|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln290_1_fu_521_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln290_fu_481_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln300_1_fu_587_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln300_fu_551_p2     |         +|   0|  0|  18|          11|          11|
    |cmp33_1_fu_597_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln290_1_fu_516_p2  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln290_fu_475_p2    |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_557_p2         |        or|   0|  0|  32|          32|           1|
    |select_ln290_fu_497_p3  |    select|   0|  0|  31|           1|          31|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 293|         214|         121|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  396|         83|    1|         83|
    |grp_fu_1022_ce     |    9|          2|    1|          2|
    |grp_fu_1026_ce     |    9|          2|    1|          2|
    |grp_fu_401_ce      |   14|          3|    1|          3|
    |grp_fu_401_opcode  |   20|          4|    2|          8|
    |grp_fu_401_p0      |   65|         15|   64|        960|
    |grp_fu_401_p1      |   86|         18|   64|       1152|
    |grp_fu_405_ce      |    9|          2|    1|          2|
    |grp_fu_405_p0      |   65|         14|   64|        896|
    |grp_fu_405_p1      |   81|         17|   64|       1088|
    |i_fu_102           |    9|          2|   31|         62|
    |input_r_address0   |   14|          3|   11|         33|
    |input_r_address1   |   14|          3|   11|         33|
    |input_r_ce0        |   14|          3|    1|          3|
    |input_r_ce1        |   14|          3|    1|          3|
    |input_r_we0        |    9|          2|    1|          2|
    |input_r_we1        |    9|          2|    1|          2|
    |values_1_address0  |   54|         10|    4|         40|
    |values_1_address1  |   59|         11|    4|         44|
    |values_1_ce0       |   14|          3|    1|          3|
    |values_1_ce1       |   20|          4|    1|          4|
    |values_1_d1        |   14|          3|   64|        192|
    |values_1_we1       |   14|          3|    1|          3|
    |values_address0    |   54|         10|    4|         40|
    |values_address1    |   59|         11|    4|         44|
    |values_ce0         |   14|          3|    1|          3|
    |values_ce1         |   20|          4|    1|          4|
    |values_d1          |   14|          3|   64|        192|
    |values_we1         |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1187|        246|  470|       4906|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add3_i_1_4_reg_987                                                             |  64|   0|   64|          0|
    |add3_i_1_5_reg_997                                                             |  64|   0|   64|          0|
    |add3_i_1_6_reg_1007                                                            |  64|   0|   64|          0|
    |add3_i_1_7_reg_1017                                                            |  64|   0|   64|          0|
    |add3_i_4_reg_982                                                               |  64|   0|   64|          0|
    |add3_i_5_reg_992                                                               |  64|   0|   64|          0|
    |add3_i_6_reg_1002                                                              |  64|   0|   64|          0|
    |add3_i_7_reg_1012                                                              |  64|   0|   64|          0|
    |add_ln300_1_reg_810                                                            |   6|   0|   11|          5|
    |add_ln300_reg_804                                                              |   6|   0|   11|          5|
    |ap_CS_fsm                                                                      |  82|   0|   82|          0|
    |cmp33_1_reg_816                                                                |   1|   0|    1|          0|
    |conv_reg_621                                                                   |  64|   0|   64|          0|
    |d_cols_reg_626                                                                 |  64|   0|   64|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg  |   1|   0|    1|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg           |   1|   0|    1|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_102                                                                       |  31|   0|   31|          0|
    |reg_418                                                                        |  64|   0|   64|          0|
    |reg_424                                                                        |  64|   0|   64|          0|
    |reg_430                                                                        |  64|   0|   64|          0|
    |reg_436                                                                        |  64|   0|   64|          0|
    |reg_442                                                                        |  64|   0|   64|          0|
    |reg_448                                                                        |  64|   0|   64|          0|
    |reg_454                                                                        |  64|   0|   64|          0|
    |reg_460                                                                        |  64|   0|   64|          0|
    |select_ln290_reg_796                                                           |  31|   0|   31|          0|
    |sext_ln290_reg_791                                                             |  33|   0|   33|          0|
    |values_1_load_10_reg_932                                                       |  64|   0|   64|          0|
    |values_1_load_11_reg_937                                                       |  64|   0|   64|          0|
    |values_1_load_12_reg_952                                                       |  64|   0|   64|          0|
    |values_1_load_13_reg_957                                                       |  64|   0|   64|          0|
    |values_1_load_14_reg_972                                                       |  64|   0|   64|          0|
    |values_1_load_15_reg_977                                                       |  64|   0|   64|          0|
    |values_1_load_1_reg_837                                                        |  64|   0|   64|          0|
    |values_1_load_2_reg_852                                                        |  64|   0|   64|          0|
    |values_1_load_3_reg_857                                                        |  64|   0|   64|          0|
    |values_1_load_4_reg_872                                                        |  64|   0|   64|          0|
    |values_1_load_5_reg_877                                                        |  64|   0|   64|          0|
    |values_1_load_6_reg_892                                                        |  64|   0|   64|          0|
    |values_1_load_7_reg_897                                                        |  64|   0|   64|          0|
    |values_1_load_8_reg_912                                                        |  64|   0|   64|          0|
    |values_1_load_9_reg_917                                                        |  64|   0|   64|          0|
    |values_1_load_reg_832                                                          |  64|   0|   64|          0|
    |values_load_10_reg_922                                                         |  64|   0|   64|          0|
    |values_load_11_reg_927                                                         |  64|   0|   64|          0|
    |values_load_12_reg_942                                                         |  64|   0|   64|          0|
    |values_load_13_reg_947                                                         |  64|   0|   64|          0|
    |values_load_14_reg_962                                                         |  64|   0|   64|          0|
    |values_load_15_reg_967                                                         |  64|   0|   64|          0|
    |values_load_1_reg_827                                                          |  64|   0|   64|          0|
    |values_load_2_reg_842                                                          |  64|   0|   64|          0|
    |values_load_3_reg_847                                                          |  64|   0|   64|          0|
    |values_load_4_reg_862                                                          |  64|   0|   64|          0|
    |values_load_5_reg_867                                                          |  64|   0|   64|          0|
    |values_load_6_reg_882                                                          |  64|   0|   64|          0|
    |values_load_7_reg_887                                                          |  64|   0|   64|          0|
    |values_load_8_reg_902                                                          |  64|   0|   64|          0|
    |values_load_9_reg_907                                                          |  64|   0|   64|          0|
    |values_load_reg_822                                                            |  64|   0|   64|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |3393|   0| 3403|         10|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|rows                |   in|   32|     ap_none|                               rows|        scalar|
|cols                |   in|   32|     ap_none|                               cols|        scalar|
|input_r_address0    |  out|   11|   ap_memory|                            input_r|         array|
|input_r_ce0         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_we0         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_d0          |  out|   64|   ap_memory|                            input_r|         array|
|input_r_q0          |   in|   64|   ap_memory|                            input_r|         array|
|input_r_address1    |  out|   11|   ap_memory|                            input_r|         array|
|input_r_ce1         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_we1         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_d1          |  out|   64|   ap_memory|                            input_r|         array|
|input_r_q1          |   in|   64|   ap_memory|                            input_r|         array|
+--------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 83 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 84 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%values = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:278]   --->   Operation 85 'alloca' 'values' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.71ns)   --->   "%values_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:278]   --->   Operation 86 'alloca' 'values_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1, i64 %values_1, i64 %values"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [5/5] (2.21ns)   --->   "%conv = sitodp i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 88 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln290 = store i31 0, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 89 'store' 'store_ln290' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1, i64 %values_1, i64 %values"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [4/5] (2.21ns)   --->   "%conv = sitodp i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 91 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 92 [3/5] (2.21ns)   --->   "%conv = sitodp i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 92 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 93 [2/5] (2.21ns)   --->   "%conv = sitodp i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 93 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 94 [1/5] (2.21ns)   --->   "%conv = sitodp i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 94 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 95 [31/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 95 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 96 [30/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 96 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 97 [29/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 97 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.35>
ST_9 : Operation 98 [28/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 98 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.35>
ST_10 : Operation 99 [27/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 99 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.35>
ST_11 : Operation 100 [26/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 100 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.35>
ST_12 : Operation 101 [25/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 101 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.35>
ST_13 : Operation 102 [24/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 102 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.35>
ST_14 : Operation 103 [23/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 103 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.35>
ST_15 : Operation 104 [22/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 104 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.35>
ST_16 : Operation 105 [21/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 105 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.35>
ST_17 : Operation 106 [20/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 106 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.35>
ST_18 : Operation 107 [19/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 107 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.35>
ST_19 : Operation 108 [18/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 108 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.35>
ST_20 : Operation 109 [17/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 109 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.35>
ST_21 : Operation 110 [16/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 110 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.35>
ST_22 : Operation 111 [15/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 111 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.35>
ST_23 : Operation 112 [14/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 112 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.35>
ST_24 : Operation 113 [13/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 113 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.35>
ST_25 : Operation 114 [12/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 114 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.35>
ST_26 : Operation 115 [11/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 115 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.35>
ST_27 : Operation 116 [10/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 116 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.35>
ST_28 : Operation 117 [9/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 117 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.35>
ST_29 : Operation 118 [8/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 118 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.35>
ST_30 : Operation 119 [7/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 119 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.35>
ST_31 : Operation 120 [6/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 120 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.35>
ST_32 : Operation 121 [5/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 121 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.35>
ST_33 : Operation 122 [4/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 122 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.35>
ST_34 : Operation 123 [3/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 123 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.35>
ST_35 : Operation 124 [2/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 124 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.35>
ST_36 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 126 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 126 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln282 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:282]   --->   Operation 127 'specmemcore' 'specmemcore_ln282' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln282 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:282]   --->   Operation 128 'specmemcore' 'specmemcore_ln282' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 129 [1/31] (2.35ns)   --->   "%d_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275]   --->   Operation 129 'ddiv' 'd_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 130 [1/1] (0.00ns)   --->   "%values_addr = getelementptr i64 %values, i64 0, i64 0"   --->   Operation 130 'getelementptr' 'values_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 131 [1/1] (0.00ns)   --->   "%values_1_addr = getelementptr i64 %values_1, i64 0, i64 0"   --->   Operation 131 'getelementptr' 'values_1_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 132 [1/1] (0.00ns)   --->   "%values_addr_1 = getelementptr i64 %values, i64 0, i64 8"   --->   Operation 132 'getelementptr' 'values_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 133 [1/1] (0.00ns)   --->   "%values_1_addr_1 = getelementptr i64 %values_1, i64 0, i64 8"   --->   Operation 133 'getelementptr' 'values_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 134 [1/1] (0.00ns)   --->   "%values_addr_2 = getelementptr i64 %values, i64 0, i64 1"   --->   Operation 134 'getelementptr' 'values_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 135 [1/1] (0.00ns)   --->   "%values_1_addr_2 = getelementptr i64 %values_1, i64 0, i64 1"   --->   Operation 135 'getelementptr' 'values_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 136 [1/1] (0.00ns)   --->   "%values_addr_3 = getelementptr i64 %values, i64 0, i64 9"   --->   Operation 136 'getelementptr' 'values_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 137 [1/1] (0.00ns)   --->   "%values_1_addr_3 = getelementptr i64 %values_1, i64 0, i64 9"   --->   Operation 137 'getelementptr' 'values_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "%values_addr_4 = getelementptr i64 %values, i64 0, i64 2"   --->   Operation 138 'getelementptr' 'values_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 139 [1/1] (0.00ns)   --->   "%values_1_addr_4 = getelementptr i64 %values_1, i64 0, i64 2"   --->   Operation 139 'getelementptr' 'values_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 140 [1/1] (0.00ns)   --->   "%values_addr_5 = getelementptr i64 %values, i64 0, i64 10"   --->   Operation 140 'getelementptr' 'values_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 141 [1/1] (0.00ns)   --->   "%values_1_addr_5 = getelementptr i64 %values_1, i64 0, i64 10"   --->   Operation 141 'getelementptr' 'values_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 142 [1/1] (0.00ns)   --->   "%values_addr_6 = getelementptr i64 %values, i64 0, i64 3"   --->   Operation 142 'getelementptr' 'values_addr_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 143 [1/1] (0.00ns)   --->   "%values_1_addr_6 = getelementptr i64 %values_1, i64 0, i64 3"   --->   Operation 143 'getelementptr' 'values_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 144 [1/1] (0.00ns)   --->   "%values_addr_7 = getelementptr i64 %values, i64 0, i64 11"   --->   Operation 144 'getelementptr' 'values_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 145 [1/1] (0.00ns)   --->   "%values_1_addr_7 = getelementptr i64 %values_1, i64 0, i64 11"   --->   Operation 145 'getelementptr' 'values_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 146 [1/1] (0.00ns)   --->   "%values_addr_8 = getelementptr i64 %values, i64 0, i64 4"   --->   Operation 146 'getelementptr' 'values_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 147 [1/1] (0.00ns)   --->   "%values_1_addr_8 = getelementptr i64 %values_1, i64 0, i64 4"   --->   Operation 147 'getelementptr' 'values_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "%values_addr_9 = getelementptr i64 %values, i64 0, i64 12"   --->   Operation 148 'getelementptr' 'values_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "%values_1_addr_9 = getelementptr i64 %values_1, i64 0, i64 12"   --->   Operation 149 'getelementptr' 'values_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 150 [1/1] (0.00ns)   --->   "%values_addr_10 = getelementptr i64 %values, i64 0, i64 5"   --->   Operation 150 'getelementptr' 'values_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "%values_1_addr_10 = getelementptr i64 %values_1, i64 0, i64 5"   --->   Operation 151 'getelementptr' 'values_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "%values_addr_11 = getelementptr i64 %values, i64 0, i64 13"   --->   Operation 152 'getelementptr' 'values_addr_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 153 [1/1] (0.00ns)   --->   "%values_1_addr_11 = getelementptr i64 %values_1, i64 0, i64 13"   --->   Operation 153 'getelementptr' 'values_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 154 [1/1] (0.00ns)   --->   "%values_addr_12 = getelementptr i64 %values, i64 0, i64 6"   --->   Operation 154 'getelementptr' 'values_addr_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "%values_1_addr_12 = getelementptr i64 %values_1, i64 0, i64 6"   --->   Operation 155 'getelementptr' 'values_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%values_addr_13 = getelementptr i64 %values, i64 0, i64 14"   --->   Operation 156 'getelementptr' 'values_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "%values_1_addr_13 = getelementptr i64 %values_1, i64 0, i64 14"   --->   Operation 157 'getelementptr' 'values_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%values_addr_14 = getelementptr i64 %values, i64 0, i64 7"   --->   Operation 158 'getelementptr' 'values_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%values_1_addr_14 = getelementptr i64 %values_1, i64 0, i64 7"   --->   Operation 159 'getelementptr' 'values_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%values_addr_15 = getelementptr i64 %values, i64 0, i64 15"   --->   Operation 160 'getelementptr' 'values_addr_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%values_1_addr_15 = getelementptr i64 %values_1, i64 0, i64 15"   --->   Operation 161 'getelementptr' 'values_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i32 %rows_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 162 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.88ns)   --->   "%icmp_ln290 = icmp_sgt  i32 %rows_read, i32 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 163 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %rows_read, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 164 'add' 'add_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln290, i32 1, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 165 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (0.25ns)   --->   "%select_ln290 = select i1 %icmp_ln290, i31 %tmp_s, i31 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 166 'select' 'select_ln290' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.cond11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 167 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.26>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%i_9 = load i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 168 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 169 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln290_1 = trunc i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 170 'trunc' 'trunc_ln290_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (0.87ns)   --->   "%icmp_ln290_1 = icmp_eq  i31 %i_9, i31 %select_ln290" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 171 'icmp' 'icmp_ln290_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 172 [1/1] (0.87ns)   --->   "%add_ln290_1 = add i31 %i_9, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 172 'add' 'add_ln290_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290_1, void %loop_a1, void %for.end166" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 173 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %i_9, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 174 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln290_1, i7 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 175 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln290, i5 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 176 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.73ns)   --->   "%add_ln300 = add i11 %tmp_22, i11 %tmp_23" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 177 'add' 'add_ln300' <Predicate = (!icmp_ln290_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%empty = or i32 %shl_ln, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 178 'or' 'empty' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i32 %empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 179 'trunc' 'trunc_ln300' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln300_1 = trunc i32 %empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 180 'trunc' 'trunc_ln300_1' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln300_1, i6 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 181 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln300, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 182 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.73ns)   --->   "%add_ln300_1 = add i11 %tmp_24, i11 %tmp_25" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 183 'add' 'add_ln300_1' <Predicate = (!icmp_ln290_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast = zext i32 %empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 184 'zext' 'p_cast' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.88ns)   --->   "%cmp33_1 = icmp_slt  i33 %p_cast, i33 %sext_ln290" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 185 'icmp' 'cmp33_1' <Predicate = (!icmp_ln290_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln290 = store i31 %add_ln290_1, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 186 'store' 'store_ln290' <Predicate = (!icmp_ln290_1)> <Delay = 0.38>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln342 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:342]   --->   Operation 187 'ret' 'ret_ln342' <Predicate = (icmp_ln290_1)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.38>
ST_38 : Operation 188 [2/2] (2.38ns)   --->   "%call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %values_1, i64 %values, i64 %d_cols, i1 %cmp33_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 188 'call' 'call_ln300' <Predicate = true> <Delay = 2.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %values_1, i64 %values, i64 %d_cols, i1 %cmp33_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 189 'call' 'call_ln300' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 190 [2/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 190 'load' 'values_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_40 : Operation 191 [2/2] (0.71ns)   --->   "%values_load_1 = load i4 %values_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 191 'load' 'values_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_40 : Operation 192 [2/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 192 'load' 'values_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_40 : Operation 193 [2/2] (0.71ns)   --->   "%values_1_load_1 = load i4 %values_1_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 193 'load' 'values_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 41 <SV = 40> <Delay = 0.71>
ST_41 : Operation 194 [1/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 194 'load' 'values_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 195 [1/2] (0.71ns)   --->   "%values_load_1 = load i4 %values_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 195 'load' 'values_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 196 [2/2] (0.71ns)   --->   "%values_load_2 = load i4 %values_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 196 'load' 'values_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 197 [2/2] (0.71ns)   --->   "%values_load_3 = load i4 %values_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 197 'load' 'values_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 198 [1/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 198 'load' 'values_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 199 [1/2] (0.71ns)   --->   "%values_1_load_1 = load i4 %values_1_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 199 'load' 'values_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 200 [2/2] (0.71ns)   --->   "%values_1_load_2 = load i4 %values_1_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 200 'load' 'values_1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_41 : Operation 201 [2/2] (0.71ns)   --->   "%values_1_load_3 = load i4 %values_1_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 201 'load' 'values_1_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 42 <SV = 41> <Delay = 2.23>
ST_42 : Operation 202 [8/8] (2.23ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 202 'dadd' 'add3_i' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/2] (0.71ns)   --->   "%values_load_2 = load i4 %values_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 203 'load' 'values_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 204 [1/2] (0.71ns)   --->   "%values_load_3 = load i4 %values_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 204 'load' 'values_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 205 [2/2] (0.71ns)   --->   "%values_load_4 = load i4 %values_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 205 'load' 'values_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 206 [2/2] (0.71ns)   --->   "%values_load_5 = load i4 %values_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 206 'load' 'values_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 207 [8/8] (2.23ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 207 'dadd' 'add3_i_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 208 [1/2] (0.71ns)   --->   "%values_1_load_2 = load i4 %values_1_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 208 'load' 'values_1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 209 [1/2] (0.71ns)   --->   "%values_1_load_3 = load i4 %values_1_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 209 'load' 'values_1_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 210 [2/2] (0.71ns)   --->   "%values_1_load_4 = load i4 %values_1_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 210 'load' 'values_1_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_42 : Operation 211 [2/2] (0.71ns)   --->   "%values_1_load_5 = load i4 %values_1_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 211 'load' 'values_1_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 2.23>
ST_43 : Operation 212 [7/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 212 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 213 [8/8] (2.23ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 213 'dadd' 'add3_i_s' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 214 [1/2] (0.71ns)   --->   "%values_load_4 = load i4 %values_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 214 'load' 'values_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 215 [1/2] (0.71ns)   --->   "%values_load_5 = load i4 %values_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 215 'load' 'values_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 216 [2/2] (0.71ns)   --->   "%values_load_6 = load i4 %values_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 216 'load' 'values_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 217 [2/2] (0.71ns)   --->   "%values_load_7 = load i4 %values_addr_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 217 'load' 'values_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 218 [7/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 218 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 219 [8/8] (2.23ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 219 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/2] (0.71ns)   --->   "%values_1_load_4 = load i4 %values_1_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 220 'load' 'values_1_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 221 [1/2] (0.71ns)   --->   "%values_1_load_5 = load i4 %values_1_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 221 'load' 'values_1_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 222 [2/2] (0.71ns)   --->   "%values_1_load_6 = load i4 %values_1_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 222 'load' 'values_1_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_43 : Operation 223 [2/2] (0.71ns)   --->   "%values_1_load_7 = load i4 %values_1_addr_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 223 'load' 'values_1_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 44 <SV = 43> <Delay = 2.23>
ST_44 : Operation 224 [6/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 224 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 225 [7/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 225 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 226 [8/8] (2.23ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 226 'dadd' 'add3_i_2' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 227 [1/2] (0.71ns)   --->   "%values_load_6 = load i4 %values_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 227 'load' 'values_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 228 [1/2] (0.71ns)   --->   "%values_load_7 = load i4 %values_addr_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 228 'load' 'values_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 229 [2/2] (0.71ns)   --->   "%values_load_8 = load i4 %values_addr_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 229 'load' 'values_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 230 [2/2] (0.71ns)   --->   "%values_load_9 = load i4 %values_addr_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 230 'load' 'values_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 231 [6/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 231 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 232 [7/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 232 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 233 [8/8] (2.23ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 233 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 234 [1/2] (0.71ns)   --->   "%values_1_load_6 = load i4 %values_1_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 234 'load' 'values_1_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 235 [1/2] (0.71ns)   --->   "%values_1_load_7 = load i4 %values_1_addr_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 235 'load' 'values_1_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 236 [2/2] (0.71ns)   --->   "%values_1_load_8 = load i4 %values_1_addr_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 236 'load' 'values_1_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_44 : Operation 237 [2/2] (0.71ns)   --->   "%values_1_load_9 = load i4 %values_1_addr_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 237 'load' 'values_1_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 45 <SV = 44> <Delay = 2.23>
ST_45 : Operation 238 [5/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 238 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 239 [6/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 239 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 240 [7/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 240 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 241 [8/8] (2.23ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 241 'dadd' 'add3_i_3' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 242 [1/2] (0.71ns)   --->   "%values_load_8 = load i4 %values_addr_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 242 'load' 'values_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 243 [1/2] (0.71ns)   --->   "%values_load_9 = load i4 %values_addr_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 243 'load' 'values_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 244 [2/2] (0.71ns)   --->   "%values_load_10 = load i4 %values_addr_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 244 'load' 'values_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 245 [2/2] (0.71ns)   --->   "%values_load_11 = load i4 %values_addr_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 245 'load' 'values_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 246 [5/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 246 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 247 [6/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 247 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 248 [7/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 248 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [8/8] (2.23ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 249 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 250 [1/2] (0.71ns)   --->   "%values_1_load_8 = load i4 %values_1_addr_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 250 'load' 'values_1_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 251 [1/2] (0.71ns)   --->   "%values_1_load_9 = load i4 %values_1_addr_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 251 'load' 'values_1_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 252 [2/2] (0.71ns)   --->   "%values_1_load_10 = load i4 %values_1_addr_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 252 'load' 'values_1_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_45 : Operation 253 [2/2] (0.71ns)   --->   "%values_1_load_11 = load i4 %values_1_addr_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 253 'load' 'values_1_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 2.23>
ST_46 : Operation 254 [4/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 254 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 255 [5/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 255 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 256 [6/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 256 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 257 [7/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 257 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 258 [8/8] (2.23ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 258 'dadd' 'add3_i_4' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 259 [1/2] (0.71ns)   --->   "%values_load_10 = load i4 %values_addr_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 259 'load' 'values_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 260 [1/2] (0.71ns)   --->   "%values_load_11 = load i4 %values_addr_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 260 'load' 'values_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 261 [2/2] (0.71ns)   --->   "%values_load_12 = load i4 %values_addr_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 261 'load' 'values_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 262 [2/2] (0.71ns)   --->   "%values_load_13 = load i4 %values_addr_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 262 'load' 'values_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 263 [4/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 263 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 264 [5/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 264 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 265 [6/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 265 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 266 [7/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 266 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 267 [8/8] (2.23ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 267 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 268 [1/2] (0.71ns)   --->   "%values_1_load_10 = load i4 %values_1_addr_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 268 'load' 'values_1_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 269 [1/2] (0.71ns)   --->   "%values_1_load_11 = load i4 %values_1_addr_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 269 'load' 'values_1_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 270 [2/2] (0.71ns)   --->   "%values_1_load_12 = load i4 %values_1_addr_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 270 'load' 'values_1_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_46 : Operation 271 [2/2] (0.71ns)   --->   "%values_1_load_13 = load i4 %values_1_addr_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 271 'load' 'values_1_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 2.23>
ST_47 : Operation 272 [3/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 272 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 273 [4/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 273 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 274 [5/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 274 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 275 [6/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 275 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 276 [7/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 276 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 277 [8/8] (2.23ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 277 'dadd' 'add3_i_5' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 278 [1/2] (0.71ns)   --->   "%values_load_12 = load i4 %values_addr_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 278 'load' 'values_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 279 [1/2] (0.71ns)   --->   "%values_load_13 = load i4 %values_addr_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 279 'load' 'values_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 280 [2/2] (0.71ns)   --->   "%values_load_14 = load i4 %values_addr_14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 280 'load' 'values_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 281 [2/2] (0.71ns)   --->   "%values_load_15 = load i4 %values_addr_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 281 'load' 'values_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 282 [3/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 282 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 283 [4/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 283 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 284 [5/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 284 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 285 [6/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 285 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 286 [7/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 286 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 287 [8/8] (2.23ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 287 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [1/2] (0.71ns)   --->   "%values_1_load_12 = load i4 %values_1_addr_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 288 'load' 'values_1_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 289 [1/2] (0.71ns)   --->   "%values_1_load_13 = load i4 %values_1_addr_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 289 'load' 'values_1_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 290 [2/2] (0.71ns)   --->   "%values_1_load_14 = load i4 %values_1_addr_14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 290 'load' 'values_1_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_47 : Operation 291 [2/2] (0.71ns)   --->   "%values_1_load_15 = load i4 %values_1_addr_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 291 'load' 'values_1_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 2.23>
ST_48 : Operation 292 [2/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 292 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [3/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 293 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 294 [4/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 294 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 295 [5/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 295 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [6/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 296 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [7/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 297 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 298 [8/8] (2.23ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 298 'dadd' 'add3_i_6' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 299 [1/2] (0.71ns)   --->   "%values_load_14 = load i4 %values_addr_14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 299 'load' 'values_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_48 : Operation 300 [1/2] (0.71ns)   --->   "%values_load_15 = load i4 %values_addr_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 300 'load' 'values_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_48 : Operation 301 [2/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 301 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 302 [3/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 302 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 303 [4/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 303 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 304 [5/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 304 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 305 [6/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 305 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 306 [7/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 306 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 307 [8/8] (2.23ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 307 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/2] (0.71ns)   --->   "%values_1_load_14 = load i4 %values_1_addr_14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 308 'load' 'values_1_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_48 : Operation 309 [1/2] (0.71ns)   --->   "%values_1_load_15 = load i4 %values_1_addr_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 309 'load' 'values_1_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 2.23>
ST_49 : Operation 310 [1/8] (1.90ns)   --->   "%add3_i = dadd i64 %values_load, i64 %values_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 310 'dadd' 'add3_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 311 [2/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 311 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 312 [3/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 312 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 313 [4/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 313 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 314 [5/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 314 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 315 [6/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 315 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [7/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 316 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 317 [8/8] (2.23ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 317 'dadd' 'add3_i_7' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [1/8] (1.90ns)   --->   "%add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 318 'dadd' 'add3_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 319 [2/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 319 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 320 [3/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 320 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 321 [4/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 321 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 322 [5/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 322 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 323 [6/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 323 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 324 [7/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 324 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 325 [8/8] (2.23ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 325 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.90>
ST_50 : Operation 326 [1/8] (1.90ns)   --->   "%add3_i_s = dadd i64 %values_load_2, i64 %values_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 326 'dadd' 'add3_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 327 [2/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 327 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 328 [3/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 328 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 329 [4/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 329 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 330 [5/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 330 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [6/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 331 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 332 [7/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 332 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 333 [1/8] (1.90ns)   --->   "%add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 333 'dadd' 'add3_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 334 [2/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 334 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 335 [3/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 335 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 336 [4/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 336 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 337 [5/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 337 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 338 [6/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 338 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 339 [7/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 339 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.90>
ST_51 : Operation 340 [1/8] (1.90ns)   --->   "%add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 340 'dadd' 'add3_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 341 [2/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 341 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 342 [3/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 342 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 343 [4/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 343 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [5/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 344 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [6/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 345 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 346 [1/8] (1.90ns)   --->   "%add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 346 'dadd' 'add3_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 347 [2/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 347 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [3/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 348 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 349 [4/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 349 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 350 [5/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 350 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 351 [6/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 351 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.90>
ST_52 : Operation 352 [1/8] (1.90ns)   --->   "%add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 352 'dadd' 'add3_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 353 [2/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 353 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 354 [3/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 354 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 355 [4/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 355 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 356 [5/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 356 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 357 [1/8] (1.90ns)   --->   "%add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 357 'dadd' 'add3_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 358 [2/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 358 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [3/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 359 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 360 [4/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 360 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 361 [5/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 361 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.90>
ST_53 : Operation 362 [1/8] (1.90ns)   --->   "%add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 362 'dadd' 'add3_i_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 363 [2/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 363 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 364 [3/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 364 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 365 [4/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 365 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 366 [1/8] (1.90ns)   --->   "%add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 366 'dadd' 'add3_i_1_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 367 [2/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 367 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 368 [3/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 368 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 369 [4/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 369 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.23>
ST_54 : Operation 370 [1/8] (1.90ns)   --->   "%add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 370 'dadd' 'add3_i_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 371 [2/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 371 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 372 [3/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 372 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 373 [8/8] (2.23ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 373 'dadd' 'add15_i' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 374 [1/8] (1.90ns)   --->   "%add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 374 'dadd' 'add3_i_1_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 375 [2/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 375 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 376 [3/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 376 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 377 [8/8] (2.23ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 377 'dadd' 'add15_i_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.23>
ST_55 : Operation 378 [1/8] (1.90ns)   --->   "%add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 378 'dadd' 'add3_i_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 379 [2/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 379 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 380 [7/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 380 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 381 [8/8] (2.23ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 381 'dadd' 'add15_i_s' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 382 [1/8] (1.90ns)   --->   "%add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 382 'dadd' 'add3_i_1_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 383 [2/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 383 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 384 [7/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 384 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 385 [8/8] (2.23ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 385 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.23>
ST_56 : Operation 386 [1/8] (1.90ns)   --->   "%add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 386 'dadd' 'add3_i_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 387 [6/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 387 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 388 [7/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 388 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 389 [8/8] (2.23ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 389 'dadd' 'add15_i_2' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 390 [1/8] (1.90ns)   --->   "%add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 390 'dadd' 'add3_i_1_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 391 [6/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 391 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 392 [7/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 392 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 393 [8/8] (2.23ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 393 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.23>
ST_57 : Operation 394 [5/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 394 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 395 [6/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 395 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 396 [7/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 396 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 397 [8/8] (2.23ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 397 'dadd' 'add15_i_3' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 398 [5/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 398 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 399 [6/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 399 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 400 [7/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 400 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 401 [8/8] (2.23ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 401 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.90>
ST_58 : Operation 402 [4/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 402 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 403 [5/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 403 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 404 [6/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 404 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 405 [7/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 405 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 406 [4/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 406 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 407 [5/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 407 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 408 [6/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 408 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 409 [7/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 409 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.90>
ST_59 : Operation 410 [3/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 410 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 411 [4/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 411 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 412 [5/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 412 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 413 [6/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 413 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 414 [3/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 414 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 415 [4/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 415 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [5/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 416 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 417 [6/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 417 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.90>
ST_60 : Operation 418 [2/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 418 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 419 [3/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 419 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 420 [4/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 420 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 421 [5/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 421 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 422 [2/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 422 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 423 [3/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 423 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 424 [4/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 424 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 425 [5/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 425 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.90>
ST_61 : Operation 426 [1/8] (1.90ns)   --->   "%add15_i = dadd i64 %add3_i, i64 %add3_i_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 426 'dadd' 'add15_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 427 [2/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 427 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 428 [3/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 428 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 429 [4/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 429 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 430 [1/8] (1.90ns)   --->   "%add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 430 'dadd' 'add15_i_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 431 [2/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 431 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 432 [3/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 432 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 433 [4/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 433 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.90>
ST_62 : Operation 434 [1/8] (1.90ns)   --->   "%add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 434 'dadd' 'add15_i_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 435 [2/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 435 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 436 [3/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 436 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 437 [1/8] (1.90ns)   --->   "%add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 437 'dadd' 'add15_i_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 438 [2/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 438 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 439 [3/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 439 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.90>
ST_63 : Operation 440 [1/8] (1.90ns)   --->   "%add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 440 'dadd' 'add15_i_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 441 [2/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 441 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 442 [1/8] (1.90ns)   --->   "%add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 442 'dadd' 'add15_i_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 443 [2/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 443 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.23>
ST_64 : Operation 444 [1/8] (1.90ns)   --->   "%add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 444 'dadd' 'add15_i_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 445 [8/8] (2.23ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 445 'dadd' 'values2_0' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 446 [1/8] (1.90ns)   --->   "%add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 446 'dadd' 'add15_i_1_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 447 [8/8] (2.23ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 447 'dadd' 'values2_0_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.23>
ST_65 : Operation 448 [7/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 448 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 449 [8/8] (2.23ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 449 'dadd' 'values2_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 450 [7/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 450 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 451 [8/8] (2.23ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 451 'dadd' 'values2_1_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.90>
ST_66 : Operation 452 [6/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 452 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 453 [7/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 453 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 454 [6/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 454 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 455 [7/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 455 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.90>
ST_67 : Operation 456 [5/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 456 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 457 [6/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 457 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 458 [5/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 458 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 459 [6/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 459 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.90>
ST_68 : Operation 460 [4/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 460 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 461 [5/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 461 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 462 [4/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 462 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 463 [5/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 463 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.90>
ST_69 : Operation 464 [3/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 464 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 465 [4/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 465 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 466 [3/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 466 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 467 [4/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 467 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.90>
ST_70 : Operation 468 [2/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 468 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 469 [3/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 469 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 470 [2/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 470 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 471 [3/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 471 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.90>
ST_71 : Operation 472 [1/8] (1.90ns)   --->   "%values2_0 = dadd i64 %add15_i, i64 %add15_i_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 472 'dadd' 'values2_0' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 473 [2/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 473 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 474 [1/8] (1.90ns)   --->   "%values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 474 'dadd' 'values2_0_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 475 [2/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 475 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.90>
ST_72 : Operation 476 [1/8] (1.90ns)   --->   "%values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 476 'dadd' 'values2_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 477 [1/8] (1.90ns)   --->   "%values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 477 'dadd' 'values2_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.23>
ST_73 : Operation 478 [8/8] (2.23ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 478 'dadd' 'value' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 479 [8/8] (2.23ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 479 'dadd' 'value_1' <Predicate = true> <Delay = 2.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.90>
ST_74 : Operation 480 [7/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 480 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 481 [7/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 481 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.90>
ST_75 : Operation 482 [6/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 482 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 483 [6/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 483 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.90>
ST_76 : Operation 484 [5/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 484 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 485 [5/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 485 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.90>
ST_77 : Operation 486 [4/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 486 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 487 [4/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 487 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.90>
ST_78 : Operation 488 [3/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 488 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 489 [3/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 489 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.90>
ST_79 : Operation 490 [2/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 490 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 491 [2/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 491 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.90>
ST_80 : Operation 492 [1/8] (1.90ns)   --->   "%value = dadd i64 %values2_0, i64 %values2_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 492 'dadd' 'value' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 493 [1/8] (1.90ns)   --->   "%value_1 = dadd i64 %values2_0_1, i64 %values2_1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325]   --->   Operation 493 'dadd' 'value_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.38>
ST_81 : Operation 494 [2/2] (2.38ns)   --->   "%call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %value, i1 %cmp33_1, i64 %value_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 494 'call' 'call_ln300' <Predicate = true> <Delay = 2.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 0.00>
ST_82 : Operation 495 [1/1] (0.00ns)   --->   "%speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:291]   --->   Operation 495 'speclooptripcount' 'speclooptripcount_ln291' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 496 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 496 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 497 [1/2] (0.00ns)   --->   "%call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %value, i1 %cmp33_1, i64 %value_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300]   --->   Operation 497 'call' 'call_ln300' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.cond11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290]   --->   Operation 498 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cols_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111]
values                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111]
values_1                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln290             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                    (sitodp           ) [ 00000011111111111111111111111111111110000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rows_read               (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln282       (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln282       (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_cols                  (ddiv             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr             (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_1           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_2           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_3           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_3         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_4           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_4         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_5           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_5         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_6           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_6         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_7           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_7         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_8           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_8         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_9           (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_9         (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_10          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_10        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_11          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_11        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_12          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_12        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_13          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_13        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_14          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_14        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_addr_15          (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
values_1_addr_15        (getelementptr    ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
sext_ln290              (sext             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
icmp_ln290              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln290               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                   (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln290            (select           ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
br_ln290                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_9                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln290             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln290_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln290_1            (icmp             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111]
add_ln290_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln290                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln300               (add              ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111]
empty                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln300             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln300_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln300_1             (add              ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111]
p_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cmp33_1                 (icmp             ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111]
store_ln290             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln342               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln300              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
values_load             (load             ) [ 00000000000000000000000000000000000000000011111111000000000000000000000000000000000]
values_load_1           (load             ) [ 00000000000000000000000000000000000000000011111111000000000000000000000000000000000]
values_1_load           (load             ) [ 00000000000000000000000000000000000000000011111111000000000000000000000000000000000]
values_1_load_1         (load             ) [ 00000000000000000000000000000000000000000011111111000000000000000000000000000000000]
values_load_2           (load             ) [ 00000000000000000000000000000000000000000001111111100000000000000000000000000000000]
values_load_3           (load             ) [ 00000000000000000000000000000000000000000001111111100000000000000000000000000000000]
values_1_load_2         (load             ) [ 00000000000000000000000000000000000000000001111111100000000000000000000000000000000]
values_1_load_3         (load             ) [ 00000000000000000000000000000000000000000001111111100000000000000000000000000000000]
values_load_4           (load             ) [ 00000000000000000000000000000000000000000000111111110000000000000000000000000000000]
values_load_5           (load             ) [ 00000000000000000000000000000000000000000000111111110000000000000000000000000000000]
values_1_load_4         (load             ) [ 00000000000000000000000000000000000000000000111111110000000000000000000000000000000]
values_1_load_5         (load             ) [ 00000000000000000000000000000000000000000000111111110000000000000000000000000000000]
values_load_6           (load             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000]
values_load_7           (load             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000]
values_1_load_6         (load             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000]
values_1_load_7         (load             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000]
values_load_8           (load             ) [ 00000000000000000000000000000000000000000000001111111100000000000000000000000000000]
values_load_9           (load             ) [ 00000000000000000000000000000000000000000000001111111100000000000000000000000000000]
values_1_load_8         (load             ) [ 00000000000000000000000000000000000000000000001111111100000000000000000000000000000]
values_1_load_9         (load             ) [ 00000000000000000000000000000000000000000000001111111100000000000000000000000000000]
values_load_10          (load             ) [ 00000000000000000000000000000000000000000000000111111110000000000000000000000000000]
values_load_11          (load             ) [ 00000000000000000000000000000000000000000000000111111110000000000000000000000000000]
values_1_load_10        (load             ) [ 00000000000000000000000000000000000000000000000111111110000000000000000000000000000]
values_1_load_11        (load             ) [ 00000000000000000000000000000000000000000000000111111110000000000000000000000000000]
values_load_12          (load             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000]
values_load_13          (load             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000]
values_1_load_12        (load             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000]
values_1_load_13        (load             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000]
values_load_14          (load             ) [ 00000000000000000000000000000000000000000000000001111111100000000000000000000000000]
values_load_15          (load             ) [ 00000000000000000000000000000000000000000000000001111111100000000000000000000000000]
values_1_load_14        (load             ) [ 00000000000000000000000000000000000000000000000001111111100000000000000000000000000]
values_1_load_15        (load             ) [ 00000000000000000000000000000000000000000000000001111111100000000000000000000000000]
add3_i                  (dadd             ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000]
add3_i_1                (dadd             ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000]
add3_i_s                (dadd             ) [ 00000000000000000000000000000000000000000000000000011111111111100000000000000000000]
add3_i_1_1              (dadd             ) [ 00000000000000000000000000000000000000000000000000011111111111100000000000000000000]
add3_i_2                (dadd             ) [ 00000000000000000000000000000000000000000000000000001111111111110000000000000000000]
add3_i_1_2              (dadd             ) [ 00000000000000000000000000000000000000000000000000001111111111110000000000000000000]
add3_i_3                (dadd             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000000]
add3_i_1_3              (dadd             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000000]
add3_i_4                (dadd             ) [ 00000000000000000000000000000000000000000000000000000011111111000000000000000000000]
add3_i_1_4              (dadd             ) [ 00000000000000000000000000000000000000000000000000000011111111000000000000000000000]
add3_i_5                (dadd             ) [ 00000000000000000000000000000000000000000000000000000001111111100000000000000000000]
add3_i_1_5              (dadd             ) [ 00000000000000000000000000000000000000000000000000000001111111100000000000000000000]
add3_i_6                (dadd             ) [ 00000000000000000000000000000000000000000000000000000000111111110000000000000000000]
add3_i_1_6              (dadd             ) [ 00000000000000000000000000000000000000000000000000000000111111110000000000000000000]
add3_i_7                (dadd             ) [ 00000000000000000000000000000000000000000000000000000000011111111000000000000000000]
add3_i_1_7              (dadd             ) [ 00000000000000000000000000000000000000000000000000000000011111111000000000000000000]
add15_i                 (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111100000000000]
add15_i_1               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111100000000000]
add15_i_s               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111110000000000]
add15_i_1_1             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111110000000000]
add15_i_2               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111100000000000]
add15_i_1_2             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111100000000000]
add15_i_3               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000111111110000000000]
add15_i_1_3             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000111111110000000000]
values2_0               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111111100]
values2_0_1             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111111100]
values2_1               (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111111100]
values2_1_1             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111111100]
value                   (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011]
value_1                 (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011]
speclooptripcount_ln291 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln290      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln300              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln290                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="values_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="values/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="values_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="values_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rows_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/36 "/>
</bind>
</comp>

<comp id="126" class="1004" name="values_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr/36 "/>
</bind>
</comp>

<comp id="133" class="1004" name="values_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr/36 "/>
</bind>
</comp>

<comp id="140" class="1004" name="values_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_1/36 "/>
</bind>
</comp>

<comp id="147" class="1004" name="values_1_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_1/36 "/>
</bind>
</comp>

<comp id="154" class="1004" name="values_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_2/36 "/>
</bind>
</comp>

<comp id="161" class="1004" name="values_1_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_2/36 "/>
</bind>
</comp>

<comp id="168" class="1004" name="values_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_3/36 "/>
</bind>
</comp>

<comp id="175" class="1004" name="values_1_addr_3_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_3/36 "/>
</bind>
</comp>

<comp id="182" class="1004" name="values_addr_4_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_4/36 "/>
</bind>
</comp>

<comp id="189" class="1004" name="values_1_addr_4_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_4/36 "/>
</bind>
</comp>

<comp id="196" class="1004" name="values_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_5/36 "/>
</bind>
</comp>

<comp id="203" class="1004" name="values_1_addr_5_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_5/36 "/>
</bind>
</comp>

<comp id="210" class="1004" name="values_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_6/36 "/>
</bind>
</comp>

<comp id="217" class="1004" name="values_1_addr_6_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_6/36 "/>
</bind>
</comp>

<comp id="224" class="1004" name="values_addr_7_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_7/36 "/>
</bind>
</comp>

<comp id="231" class="1004" name="values_1_addr_7_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_7/36 "/>
</bind>
</comp>

<comp id="238" class="1004" name="values_addr_8_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_8/36 "/>
</bind>
</comp>

<comp id="245" class="1004" name="values_1_addr_8_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_8/36 "/>
</bind>
</comp>

<comp id="252" class="1004" name="values_addr_9_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_9/36 "/>
</bind>
</comp>

<comp id="259" class="1004" name="values_1_addr_9_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_9/36 "/>
</bind>
</comp>

<comp id="266" class="1004" name="values_addr_10_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_10/36 "/>
</bind>
</comp>

<comp id="273" class="1004" name="values_1_addr_10_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_10/36 "/>
</bind>
</comp>

<comp id="280" class="1004" name="values_addr_11_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_11/36 "/>
</bind>
</comp>

<comp id="287" class="1004" name="values_1_addr_11_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_11/36 "/>
</bind>
</comp>

<comp id="294" class="1004" name="values_addr_12_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_12/36 "/>
</bind>
</comp>

<comp id="301" class="1004" name="values_1_addr_12_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_12/36 "/>
</bind>
</comp>

<comp id="308" class="1004" name="values_addr_13_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_13/36 "/>
</bind>
</comp>

<comp id="315" class="1004" name="values_1_addr_13_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_13/36 "/>
</bind>
</comp>

<comp id="322" class="1004" name="values_addr_14_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_14/36 "/>
</bind>
</comp>

<comp id="329" class="1004" name="values_1_addr_14_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_14/36 "/>
</bind>
</comp>

<comp id="336" class="1004" name="values_addr_15_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_15/36 "/>
</bind>
</comp>

<comp id="343" class="1004" name="values_1_addr_15_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr_15/36 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="4"/>
<pin id="352" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="4"/>
<pin id="355" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="356" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="64" slack="1"/>
<pin id="358" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="values_load/40 values_load_1/40 values_load_2/41 values_load_3/41 values_load_4/42 values_load_5/42 values_load_6/43 values_load_7/43 values_load_8/44 values_load_9/44 values_load_10/45 values_load_11/45 values_load_12/46 values_load_13/46 values_load_14/47 values_load_15/47 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="4"/>
<pin id="361" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="4"/>
<pin id="364" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="365" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="64" slack="1"/>
<pin id="367" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="values_1_load/40 values_1_load_1/40 values_1_load_2/41 values_1_load_3/41 values_1_load_4/42 values_1_load_5/42 values_1_load_6/43 values_1_load_7/43 values_1_load_8/44 values_1_load_9/44 values_1_load_10/45 values_1_load_11/45 values_1_load_12/46 values_1_load_13/46 values_1_load_14/47 values_1_load_15/47 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="64" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="37"/>
<pin id="379" dir="0" index="2" bw="11" slack="1"/>
<pin id="380" dir="0" index="3" bw="64" slack="0"/>
<pin id="381" dir="0" index="4" bw="11" slack="1"/>
<pin id="382" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="384" dir="0" index="7" bw="64" slack="2"/>
<pin id="385" dir="0" index="8" bw="1" slack="1"/>
<pin id="386" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln300/38 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="0" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="80"/>
<pin id="392" dir="0" index="2" bw="11" slack="44"/>
<pin id="393" dir="0" index="3" bw="64" slack="0"/>
<pin id="394" dir="0" index="4" bw="11" slack="44"/>
<pin id="395" dir="0" index="5" bw="64" slack="1"/>
<pin id="396" dir="0" index="6" bw="1" slack="44"/>
<pin id="397" dir="0" index="7" bw="64" slack="1"/>
<pin id="398" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln300/81 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="0" index="1" bw="64" slack="1"/>
<pin id="404" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add3_i/42 add3_i_s/43 add3_i_2/44 add3_i_3/45 add3_i_4/46 add3_i_5/47 add3_i_6/48 add3_i_7/49 add15_i/54 add15_i_s/55 add15_i_2/56 add15_i_3/57 values2_0/64 values2_1/65 value/73 add/11 sub/3 sub151_1/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="0" index="1" bw="64" slack="1"/>
<pin id="408" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add3_i_1/42 add3_i_1_1/43 add3_i_1_2/44 add3_i_1_3/45 add3_i_1_4/46 add3_i_1_5/47 add3_i_1_6/48 add3_i_1_7/49 add15_i_1/54 add15_i_1_1/55 add15_i_1_2/56 add15_i_1_3/57 values2_0_1/64 values2_1_1/65 value_1/73 add98_1/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="1"/>
<pin id="412" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="d_cols/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i add15_i values2_0 value "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1 add15_i_1 values2_0_1 value_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_s add15_i_s values2_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_1 add15_i_1_1 values2_1_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_2 add15_i_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_2 add15_i_1_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_3 add15_i_3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_3 add15_i_1_3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln290_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="31" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln290_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln290/36 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln290_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/36 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln290_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/36 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/36 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln290_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="0"/>
<pin id="500" dir="0" index="2" bw="31" slack="0"/>
<pin id="501" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290/36 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_9_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="36"/>
<pin id="507" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/37 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln290_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290/37 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln290_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290_1/37 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln290_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="0"/>
<pin id="518" dir="0" index="1" bw="31" slack="1"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290_1/37 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln290_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290_1/37 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="31" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/37 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_22_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/37 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_23_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/37 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln300_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="11" slack="0"/>
<pin id="554" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/37 "/>
</bind>
</comp>

<comp id="557" class="1004" name="empty_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/37 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln300_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300/37 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln300_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300_1/37 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_24_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/37 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_25_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="0" index="1" bw="7" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/37 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln300_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="0"/>
<pin id="589" dir="0" index="1" bw="11" slack="0"/>
<pin id="590" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300_1/37 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/37 "/>
</bind>
</comp>

<comp id="597" class="1004" name="cmp33_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp33_1/37 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln290_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="0" index="1" bw="31" slack="36"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/37 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="614" class="1005" name="cols_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="621" class="1005" name="conv_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="626" class="1005" name="d_cols_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="2"/>
<pin id="628" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="d_cols "/>
</bind>
</comp>

<comp id="631" class="1005" name="values_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="4"/>
<pin id="633" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="values_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="values_1_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="4"/>
<pin id="638" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="values_1_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="values_addr_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="4"/>
<pin id="643" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="values_addr_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="values_1_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="4"/>
<pin id="648" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="values_1_addr_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="values_addr_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="5"/>
<pin id="653" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="values_addr_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="values_1_addr_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="5"/>
<pin id="658" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="values_1_addr_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="values_addr_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="5"/>
<pin id="663" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="values_addr_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="values_1_addr_3_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="5"/>
<pin id="668" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="values_1_addr_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="values_addr_4_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="6"/>
<pin id="673" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="values_addr_4 "/>
</bind>
</comp>

<comp id="676" class="1005" name="values_1_addr_4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="6"/>
<pin id="678" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="values_1_addr_4 "/>
</bind>
</comp>

<comp id="681" class="1005" name="values_addr_5_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="6"/>
<pin id="683" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="values_addr_5 "/>
</bind>
</comp>

<comp id="686" class="1005" name="values_1_addr_5_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="6"/>
<pin id="688" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="values_1_addr_5 "/>
</bind>
</comp>

<comp id="691" class="1005" name="values_addr_6_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="7"/>
<pin id="693" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="values_addr_6 "/>
</bind>
</comp>

<comp id="696" class="1005" name="values_1_addr_6_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="7"/>
<pin id="698" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="values_1_addr_6 "/>
</bind>
</comp>

<comp id="701" class="1005" name="values_addr_7_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="7"/>
<pin id="703" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="values_addr_7 "/>
</bind>
</comp>

<comp id="706" class="1005" name="values_1_addr_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="7"/>
<pin id="708" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="values_1_addr_7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="values_addr_8_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="8"/>
<pin id="713" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="values_addr_8 "/>
</bind>
</comp>

<comp id="716" class="1005" name="values_1_addr_8_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="8"/>
<pin id="718" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="values_1_addr_8 "/>
</bind>
</comp>

<comp id="721" class="1005" name="values_addr_9_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="8"/>
<pin id="723" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="values_addr_9 "/>
</bind>
</comp>

<comp id="726" class="1005" name="values_1_addr_9_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="8"/>
<pin id="728" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="values_1_addr_9 "/>
</bind>
</comp>

<comp id="731" class="1005" name="values_addr_10_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="9"/>
<pin id="733" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="values_addr_10 "/>
</bind>
</comp>

<comp id="736" class="1005" name="values_1_addr_10_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="9"/>
<pin id="738" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="values_1_addr_10 "/>
</bind>
</comp>

<comp id="741" class="1005" name="values_addr_11_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="9"/>
<pin id="743" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="values_addr_11 "/>
</bind>
</comp>

<comp id="746" class="1005" name="values_1_addr_11_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="9"/>
<pin id="748" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="values_1_addr_11 "/>
</bind>
</comp>

<comp id="751" class="1005" name="values_addr_12_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="10"/>
<pin id="753" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="values_addr_12 "/>
</bind>
</comp>

<comp id="756" class="1005" name="values_1_addr_12_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="10"/>
<pin id="758" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="values_1_addr_12 "/>
</bind>
</comp>

<comp id="761" class="1005" name="values_addr_13_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="10"/>
<pin id="763" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="values_addr_13 "/>
</bind>
</comp>

<comp id="766" class="1005" name="values_1_addr_13_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="10"/>
<pin id="768" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="values_1_addr_13 "/>
</bind>
</comp>

<comp id="771" class="1005" name="values_addr_14_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="11"/>
<pin id="773" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="values_addr_14 "/>
</bind>
</comp>

<comp id="776" class="1005" name="values_1_addr_14_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="11"/>
<pin id="778" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="values_1_addr_14 "/>
</bind>
</comp>

<comp id="781" class="1005" name="values_addr_15_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="11"/>
<pin id="783" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="values_addr_15 "/>
</bind>
</comp>

<comp id="786" class="1005" name="values_1_addr_15_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="11"/>
<pin id="788" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="values_1_addr_15 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sext_ln290_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="33" slack="1"/>
<pin id="793" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln290 "/>
</bind>
</comp>

<comp id="796" class="1005" name="select_ln290_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="31" slack="1"/>
<pin id="798" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln290 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln300_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="1"/>
<pin id="806" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln300 "/>
</bind>
</comp>

<comp id="810" class="1005" name="add_ln300_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="1"/>
<pin id="812" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln300_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="cmp33_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp33_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="values_load_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load "/>
</bind>
</comp>

<comp id="827" class="1005" name="values_load_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="values_1_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load "/>
</bind>
</comp>

<comp id="837" class="1005" name="values_1_load_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="values_load_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_2 "/>
</bind>
</comp>

<comp id="847" class="1005" name="values_load_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="values_1_load_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="values_1_load_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="values_load_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="values_load_5_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_5 "/>
</bind>
</comp>

<comp id="872" class="1005" name="values_1_load_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="values_1_load_5_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="values_load_6_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="1"/>
<pin id="884" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_6 "/>
</bind>
</comp>

<comp id="887" class="1005" name="values_load_7_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_7 "/>
</bind>
</comp>

<comp id="892" class="1005" name="values_1_load_6_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_6 "/>
</bind>
</comp>

<comp id="897" class="1005" name="values_1_load_7_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_7 "/>
</bind>
</comp>

<comp id="902" class="1005" name="values_load_8_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_8 "/>
</bind>
</comp>

<comp id="907" class="1005" name="values_load_9_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_9 "/>
</bind>
</comp>

<comp id="912" class="1005" name="values_1_load_8_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="1"/>
<pin id="914" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_8 "/>
</bind>
</comp>

<comp id="917" class="1005" name="values_1_load_9_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_9 "/>
</bind>
</comp>

<comp id="922" class="1005" name="values_load_10_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_10 "/>
</bind>
</comp>

<comp id="927" class="1005" name="values_load_11_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_11 "/>
</bind>
</comp>

<comp id="932" class="1005" name="values_1_load_10_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="1"/>
<pin id="934" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_10 "/>
</bind>
</comp>

<comp id="937" class="1005" name="values_1_load_11_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="values_load_12_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="1"/>
<pin id="944" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_12 "/>
</bind>
</comp>

<comp id="947" class="1005" name="values_load_13_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="1"/>
<pin id="949" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_13 "/>
</bind>
</comp>

<comp id="952" class="1005" name="values_1_load_12_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="1"/>
<pin id="954" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_12 "/>
</bind>
</comp>

<comp id="957" class="1005" name="values_1_load_13_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="1"/>
<pin id="959" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_13 "/>
</bind>
</comp>

<comp id="962" class="1005" name="values_load_14_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_14 "/>
</bind>
</comp>

<comp id="967" class="1005" name="values_load_15_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="64" slack="1"/>
<pin id="969" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load_15 "/>
</bind>
</comp>

<comp id="972" class="1005" name="values_1_load_14_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="1"/>
<pin id="974" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_14 "/>
</bind>
</comp>

<comp id="977" class="1005" name="values_1_load_15_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load_15 "/>
</bind>
</comp>

<comp id="982" class="1005" name="add3_i_4_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_4 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add3_i_1_4_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_4 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add3_i_5_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_5 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add3_i_1_5_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_5 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="add3_i_6_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_6 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add3_i_1_6_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="1"/>
<pin id="1009" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_6 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add3_i_7_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_7 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="add3_i_1_7_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="1"/>
<pin id="1019" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_1_7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="grp_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1024" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1025" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1/3 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="grp_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1028" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1029" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1_1/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="110" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="106" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="387"><net_src comp="92" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="399"><net_src comp="94" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="4" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="114" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="401" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="389" pin=5"/></net>

<net id="427"><net_src comp="405" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="389" pin=7"/></net>

<net id="433"><net_src comp="401" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="439"><net_src comp="405" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="445"><net_src comp="401" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="451"><net_src comp="405" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="457"><net_src comp="401" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="463"><net_src comp="405" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="470"><net_src comp="14" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="120" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="120" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="120" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="6" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="502"><net_src comp="475" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="487" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="14" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="505" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="505" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="72" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="505" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="74" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="76" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="512" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="508" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="535" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="543" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="527" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="6" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="557" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="86" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="563" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="571" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="557" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="521" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="102" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="617"><net_src comp="114" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="624"><net_src comp="414" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="629"><net_src comp="409" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="376" pin=7"/></net>

<net id="634"><net_src comp="126" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="639"><net_src comp="133" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="644"><net_src comp="140" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="649"><net_src comp="147" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="654"><net_src comp="154" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="659"><net_src comp="161" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="664"><net_src comp="168" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="669"><net_src comp="175" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="674"><net_src comp="182" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="679"><net_src comp="189" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="684"><net_src comp="196" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="689"><net_src comp="203" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="694"><net_src comp="210" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="699"><net_src comp="217" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="704"><net_src comp="224" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="709"><net_src comp="231" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="714"><net_src comp="238" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="719"><net_src comp="245" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="724"><net_src comp="252" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="729"><net_src comp="259" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="734"><net_src comp="266" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="739"><net_src comp="273" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="744"><net_src comp="280" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="749"><net_src comp="287" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="754"><net_src comp="294" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="759"><net_src comp="301" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="764"><net_src comp="308" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="769"><net_src comp="315" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="774"><net_src comp="322" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="779"><net_src comp="329" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="784"><net_src comp="336" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="789"><net_src comp="343" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="794"><net_src comp="471" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="799"><net_src comp="497" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="807"><net_src comp="551" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="813"><net_src comp="587" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="819"><net_src comp="597" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="376" pin=8"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="389" pin=6"/></net>

<net id="825"><net_src comp="350" pin="7"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="830"><net_src comp="350" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="835"><net_src comp="359" pin="7"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="840"><net_src comp="359" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="845"><net_src comp="350" pin="7"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="850"><net_src comp="350" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="855"><net_src comp="359" pin="7"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="860"><net_src comp="359" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="865"><net_src comp="350" pin="7"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="870"><net_src comp="350" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="875"><net_src comp="359" pin="7"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="880"><net_src comp="359" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="885"><net_src comp="350" pin="7"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="890"><net_src comp="350" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="895"><net_src comp="359" pin="7"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="900"><net_src comp="359" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="905"><net_src comp="350" pin="7"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="910"><net_src comp="350" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="915"><net_src comp="359" pin="7"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="920"><net_src comp="359" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="925"><net_src comp="350" pin="7"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="930"><net_src comp="350" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="935"><net_src comp="359" pin="7"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="940"><net_src comp="359" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="945"><net_src comp="350" pin="7"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="950"><net_src comp="350" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="955"><net_src comp="359" pin="7"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="960"><net_src comp="359" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="965"><net_src comp="350" pin="7"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="970"><net_src comp="350" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="975"><net_src comp="359" pin="7"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="980"><net_src comp="359" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="985"><net_src comp="401" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="990"><net_src comp="405" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="995"><net_src comp="401" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1000"><net_src comp="405" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1005"><net_src comp="401" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1010"><net_src comp="405" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1015"><net_src comp="401" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1020"><net_src comp="405" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="405" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {81 82 }
 - Input state : 
	Port: aveImpl<double, 15, 80, 1, 2, 16> : rows | {36 }
	Port: aveImpl<double, 15, 80, 1, 2, 16> : cols | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16> : input_r | {38 39 81 82 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln290 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_s : 1
		select_ln290 : 2
	State 37
		trunc_ln290 : 1
		trunc_ln290_1 : 1
		icmp_ln290_1 : 1
		add_ln290_1 : 1
		br_ln290 : 2
		shl_ln : 1
		tmp_22 : 2
		tmp_23 : 2
		add_ln300 : 3
		empty : 2
		trunc_ln300 : 2
		trunc_ln300_1 : 2
		tmp_24 : 3
		tmp_25 : 3
		add_ln300_1 : 4
		p_cast : 2
		cmp33_1 : 3
		store_ln290 : 2
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 |    0    |    0    |    5    |    24   |
|   call   |      grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376     |    22   |  2.709  |   2982  |   1923  |
|          |      grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389     |    3    | 1.61371 |   1252  |   795   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_401                            |    3    |    0    |   685   |   635   |
|          |                            grp_fu_405                            |    3    |    0    |   685   |   635   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                            grp_fu_1022                           |    8    |    0    |   388   |   127   |
|          |                            grp_fu_1026                           |    8    |    0    |   388   |   127   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln290_fu_475                        |    0    |    0    |    0    |    39   |
|   icmp   |                        icmp_ln290_1_fu_516                       |    0    |    0    |    0    |    38   |
|          |                          cmp33_1_fu_597                          |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln290_fu_481                         |    0    |    0    |    0    |    39   |
|    add   |                        add_ln290_1_fu_521                        |    0    |    0    |    0    |    38   |
|          |                         add_ln300_fu_551                         |    0    |    0    |    0    |    18   |
|          |                        add_ln300_1_fu_587                        |    0    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                        select_ln290_fu_497                       |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       cols_read_read_fu_114                      |    0    |    0    |    0    |    0    |
|          |                       rows_read_read_fu_120                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                            grp_fu_409                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                            grp_fu_414                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                         sext_ln290_fu_471                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                           tmp_s_fu_487                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln290_fu_508                        |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln290_1_fu_512                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln300_fu_563                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln300_1_fu_567                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           shl_ln_fu_527                          |    0    |    0    |    0    |    0    |
|          |                           tmp_22_fu_535                          |    0    |    0    |    0    |    0    |
|bitconcatenate|                           tmp_23_fu_543                          |    0    |    0    |    0    |    0    |
|          |                           tmp_24_fu_571                          |    0    |    0    |    0    |    0    |
|          |                           tmp_25_fu_579                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                           empty_fu_557                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           p_cast_fu_593                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    47   | 4.32271 |   6385  |   4526  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+
|        |   FF   |   LUT  |
+--------+--------+--------+
| values |   64   |   65   |
|values_1|   64   |   65   |
+--------+--------+--------+
|  Total |   128  |   130  |
+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add3_i_1_4_reg_987   |   64   |
|   add3_i_1_5_reg_997   |   64   |
|   add3_i_1_6_reg_1007  |   64   |
|   add3_i_1_7_reg_1017  |   64   |
|    add3_i_4_reg_982    |   64   |
|    add3_i_5_reg_992    |   64   |
|    add3_i_6_reg_1002   |   64   |
|    add3_i_7_reg_1012   |   64   |
|   add_ln300_1_reg_810  |   11   |
|    add_ln300_reg_804   |   11   |
|     cmp33_1_reg_816    |    1   |
|    cols_read_reg_614   |   32   |
|      conv_reg_621      |   64   |
|     d_cols_reg_626     |   64   |
|        i_reg_607       |   31   |
|         reg_418        |   64   |
|         reg_424        |   64   |
|         reg_430        |   64   |
|         reg_436        |   64   |
|         reg_442        |   64   |
|         reg_448        |   64   |
|         reg_454        |   64   |
|         reg_460        |   64   |
|  select_ln290_reg_796  |   31   |
|   sext_ln290_reg_791   |   33   |
|values_1_addr_10_reg_736|    4   |
|values_1_addr_11_reg_746|    4   |
|values_1_addr_12_reg_756|    4   |
|values_1_addr_13_reg_766|    4   |
|values_1_addr_14_reg_776|    4   |
|values_1_addr_15_reg_786|    4   |
| values_1_addr_1_reg_646|    4   |
| values_1_addr_2_reg_656|    4   |
| values_1_addr_3_reg_666|    4   |
| values_1_addr_4_reg_676|    4   |
| values_1_addr_5_reg_686|    4   |
| values_1_addr_6_reg_696|    4   |
| values_1_addr_7_reg_706|    4   |
| values_1_addr_8_reg_716|    4   |
| values_1_addr_9_reg_726|    4   |
|  values_1_addr_reg_636 |    4   |
|values_1_load_10_reg_932|   64   |
|values_1_load_11_reg_937|   64   |
|values_1_load_12_reg_952|   64   |
|values_1_load_13_reg_957|   64   |
|values_1_load_14_reg_972|   64   |
|values_1_load_15_reg_977|   64   |
| values_1_load_1_reg_837|   64   |
| values_1_load_2_reg_852|   64   |
| values_1_load_3_reg_857|   64   |
| values_1_load_4_reg_872|   64   |
| values_1_load_5_reg_877|   64   |
| values_1_load_6_reg_892|   64   |
| values_1_load_7_reg_897|   64   |
| values_1_load_8_reg_912|   64   |
| values_1_load_9_reg_917|   64   |
|  values_1_load_reg_832 |   64   |
| values_addr_10_reg_731 |    4   |
| values_addr_11_reg_741 |    4   |
| values_addr_12_reg_751 |    4   |
| values_addr_13_reg_761 |    4   |
| values_addr_14_reg_771 |    4   |
| values_addr_15_reg_781 |    4   |
|  values_addr_1_reg_641 |    4   |
|  values_addr_2_reg_651 |    4   |
|  values_addr_3_reg_661 |    4   |
|  values_addr_4_reg_671 |    4   |
|  values_addr_5_reg_681 |    4   |
|  values_addr_6_reg_691 |    4   |
|  values_addr_7_reg_701 |    4   |
|  values_addr_8_reg_711 |    4   |
|  values_addr_9_reg_721 |    4   |
|   values_addr_reg_631  |    4   |
| values_load_10_reg_922 |   64   |
| values_load_11_reg_927 |   64   |
| values_load_12_reg_942 |   64   |
| values_load_13_reg_947 |   64   |
| values_load_14_reg_962 |   64   |
| values_load_15_reg_967 |   64   |
|  values_load_1_reg_827 |   64   |
|  values_load_2_reg_842 |   64   |
|  values_load_3_reg_847 |   64   |
|  values_load_4_reg_862 |   64   |
|  values_load_5_reg_867 |   64   |
|  values_load_6_reg_882 |   64   |
|  values_load_7_reg_887 |   64   |
|  values_load_8_reg_902 |   64   |
|  values_load_9_reg_907 |   64   |
|   values_load_reg_822  |   64   |
+------------------------+--------+
|          Total         |  3478  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_350 |  p0  |   8  |   4  |   32   ||    43   |
| grp_access_fu_350 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_359 |  p0  |   8  |   4  |   32   ||    43   |
| grp_access_fu_359 |  p2  |   8  |   0  |    0   ||    43   |
|     grp_fu_401    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_401    |  p1  |  15  |  64  |   960  ||    65   |
|     grp_fu_405    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_405    |  p1  |  15  |  64  |   960  ||    65   |
|     grp_fu_414    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3584  || 5.00807 ||   441   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   47   |    4   |  6385  |  4526  |
|   Memory  |    -   |    -   |   128  |   130  |
|Multiplexer|    -   |    5   |    -   |   441  |
|  Register |    -   |    -   |  3478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   47   |    9   |  9991  |  5097  |
+-----------+--------+--------+--------+--------+
