$date
	Thu Dec 10 17:53:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " carry $end
$var reg 1 # ci $end
$var reg 4 $ r1 [3:0] $end
$var reg 4 % r2 [3:0] $end
$scope module U $end
$var wire 1 # ci $end
$var wire 4 & r1 [3:0] $end
$var wire 4 ' r2 [3:0] $end
$var wire 4 ( result [3:0] $end
$var wire 1 " carry $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module u0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 # ci $end
$var wire 1 . sum $end
$var wire 1 + co $end
$upscope $end
$scope module u1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 # ci $end
$var wire 1 1 sum $end
$var wire 1 * co $end
$upscope $end
$scope module u2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 # ci $end
$var wire 1 4 sum $end
$var wire 1 ) co $end
$upscope $end
$scope module u3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 # ci $end
$var wire 1 7 sum $end
$var wire 1 " co $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#10
11
b1010 !
b1010 (
17
1/
15
b1010 $
b1010 &
#20
b1000 !
b1000 (
01
1*
10
b10 %
b10 '
#30
1.
11
14
b111 !
b111 (
07
1"
1#
#40
