<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">

<title>Hardware Abstraction Layer: low_level_init.c Source File</title>

<LINK HREF="doxygen.css" REL="stylesheet" TYPE="text/css">

</head><body>

<table border="0" cellspacing="0" cellpadding="0"  width=100%>

<tr>

<td><img src="ST_Logo.gif"></td>

<td> <div class="qindex">

<a class="qindex" href="index.html">Home</a>&nbsp;

 | &nbsp;<a class="qindex" href="modules.html">Modules</a>&nbsp;

 | &nbsp;<a class="qindex" href="annotated.html">Data Structures</a>&nbsp;

 | &nbsp;<a class="qindex" href="files.html">File List</a>&nbsp;

 | &nbsp;<a class="qindex" href="globals.html">Index</a></div>

</td>

</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>low_level_init.c</h1><a href="low__level__init_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * This module contains the function `__low_level_init&apos;, a function</span>
<a name="l00004"></a>00004 <span class="comment"> * that is called before the `main&apos; function of the program.  Normally</span>
<a name="l00005"></a>00005 <span class="comment"> * low-level initializations - such as setting the prefered interrupt</span>
<a name="l00006"></a>00006 <span class="comment"> * level or setting the watchdog - can be performed here.</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * Note that this function is called before the data segments are</span>
<a name="l00009"></a>00009 <span class="comment"> * initialized, this means that this function cannot rely on the</span>
<a name="l00010"></a>00010 <span class="comment"> * values of global or static variables.</span>
<a name="l00011"></a>00011 <span class="comment"> *</span>
<a name="l00012"></a>00012 <span class="comment"> * When this function returns zero, the startup code will inhibit the</span>
<a name="l00013"></a>00013 <span class="comment"> * initialization of the data segments. The result is faster startup,</span>
<a name="l00014"></a>00014 <span class="comment"> * the drawback is that neither global nor static data will be</span>
<a name="l00015"></a>00015 <span class="comment"> * initialized.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Copyright 1999-2004 IAR Systems. All rights reserved.</span>
<a name="l00018"></a>00018 <span class="comment"> * Customized by STMicroelectronics for STM32W</span>
<a name="l00019"></a>00019 <span class="comment"> *</span>
<a name="l00020"></a>00020 <span class="comment"> **************************************************/</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#include PLATFORM_HEADER</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="preprocessor">#pragma language=extended</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;<a class="code" href="memmap_8h.html" title="STM32W108 series memory map definitions used by the full hal.">hal/micro/cortexm3/memmap.h</a>&quot;</span>
<a name="l00031"></a><a class="code" href="low__level__init_8c.html#a59639044d2973c470bbd031bc0b9e9a7">00031</a> __root __no_init <span class="keyword">const</span> <a class="code" href="struct_hal_fixed_address_table_type.html">HalFixedAddressTableType</a> <a class="code" href="memmap-fat_8h.html#a1af2bcb45c6c46cd87288aa865080fb5">halFixedAddressTable</a> @ <a class="code" href="group__iar.html#ga25e6e0629b308db2527fd7c733f01cb7">__FAT__</a>;
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="union_hal_vector_table_type.html">HalVectorTableType</a> <a class="code" href="low__level__init_8c.html#a51978de079ceaa5e17c74e4e14a9666f">__vector_table</a>[];
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 __interwork <span class="keywordtype">int</span> <a class="code" href="low__level__init_8c.html#a6a580fe7918e3f596d22446f8a8f9a9d">__low_level_init</a>(<span class="keywordtype">void</span>);
<a name="l00037"></a>00037 
<a name="l00038"></a><a class="code" href="low__level__init_8c.html#a6a580fe7918e3f596d22446f8a8f9a9d">00038</a> __interwork <span class="keywordtype">int</span> <a class="code" href="low__level__init_8c.html#a6a580fe7918e3f596d22446f8a8f9a9d">__low_level_init</a>(<span class="keywordtype">void</span>)
<a name="l00039"></a>00039 {
<a name="l00040"></a>00040   <span class="comment">//Ensure there is enough margin on VREG_1V8 for stable RAM reads by</span>
<a name="l00041"></a>00041   <span class="comment">//setting it to a code of 6.  VREG_1V2 can be left at its reset value.</span>
<a name="l00042"></a>00042   <a class="code" href="regs_8h.html#a6b590dcfb39612a13e258f577bea4090">VREG</a> = 0x00000307;
<a name="l00043"></a>00043   
<a name="l00044"></a>00044   <span class="comment">// This code should be careful about the use of local variables in case the</span>
<a name="l00045"></a>00045   <span class="comment">// reset type happens to be a deep sleep reset.  If the reset is not from</span>
<a name="l00046"></a>00046   <span class="comment">// deep sleep, then locals can be freely used</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048   <span class="comment">//When the Cortex-M3 exits reset, interrupts are enable.  Explicitely</span>
<a name="l00049"></a>00049   <span class="comment">//disable them immediately using the standard set PRIMASK instruction.</span>
<a name="l00050"></a>00050   <span class="comment">//Injecting an assembly instruction this early does not effect optimization.</span>
<a name="l00051"></a>00051   <span class="keyword">asm</span>(<span class="stringliteral">&quot;CPSID i&quot;</span>);
<a name="l00052"></a>00052 
<a name="l00053"></a>00053   <span class="comment">//It is quite possible that when the Cortex-M3 begins executing code the</span>
<a name="l00054"></a>00054   <span class="comment">//Core Reset Vector Catch is still left enabled.  Because this VC would</span>
<a name="l00055"></a>00055   <span class="comment">//cause us to halt at reset if another reset event tripped, we should</span>
<a name="l00056"></a>00056   <span class="comment">//clear it as soon as possible.  If a debugger wants to halt at reset,</span>
<a name="l00057"></a>00057   <span class="comment">//it will set this bit again.</span>
<a name="l00058"></a>00058   <a class="code" href="regs_8h.html#ac6474a2ac51b9898d9f50e1e44962df9">DEBUG_EMCR</a> &amp;= ~<a class="code" href="regs_8h.html#aeb4a655367df8f28bc0472c61afe68f0">DEBUG_EMCR_VC_CORERESET</a>;
<a name="l00059"></a>00059 
<a name="l00060"></a>00060   <span class="comment">//Configure flash access for optimal current consumption early</span>
<a name="l00061"></a>00061   <span class="comment">//during boot to save as much current as we can.</span>
<a name="l00062"></a>00062   <a class="code" href="regs_8h.html#a42d925cbd1b6384eb75305515e9146da">FLASH_ACCESS</a> = (<a class="code" href="regs_8h.html#ad8253e1ab7270b1d997e88316fb326f9">FLASH_ACCESS_PREFETCH_EN</a>          |
<a name="l00063"></a>00063                   (1&lt;&lt;<a class="code" href="regs_8h.html#a5b6a3997342923357bfd8534111ec2ae">FLASH_ACCESS_CODE_LATENCY_BIT</a>));
<a name="l00064"></a>00064 
<a name="l00066"></a>00066   <span class="comment">// We might be coming from a bootloader at the base of flash, or even in the</span>
<a name="l00067"></a>00067   <span class="comment">//  NULL_BTL case, the BAT/AAT will be at the beginning of the image</span>
<a name="l00068"></a>00068   <a class="code" href="regs_8h.html#aeb5d00dbf8e4c6447700f1107a4ef452">SCS_VTOR</a> = (<a class="code" href="group__iar.html#ga2ba8e0357fdc7b7a450e6893ed81e8e3">int32u</a>)__vector_table;
<a name="l00069"></a>00069 
<a name="l00071"></a>00071   <span class="comment">//The STM32W support 5 bits of priority configuration.</span>
<a name="l00072"></a>00072   <span class="comment">//  The cortex allows this to be further divided into preemption and a</span>
<a name="l00073"></a>00073   <span class="comment">//  &quot;tie-breaker&quot; sub-priority.</span>
<a name="l00074"></a>00074   <span class="comment">//We configure a scheme that allows for 3 bits (8 values) of preemption and</span>
<a name="l00075"></a>00075   <span class="comment">//   2 bits (4 values) of tie-breaker by using the value 4 in PRIGROUP.</span>
<a name="l00076"></a>00076   <span class="comment">//The value 0x05FA0000 is a special key required to write to this register.</span>
<a name="l00077"></a>00077   <a class="code" href="regs_8h.html#aa39b9853e25a2c6bf7bcf031a2467db1">SCS_AIRCR</a> = (0x05FA0000 | (4 &lt;&lt;<a class="code" href="regs_8h.html#ae1004259e187c97cf42ec39cb4f094fd">SCS_AIRCR_PRIGROUP_BIT</a>));
<a name="l00078"></a>00078     
<a name="l00079"></a>00079   <span class="comment">//A few macros to help with interrupt priority configuration.  Really only </span>
<a name="l00080"></a>00080   <span class="comment">//  uses 6 of the possible levels, and ignores the tie-breaker sub-priority</span>
<a name="l00081"></a>00081   <span class="comment">//  for now.</span>
<a name="l00082"></a>00082   <span class="comment">//Don&apos;t forget that the priority level values need to be shifted into the</span>
<a name="l00083"></a>00083   <span class="comment">//  top 5 bits of the 8 bit priority fields. (hence the &lt;&lt;3)</span>
<a name="l00084"></a>00084   <span class="comment">//</span>
<a name="l00085"></a>00085   <span class="comment">// NOTE: The ATOMIC and DISABLE_INTERRUPTS macros work by setting the </span>
<a name="l00086"></a>00086   <span class="comment">//       current priority to a value of 12, which still allows CRITICAL and </span>
<a name="l00087"></a>00087   <span class="comment">//       HIGH priority interrupts to fire, while blocking MED and LOW.</span>
<a name="l00088"></a>00088   <span class="comment">//       If a different value is desired, spmr.s79 will need to be edited.</span>
<a name="l00089"></a>00089 <span class="preprocessor">  #define CRITICAL (0  &lt;&lt;3)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define HIGH     (8  &lt;&lt;3)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">  #define MED      (16 &lt;&lt;3)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">  #define LOW      (28 &lt;&lt;3)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">  #define NONE     (31 &lt;&lt;3)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095   <span class="comment">//With optimization turned on, the compiler will indentify all the values</span>
<a name="l00096"></a>00096   <span class="comment">//and variables used here as constants at compile time and will truncate</span>
<a name="l00097"></a>00097   <span class="comment">//this entire block of code to 98 bytes, comprised of 7 load-load-store</span>
<a name="l00098"></a>00098   <span class="comment">//operations.</span>
<a name="l00099"></a>00099                     <span class="comment">//vect00 is fixed                        //Stack pointer</span>
<a name="l00100"></a>00100                     <span class="comment">//vect01 is fixed                        //Reset Vector</span>
<a name="l00101"></a>00101                     <span class="comment">//vect02 is fixed                        //NMI Handler</span>
<a name="l00102"></a>00102                     <span class="comment">//vect03 is fixed                        //Hard Fault Handler</span>
<a name="l00103"></a>00103   <a class="code" href="regs_8h.html#a253118ce625c97538c3b9f32d8ed88b5">SCS_SHPR_7to4</a>   = ((<a class="code" href="low__level__init_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="regs_8h.html#a9c7d09177239971808d33b9d17276d49">SCS_SHPR_7to4_PRI_4_BIT</a>) |  <span class="comment">//Memory Fault Handler </span>
<a name="l00104"></a>00104                      (<a class="code" href="low__level__init_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="regs_8h.html#ad726e2b6742b3dcb6fc12d59b8f93107">SCS_SHPR_7to4_PRI_5_BIT</a>) |  <span class="comment">//Bus Fault Handler</span>
<a name="l00105"></a>00105                      (<a class="code" href="low__level__init_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="regs_8h.html#a79b966d2d4faa166932d245e1af0577a">SCS_SHPR_7to4_PRI_6_BIT</a>) |  <span class="comment">//Usage Fault Handler</span>
<a name="l00106"></a>00106                      (<a class="code" href="low__level__init_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="regs_8h.html#aa60ff42d92aea204f7fa1cf2906127f5">SCS_SHPR_7to4_PRI_7_BIT</a>));      <span class="comment">//Reserved</span>
<a name="l00107"></a>00107   <a class="code" href="regs_8h.html#ad9b0ac6e9e4a2cedf5c802ef3e6f626b">SCS_SHPR_11to8</a>  = ((<a class="code" href="low__level__init_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="regs_8h.html#a631d914830e4149ee60295bd3010af6d">SCS_SHPR_11to8_PRI_8_BIT</a>)  |    <span class="comment">//Reserved</span>
<a name="l00108"></a>00108                      (<a class="code" href="low__level__init_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="regs_8h.html#a94407cc1cbccc64281358b5d7dadcb46">SCS_SHPR_11to8_PRI_9_BIT</a>)  |    <span class="comment">//Reserved</span>
<a name="l00109"></a>00109                      (<a class="code" href="low__level__init_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="regs_8h.html#a32735695348cbea4dbcb91bd4ac82e73">SCS_SHPR_11to8_PRI_10_BIT</a>) |    <span class="comment">//Reserved</span>
<a name="l00110"></a>00110                      (<a class="code" href="low__level__init_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="regs_8h.html#a418ecf590f1e1cb930c4d1afe3e2c672">SCS_SHPR_11to8_PRI_11_BIT</a>));    <span class="comment">//SVCall Handler</span>
<a name="l00111"></a>00111   <a class="code" href="regs_8h.html#a8ea2918161be79c61866509cc4c1dca4">SCS_SHPR_15to12</a> = ((<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a203b903796007cf00ac8e944118868db">SCS_SHPR_15to12_PRI_12_BIT</a>) |   <span class="comment">//Debug Monitor Handler</span>
<a name="l00112"></a>00112                      (<a class="code" href="low__level__init_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="regs_8h.html#a2a29b4b3eaa0a816a8ea74e5d57f0e56">SCS_SHPR_15to12_PRI_13_BIT</a>) |   <span class="comment">//Reserved</span>
<a name="l00113"></a>00113                      (<a class="code" href="low__level__init_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="regs_8h.html#a2e89a09970c640395399d517a9f9b7bb">SCS_SHPR_15to12_PRI_14_BIT</a>) |   <span class="comment">//PendSV Handler</span>
<a name="l00114"></a>00114                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#aa4b34f7b8f95f172ca25967f68628c4f">SCS_SHPR_15to12_PRI_15_BIT</a>));   <span class="comment">//SysTick Handler</span>
<a name="l00115"></a>00115   <a class="code" href="regs_8h.html#a0e3a54ed31c34c6b2a156c32c9109b17">NVIC_IPR_3to0</a>   = ((<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a90ea6d027a91ec00655f6382d2853fcc">NVIC_IPR_3to0_PRI_0_BIT</a>) |      <span class="comment">//Timer 1 Handler</span>
<a name="l00116"></a>00116                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a62e91a401c582501fa6452b4e78c41c5">NVIC_IPR_3to0_PRI_1_BIT</a>) |      <span class="comment">//Timer 2 Handler</span>
<a name="l00117"></a>00117                      (<a class="code" href="low__level__init_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="regs_8h.html#ac5527002320fbf436638a888fc75ef9a">NVIC_IPR_3to0_PRI_2_BIT</a>) |      <span class="comment">//Management Handler</span>
<a name="l00118"></a>00118                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a093d1ac9c95bbe5594d3c9d630c673d5">NVIC_IPR_3to0_PRI_3_BIT</a>));      <span class="comment">//BaseBand Handler</span>
<a name="l00119"></a>00119   <a class="code" href="regs_8h.html#a4e0c4511221e62d3cd4f326fe5b3795b">NVIC_IPR_7to4</a>   = ((<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#ac97ad974e4118e4931f8c904ce8087fe">NVIC_IPR_7to4_PRI_4_BIT</a>) |      <span class="comment">//Sleep Timer Handler</span>
<a name="l00120"></a>00120                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#ab0f82398028aca18f72c13b0b3810f1d">NVIC_IPR_7to4_PRI_5_BIT</a>) |      <span class="comment">//SC1 Handler</span>
<a name="l00121"></a>00121                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a6eac864f248c09881e98ffeb01c8ed9b">NVIC_IPR_7to4_PRI_6_BIT</a>) |      <span class="comment">//SC2 Handler</span>
<a name="l00122"></a>00122                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#ac5a93bbf32eafa232fd6a6f5877a9c78">NVIC_IPR_7to4_PRI_7_BIT</a>));      <span class="comment">//Security Handler</span>
<a name="l00123"></a>00123   <a class="code" href="regs_8h.html#afaee57d52a994291f1fd2f22b1013da9">NVIC_IPR_11to8</a>  = ((<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#ab073ad43f071d96a6e356df456f0dfe3">NVIC_IPR_11to8_PRI_8_BIT</a>)  |    <span class="comment">//MAC Timer Handler</span>
<a name="l00124"></a>00124                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a307648b6633aec8ae264870e66dd3ad0">NVIC_IPR_11to8_PRI_9_BIT</a>)  |    <span class="comment">//MAC TX Handler</span>
<a name="l00125"></a>00125                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a6e52fd4b27c1fc0d8c5b1d32df504834">NVIC_IPR_11to8_PRI_10_BIT</a>) |    <span class="comment">//MAC RX Handler</span>
<a name="l00126"></a>00126                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#abee77e749fe66b2cb09c9b8cfea5c106">NVIC_IPR_11to8_PRI_11_BIT</a>));    <span class="comment">//ADC Handler</span>
<a name="l00127"></a>00127   <a class="code" href="regs_8h.html#a3e1dc55b82e801a3637d49f46ee4ef56">NVIC_IPR_15to12</a> = ((<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a4a21ecdb8c3db671fdadf34aaffc2a75">NVIC_IPR_15to12_PRI_12_BIT</a>) |   <span class="comment">//GPIO IRQA Handler</span>
<a name="l00128"></a>00128                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a753474343c64e839961f089d139e1ef3">NVIC_IPR_15to12_PRI_13_BIT</a>) |   <span class="comment">//GPIO IRQB Handler</span>
<a name="l00129"></a>00129                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a0563eb31fc042c6c97d9ce46f4bfedaa">NVIC_IPR_15to12_PRI_14_BIT</a>) |   <span class="comment">//GPIO IRQC Handler</span>
<a name="l00130"></a>00130                      (<a class="code" href="low__level__init_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="regs_8h.html#a3d12ed9ec8c82dc2b3ef2d7419298e4a">NVIC_IPR_15to12_PRI_15_BIT</a>));   <span class="comment">//GPIO IRQD Handler</span>
<a name="l00131"></a>00131   <a class="code" href="regs_8h.html#a5e2eba31657cd64e494bf2c3bed849e3">NVIC_IPR_19to16</a> = ((<a class="code" href="low__level__init_8c.html#ab811d8c6ff3a505312d3276590444289">LOW</a>  &lt;&lt;<a class="code" href="regs_8h.html#ad2f609224313614b1082e78f1b62e360">NVIC_IPR_19to16_PRI_16_BIT</a>));   <span class="comment">//Debug Handler</span>
<a name="l00132"></a>00132                     <span class="comment">//vect33 not implemented</span>
<a name="l00133"></a>00133                     <span class="comment">//vect34 not implemented</span>
<a name="l00134"></a>00134                     <span class="comment">//vect35 not implemented</span>
<a name="l00135"></a>00135 
<a name="l00137"></a>00137   <a class="code" href="regs_8h.html#a8f32618b6b1d573681b819ca38d05bce">SCS_CCR</a> = <a class="code" href="regs_8h.html#acadb2ac98d208d13e6f943fecda798ab">SCS_CCR_DIV_0_TRP_MASK</a>;
<a name="l00138"></a>00138   <a class="code" href="regs_8h.html#a38550034b23eafdc52629b9493685b87">SCS_SHCSR</a> = ( <a class="code" href="regs_8h.html#a186580c0aba214e54264410473cc22d8">SCS_SHCSR_USGFAULTENA_MASK</a>
<a name="l00139"></a>00139                 | <a class="code" href="regs_8h.html#afb5d12d7e471971d3b9ca1df2f04fa5b">SCS_SHCSR_BUSFAULTENA_MASK</a>
<a name="l00140"></a>00140                 | <a class="code" href="regs_8h.html#aac329ec737532e7fe098a99941ae5e72">SCS_SHCSR_MEMFAULTENA_MASK</a> );
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 
<a name="l00143"></a>00143   <span class="keywordflow">if</span>((<a class="code" href="regs_8h.html#af1c79518bc5ef507944afcc71a30bfe1">RESET_EVENT</a>&amp;<a class="code" href="regs_8h.html#ab1fc858cc2fddf83de5a8919b71d5525">RESET_DSLEEP</a>) == RESET_DSLEEP) {
<a name="l00144"></a>00144     <span class="comment">//Since the 13 NVIC registers above are fixed values, they are restored</span>
<a name="l00145"></a>00145     <span class="comment">//above (where they get set anyways during normal boot sequences) instead</span>
<a name="l00146"></a>00146     <span class="comment">//of inside of the halInternalSleep code:</span>
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="keywordtype">void</span> halTriggerContextRestore(<span class="keywordtype">void</span>);
<a name="l00149"></a>00149     <span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keywordtype">boolean</span> halPendSvSaveContext;
<a name="l00150"></a>00150     halPendSvSaveContext = 0;       <span class="comment">//0 means restore context</span>
<a name="l00151"></a>00151     <a class="code" href="regs_8h.html#a0b77a29790668aac74abcb8932e05829">SCS_ICSR</a> |= <a class="code" href="regs_8h.html#aa87f587311e169cf8585750d2961273a">SCS_ICSR_PENDSVSET</a>; <span class="comment">//pend halPendSvIsr to enable later</span>
<a name="l00152"></a>00152     halTriggerContextRestore();     <span class="comment">//sets MSP, enables interrupts</span>
<a name="l00153"></a>00153     <span class="comment">//if the context restore worked properly, we should never return here</span>
<a name="l00154"></a>00154     <span class="keywordflow">while</span>(1) { ; }
<a name="l00155"></a>00155   }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157   <a class="code" href="group__iar.html#ga600e3cb6d6691dd6e04ecafef528ce47" title="Disable global interrupts without regard to the current or previous state.">INTERRUPTS_OFF</a>();
<a name="l00158"></a>00158   <span class="keyword">asm</span>(<span class="stringliteral">&quot;CPSIE i&quot;</span>);
<a name="l00159"></a>00159 
<a name="l00160"></a>00160   <span class="comment">/*==================================*/</span>
<a name="l00161"></a>00161   <span class="comment">/* Choose if segment initialization */</span>
<a name="l00162"></a>00162   <span class="comment">/* should be done or not.           */</span>
<a name="l00163"></a>00163   <span class="comment">/* Return: 0 to omit seg_init       */</span>
<a name="l00164"></a>00164   <span class="comment">/*         1 to run seg_init        */</span>
<a name="l00165"></a>00165   <span class="comment">/*==================================*/</span>
<a name="l00166"></a>00166   <span class="keywordflow">return</span> 1;
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="preprocessor">#pragma language=default</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>}
<a name="l00173"></a>00173 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1">

<table border="0" cellspacing="0" cellpadding="0" width=100%>

<tr>

<td><address><small>

Hardware Abstraction Layer. <br>

1.0.1.

</small></address>

</td>

<td align="right">

<address><small>

Copyright &copy; 2009 by STMicrolectronics. All rights reserved.<br>

Generated Wed Sep 1 13:41:43 2010 with <a href="http://www.doxygen.org/index.html">Doxygen</a> 1.6.1.

</small></address>

</td>

</tr>

</table>

</body>

</html>
