

================================================================
== Vivado HLS Report for 'compute_layer_0_0'
================================================================
* Date:           Wed Aug 12 00:45:06 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.33ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %data_0_V_read_4 to i46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 12 [3/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %data_1_V_read_4 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 14 [3/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %data_2_V_read_4 to i39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 16 [3/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%OP1_V_3_cast5 = sext i32 %data_3_V_read_4 to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %data_3_V_read_4, i5 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i37 %p_shl to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i38 0, %p_shl_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = sub i38 %p_neg, %OP1_V_3_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_256 = call i20 @_ssdm_op_PartSelect.i20.i38.i32.i32(i38 %p_Val2_2, i32 18, i32 37)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %data_4_V_read_4 to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 24 [3/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.33ns
ST_2 : Operation 25 [2/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.33ns
ST_3 : Operation 29 [1/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_253 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_s, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 31 [1/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_254 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_s_44, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 33 [1/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_255 = call i21 @_ssdm_op_PartSelect.i21.i39.i32.i32(i39 %p_Val2_1, i32 18, i32 38)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 35 [1/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_257 = call i20 @_ssdm_op_PartSelect.i20.i38.i32.i32(i38 %p_Val2_4, i32 18, i32 37)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]

 <State 4> : 2.88ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i22 %tmp_254 to i23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i21 %tmp_255 to i23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i20 %tmp_256 to i22" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i20 %tmp_257 to i21" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]
ST_4 : Operation 41 [1/1] (1.44ns)   --->   "%tmp2 = add i23 %tmp_6_cast, %tmp_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.43ns)   --->   "%tmp4 = add i21 %tmp_15_cast, -58281" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i21 %tmp4 to i22" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_4 : Operation 44 [1/1] (1.43ns)   --->   "%tmp3 = add i22 %tmp4_cast, %tmp_12_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 1.06ns
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62]
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:66]
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str410, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:74]
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:76]
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i28 %tmp_253 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i23 %tmp2 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i29 %tmp2_cast, %tmp_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i22 %tmp3 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_5 : Operation 54 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%res_V_write_assign = add i29 %tmp3_cast, %tmp1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret i29 %res_V_write_assign" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.33ns
The critical path consists of the following:
	wire read on port 'data_4_V_read' [6]  (0 ns)
	'mul' operation ('p_Val2_4', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [35]  (3.33 ns)

 <State 2>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [16]  (3.33 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [16]  (3.33 ns)

 <State 4>: 2.88ns
The critical path consists of the following:
	'add' operation ('tmp4', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [42]  (1.44 ns)
	'add' operation ('tmp3', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [44]  (1.44 ns)

 <State 5>: 1.06ns
The critical path consists of the following:
	'add' operation ('tmp1', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [41]  (0 ns)
	'add' operation ('res.V', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [46]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
