// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Mon Aug 14 15:31:40 2023
// Host        : DESKTOP-BRUHM76 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_drive_leds_0_0_stub.v
// Design      : system_drive_leds_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "drive_leds,Vivado 2022.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(signal_0, signal_1, signal_2, signal_3, signal_4, 
  signal_5, signal_6, signal_7, signal_out)
/* synthesis syn_black_box black_box_pad_pin="signal_0,signal_1,signal_2,signal_3,signal_4,signal_5,signal_6,signal_7,signal_out[7:0]" */;
  input signal_0;
  input signal_1;
  input signal_2;
  input signal_3;
  input signal_4;
  input signal_5;
  input signal_6;
  input signal_7;
  output [7:0]signal_out;
endmodule
