Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 07:10:13 on Nov 19,2020
vlog -l arc4.rtl-vlog.rpt -sv "+acc=rnp" arc4_ag.sv arc4.sv init.sv ksa.sv prga.sv task3.sv memories/s_mem.v memories/pt_mem.v memories/ct_mem.v 
-- Compiling module arc4_ag
-- Compiling module ag_sram
-- Compiling module arc4
-- Compiling module init
-- Compiling module ksa
-- Compiling module prga
-- Compiling module task3
-- Compiling module s_mem
-- Compiling module pt_mem
-- Compiling module ct_mem

Top level modules:
	arc4_ag
	task3
End time: 07:10:13 on Nov 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -l arc4.rtl-vsim.rpt -L /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf -c -do "vcd file arc4.rtl.vcd;vcd add -r /arc4_ag/dut/*;run -all;quit" arc4_ag 
# Start time: 07:10:16 on Nov 19,2020
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.27.2.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.arc4_ag(fast)
# Loading work.arc4(fast)
# Loading work.s_mem(fast)
# Loading /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading work.init(fast)
# Loading work.ksa(fast)
# Loading work.prga(fast)
# Loading work.ag_sram(fast)
# vcd file arc4.rtl.vcd
# vcd add -r /arc4_ag/dut/*
# run -all
# msg: Fails if rdy is not high 20 clock cycles after coming out of a 20-clock-cycle reset
# PASSED at t=800
# msg: Fails if rdy is combinationally dependent on en
# PASSED at t=800
# msg: Fails if rdy is not low at the posedge after en is deasserted
# PASSED at t=830
# msg: Fails if rdy is not reasserted within 16384 clock cycles
# PASSED at t=89800
# msg: Fails if final PT message length (239) is not as expected (239)
# PASSED at t=89800
# msg: Fails if final PT message contents have any mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 1 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 2 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 4 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 8 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 16 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 32 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 64 mismatches (0)
# PASSED at t=89800
# msg: Fails if final PT message contents have over 128 mismatches (0)
# PASSED at t=89800
# msg: Fails if rdy is not low at the posedge after en is deasserted (re-enable run)
# PASSED at t=89830
# msg: Fails if rdy is not reasserted within 4096 clock cycles (re-enable run)
# PASSED at t=135600
# msg: Fails if final PT message length (23) is not as expected (23)
# PASSED at t=135600
# msg: Fails if final PT message contents have any mismatches (0)
# PASSED at t=135600
# msg: Fails if rdy is not low at the posedge after en is deasserted (reset run)
# PASSED at t=136430
# msg: Fails if rdy is not reasserted within 4096 clock cycles (reset run)
# PASSED at t=213400
# msg: Fails if final PT message length (179) is not as expected (179)
# PASSED at t=213400
# msg: Fails if final PT message contents have any mismatches (0)
# PASSED at t=213400
# msg: Fails if rdy is not low at the posedge after en is deasserted (length 0 run)
# PASSED at t=214230
# msg: Fails if rdy is not reasserted within 4096 clock cycles (length 0 run)
# PASSED at t=255400
# msg: Fails if final PT message length (0) is not as expected (0)
# PASSED at t=255400
# msg: Fails if rdy is not low at the posedge after en is deasserted (length 255 run)
# PASSED at t=256230
# msg: Fails if rdy is not reasserted within 4096 clock cycles (length 255 run)
# FAILED at t=338160
# msg: Fails if final PT message length (0) is not as expected (255)
# FAILED at t=338160
# quit
# End time: 07:10:19 on Nov 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
