5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd inc2.vcd -o inc2.cdd -v inc2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" inc2.v 1 20 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 830008 1 0 31 0 32 97 ffaa 13aa aa aa aa aa aa aa
1 i 3 83000b 1 0 31 0 32 97 ffaa 13aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" inc2.v 0 9 1
2 2 6 c000c 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 3 6 80008 0 1 400 0 0 a
2 4 6 8000c 1 37 11006 2 3
2 5 7 10003 1 3d 120002 0 0 1 2 2 $u1
4 5 0 0
4 4 5 5
3 1 main.$u0.$u1 "main.$u0.$u1" inc2.v 0 0 1
2 6 7 80008 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 7 7 60006 0 1 400 0 0 i
2 8 7 60008 1 37 11006 6 7
2 9 7 d000e 1 0 20008 0 0 32 96 0 4 0 0 0 0 0 0
2 10 7 b000b 21 1 c 0 0 i
2 11 7 b000e 21 d 2028e 9 10 1 66 1102
2 12 8 a000a 0 1 400 0 0 a
2 13 8 a000c 20 52 20002 0 12 32 2 aa aa aa aa aa aa aa aa
2 14 7 150015 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 15 7 130013 20 1 1c 0 0 i
2 16 7 130015 20 6 20298 14 15 32 66 1e1eaa 10faa faa faa faa faa faa faa
2 17 7 110011 0 1 400 0 0 i
2 18 7 110015 20 37 602a 16 17
4 18 11 11
4 13 18 18
4 11 13 0
4 8 11 11
3 1 main.$u2 "main.$u2" inc2.v 0 18 1
