// Seed: 2147464310
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output logic id_6
);
  logic id_7 = id_7;
  assign id_5 = id_7;
  rtran ((1 == 1), 1 && 1, 1, 1);
  logic id_8, id_9;
endmodule
