

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_791_1'
================================================================
* Date:           Tue Feb  8 11:01:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_791_1  |       11|       11|        11|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 14 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_norm_2 = alloca i32 1"   --->   Operation 15 'alloca' 'b_norm_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_norm_2_5 = alloca i32 1"   --->   Operation 16 'alloca' 'b_norm_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_norm_2_6 = alloca i32 1"   --->   Operation 17 'alloca' 'b_norm_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_norm_2_03 = alloca i32 1"   --->   Operation 18 'alloca' 'b_norm_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 19 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 20 'read' 'p_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 21 'read' 'p_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i_5"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKfb.21.exit"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i2 %i_5" [../src/ban.cpp:791]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%icmp_ln791 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:791]   --->   Operation 26 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln791 = br i1 %icmp_ln791, void %.split17_ifconv, void %.preheader1.preheader.exitStub" [../src/ban.cpp:791]   --->   Operation 28 'br' 'br_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln792 = icmp_eq  i2 %i, i2 1" [../src/ban.cpp:792]   --->   Operation 29 'icmp' 'icmp_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln792)   --->   "%select_ln792 = select i1 %icmp_ln792, i32 %p_read41, i32 %p_read52" [../src/ban.cpp:792]   --->   Operation 30 'select' 'select_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln792)   --->   "%bitcast_ln792 = bitcast i32 %select_ln792" [../src/ban.cpp:792]   --->   Operation 31 'bitcast' 'bitcast_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln792 = xor i32 %bitcast_ln792, i32 2147483648" [../src/ban.cpp:792]   --->   Operation 32 'xor' 'xor_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.54ns)   --->   "%add_ln791 = add i2 %i, i2 1" [../src/ban.cpp:791]   --->   Operation 33 'add' 'add_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln791 = store i2 %add_ln791, i2 %i_5" [../src/ban.cpp:791]   --->   Operation 34 'store' 'store_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln792_1 = bitcast i32 %xor_ln792" [../src/ban.cpp:792]   --->   Operation 35 'bitcast' 'bitcast_ln792_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [9/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 36 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 37 [8/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 37 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 38 [7/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 38 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 39 [6/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 39 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 40 [5/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 40 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 41 [4/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 41 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 42 [3/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 42 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 43 [2/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 43 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 44 [1/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 44 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%b_norm_2_load = load i32 %b_norm_2"   --->   Operation 59 'load' 'b_norm_2_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%b_norm_2_5_load = load i32 %b_norm_2_5"   --->   Operation 60 'load' 'b_norm_2_5_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%b_norm_2_6_load = load i32 %b_norm_2_6"   --->   Operation 61 'load' 'b_norm_2_6_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%b_norm_2_03_load = load i32 %b_norm_2_03"   --->   Operation 62 'load' 'b_norm_2_03_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_2_03_out, i32 %b_norm_2_03_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_1_02_out, i32 %b_norm_2_6_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_load_1_out, i32 %b_norm_2_5_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_load_out, i32 %b_norm_2_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%b_norm_2_load_1 = load i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 45 'load' 'b_norm_2_load_1' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%b_norm_2_5_load_1 = load i32 %b_norm_2_5" [../src/ban.cpp:792]   --->   Operation 46 'load' 'b_norm_2_5_load_1' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%b_norm_2_6_load_1 = load i32 %b_norm_2_6" [../src/ban.cpp:792]   --->   Operation 47 'load' 'b_norm_2_6_load_1' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%b_norm_2_03_load_1 = load i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 48 'load' 'b_norm_2_03_load_1' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/ban.cpp:791]   --->   Operation 49 'specloopname' 'specloopname_ln791' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.44ns)   --->   "%b_norm_2_8 = select i1 %icmp_ln792, i32 %b_norm_2_03_load_1, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 50 'select' 'b_norm_2_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.44ns)   --->   "%b_norm_2_9 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_6_load_1" [../src/ban.cpp:792]   --->   Operation 51 'select' 'b_norm_2_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.44ns)   --->   "%b_norm_2_10 = select i1 %icmp_ln792, i32 %b_norm_2_5_load_1, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 52 'select' 'b_norm_2_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.44ns)   --->   "%b_norm_2_11 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_load_1" [../src/ban.cpp:792]   --->   Operation 53 'select' 'b_norm_2_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_8, i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 54 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_9, i32 %b_norm_2_6" [../src/ban.cpp:792]   --->   Operation 55 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_10, i32 %b_norm_2_5" [../src/ban.cpp:792]   --->   Operation 56 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_11, i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 57 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKfb.21.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_norm_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_norm_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_norm_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_norm_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                (alloca           ) [ 010000000000]
b_norm_2           (alloca           ) [ 011111111111]
b_norm_2_5         (alloca           ) [ 011111111111]
b_norm_2_6         (alloca           ) [ 011111111111]
b_norm_2_03        (alloca           ) [ 011111111111]
p_read_10          (read             ) [ 011111111110]
p_read52           (read             ) [ 000000000000]
p_read41           (read             ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
i                  (load             ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
icmp_ln791         (icmp             ) [ 011111111110]
empty              (speclooptripcount) [ 000000000000]
br_ln791           (br               ) [ 000000000000]
icmp_ln792         (icmp             ) [ 011111111111]
select_ln792       (select           ) [ 000000000000]
bitcast_ln792      (bitcast          ) [ 000000000000]
xor_ln792          (xor              ) [ 011000000000]
add_ln791          (add              ) [ 000000000000]
store_ln791        (store            ) [ 000000000000]
bitcast_ln792_1    (bitcast          ) [ 010111111110]
b_norm_1           (fdiv             ) [ 010000000001]
b_norm_2_load_1    (load             ) [ 000000000000]
b_norm_2_5_load_1  (load             ) [ 000000000000]
b_norm_2_6_load_1  (load             ) [ 000000000000]
b_norm_2_03_load_1 (load             ) [ 000000000000]
specloopname_ln791 (specloopname     ) [ 000000000000]
b_norm_2_8         (select           ) [ 000000000000]
b_norm_2_9         (select           ) [ 000000000000]
b_norm_2_10        (select           ) [ 000000000000]
b_norm_2_11        (select           ) [ 000000000000]
store_ln792        (store            ) [ 000000000000]
store_ln792        (store            ) [ 000000000000]
store_ln792        (store            ) [ 000000000000]
store_ln792        (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
b_norm_2_load      (load             ) [ 000000000000]
b_norm_2_5_load    (load             ) [ 000000000000]
b_norm_2_6_load    (load             ) [ 000000000000]
b_norm_2_03_load   (load             ) [ 000000000000]
write_ln0          (write            ) [ 000000000000]
write_ln0          (write            ) [ 000000000000]
write_ln0          (write            ) [ 000000000000]
write_ln0          (write            ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_norm_2_03_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_norm_1_02_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_norm_load_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_norm_load_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_load_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_5_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="b_norm_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b_norm_2_5_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_2_5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b_norm_2_6_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_2_6/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_norm_2_03_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_2_03/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_10_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read52_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read52/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read41_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read41/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="b_norm_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln791_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln791/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln792_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln792/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln792_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln792_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln792/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="xor_ln792_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln792/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln791_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln791/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln791_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln791/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bitcast_ln792_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln792_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="b_norm_2_load_1_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="10"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_load_1/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_norm_2_5_load_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="10"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_5_load_1/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_norm_2_6_load_1_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="10"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_6_load_1/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="b_norm_2_03_load_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="10"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_03_load_1/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="b_norm_2_8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="10"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_norm_2_8/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="b_norm_2_9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="10"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_norm_2_9/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="b_norm_2_10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="10"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_norm_2_10/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="b_norm_2_11_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="10"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_norm_2_11/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln792_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="10"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln792/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln792_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="10"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln792/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln792_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="10"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln792/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln792_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="10"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln792/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="b_norm_2_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="9"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_load/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="b_norm_2_5_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="9"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_5_load/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="b_norm_2_6_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="9"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_6_load/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="b_norm_2_03_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="9"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_03_load/10 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_5_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="b_norm_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="9"/>
<pin id="246" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b_norm_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="b_norm_2_5_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="9"/>
<pin id="253" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b_norm_2_5 "/>
</bind>
</comp>

<comp id="258" class="1005" name="b_norm_2_6_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="9"/>
<pin id="260" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b_norm_2_6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="b_norm_2_03_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="9"/>
<pin id="267" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b_norm_2_03 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_read_10_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln791_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="9"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln791 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln792_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="10"/>
<pin id="283" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln792 "/>
</bind>
</comp>

<comp id="289" class="1005" name="xor_ln792_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln792 "/>
</bind>
</comp>

<comp id="294" class="1005" name="bitcast_ln792_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln792_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="b_norm_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_norm_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="74" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="68" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="117" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="171" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="168" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="165" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="177" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="183" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="189" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="195" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="240"><net_src comp="42" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="247"><net_src comp="46" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="254"><net_src comp="50" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="261"><net_src comp="54" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="268"><net_src comp="58" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="275"><net_src comp="62" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="280"><net_src comp="120" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="126" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="292"><net_src comp="144" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="297"><net_src comp="161" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="302"><net_src comp="108" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="195" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_norm_2_03_out | {10 }
	Port: b_norm_1_02_out | {10 }
	Port: b_norm_load_1_out | {10 }
	Port: b_norm_load_out | {10 }
 - Input state : 
	Port: operator/.1_Pipeline_VITIS_LOOP_791_1 : p_read4 | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_791_1 : p_read5 | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_791_1 : p_read | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln791 : 2
		br_ln791 : 3
		icmp_ln792 : 2
		select_ln792 : 3
		bitcast_ln792 : 4
		xor_ln792 : 5
		add_ln791 : 2
		store_ln791 : 3
	State 2
		b_norm_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 11
		b_norm_2_8 : 1
		b_norm_2_9 : 1
		b_norm_2_10 : 1
		b_norm_2_11 : 1
		store_ln792 : 2
		store_ln792 : 2
		store_ln792 : 2
		store_ln792 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln792_fu_132  |    0    |    32   |
|          |    b_norm_2_8_fu_177   |    0    |    32   |
|  select  |    b_norm_2_9_fu_183   |    0    |    32   |
|          |   b_norm_2_10_fu_189   |    0    |    32   |
|          |   b_norm_2_11_fu_195   |    0    |    32   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln792_fu_144    |    0    |    32   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln791_fu_120   |    0    |    8    |
|          |    icmp_ln792_fu_126   |    0    |    8    |
|----------|------------------------|---------|---------|
|    add   |    add_ln791_fu_150    |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  p_read_10_read_fu_62  |    0    |    0    |
|   read   |   p_read52_read_fu_68  |    0    |    0    |
|          |   p_read41_read_fu_74  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_80 |    0    |    0    |
|   write  |  write_ln0_write_fu_87 |    0    |    0    |
|          |  write_ln0_write_fu_94 |    0    |    0    |
|          | write_ln0_write_fu_101 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fdiv   |       grp_fu_108       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   217   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    b_norm_1_reg_299   |   32   |
|  b_norm_2_03_reg_265  |   32   |
|   b_norm_2_5_reg_251  |   32   |
|   b_norm_2_6_reg_258  |   32   |
|    b_norm_2_reg_244   |   32   |
|bitcast_ln792_1_reg_294|   32   |
|      i_5_reg_237      |    2   |
|   icmp_ln791_reg_277  |    1   |
|   icmp_ln792_reg_281  |    1   |
|   p_read_10_reg_272   |   32   |
|   xor_ln792_reg_289   |   32   |
+-----------------------+--------+
|         Total         |   260  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   260  |   226  |
+-----------+--------+--------+--------+
