--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml t_serial.twx t_serial.ncd -o t_serial.twr t_serial.pcf
-ucf constraints.ucf

Design file:              t_serial.ncd
Physical constraint file: t_serial.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button      |   -0.524(R)|      FAST  |    2.553(R)|      SLOW  |sys_clk_BUFGP     |   0.000|
reset_btn   |    0.793(R)|      FAST  |    2.401(R)|      SLOW  |sys_clk_BUFGP     |   0.000|
uart_rx     |    0.112(R)|      FAST  |    2.292(R)|      SLOW  |sys_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sys_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         9.508(R)|      SLOW  |         3.494(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<1>      |         9.517(R)|      SLOW  |         3.501(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<2>      |         9.419(R)|      SLOW  |         3.452(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<3>      |         9.537(R)|      SLOW  |         3.499(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<4>      |         9.470(R)|      SLOW  |         3.470(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<5>      |         9.412(R)|      SLOW  |         3.439(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<6>      |         9.499(R)|      SLOW  |         3.491(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<7>      |        10.168(R)|      SLOW  |         3.804(R)|      FAST  |sys_clk_BUFGP     |   0.000|
pmod_1      |        10.985(R)|      SLOW  |         4.349(R)|      FAST  |sys_clk_BUFGP     |   0.000|
pmod_2      |        10.951(R)|      SLOW  |         4.343(R)|      FAST  |sys_clk_BUFGP     |   0.000|
uart_tx     |         9.635(R)|      SLOW  |         3.569(R)|      FAST  |sys_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    2.031|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 14 18:39:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 677 MB



