 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                              Rise  0.2000 0.0000 0.0000 10.4302  0.894119 11.3243           1       72.5744  c             | 
|    inRegB/D[11]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_13/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_13/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       61.0045                | 
|    inRegB/CLOCK_slh__c172/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       61.0045                | 
|    inRegB/CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       61.0045                | 
|    inRegB/CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.3060 0.0310 0.0100 1.84874  1.06234  2.91108           1       61.0045                | 
|    inRegB/Q_reg[11]/D       DFF_X1    Rise  0.3060 0.0000 0.0100          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[11]/CK       DFF_X1        Rise  0.2860 0.0160 0.0690          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0200 0.3060 | 
| data required time                        |  0.3060        | 
|                                           |                | 
| data arrival time                         |  0.3060        | 
| data required time                        | -0.3060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0000        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                              Rise  0.2000 0.0000 0.0000 5.71827  0.894119 6.61238           1       24.9888  c             | 
|    inRegB/D[12]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_14/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_14/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       48.0357                | 
|    inRegB/CLOCK_slh__c178/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.482078 0.699202 1.18128           1       48.0357                | 
|    inRegB/CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.170352 0.699202 0.869554          1       55.1116                | 
|    inRegB/CLOCK_slh__c180/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c180/Z CLKBUF_X1 Rise  0.3040 0.0280 0.0080 0.823652 1.06234  1.88599           1       48.0357                | 
|    inRegB/Q_reg[12]/D       DFF_X1    Rise  0.3040 0.0000 0.0080          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[12]/CK       DFF_X1        Rise  0.2830 0.0130 0.0690          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2830 0.2830 | 
| library hold check                        |  0.0190 0.3020 | 
| data required time                        |  0.3020        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.3020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0020        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                              Rise  0.2000 0.0000 0.0000 0        0.894119 0.894119          1       55.0893  c             | 
|    inRegA/D[27]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_29/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_29/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c443/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c443/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c444/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c444/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c445/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c445/Z CLKBUF_X1 Rise  0.3100 0.0350 0.0130 3.26468  1.06234  4.32702           1       55.0893                | 
|    inRegA/Q_reg[27]/D       DFF_X1    Rise  0.3100 0.0000 0.0130          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
|    inRegA/Q_reg[27]/CK       DFF_X1        Rise  0.2860 0.0110 0.0670          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0210 0.3070 | 
| data required time                        |  0.3070        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.3070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0030        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                               Rise  0.2000 0.0000 0.0000 1.90988  0.894119 2.80399           1       62.4405  c             | 
|    inRegB/D[9]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_11/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       62.4405                | 
|    inRegB/CLOCK_slh__c218/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c218/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       62.4405                | 
|    inRegB/CLOCK_slh__c219/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.3190 0.0690 0.0470 17.7045  1.06234  18.7668           1       62.4405                | 
|    inRegB/Q_reg[9]/D        DFF_X1    Rise  0.3220 0.0030 0.0470          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[9]/CK        DFF_X1        Rise  0.2860 0.0160 0.0690          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0320 0.3180 | 
| data required time                        |  0.3180        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.3180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0040        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                               Rise  0.2000 0.0000 0.0000 0.978932 0.894119 1.87305           1       55.0893  c             | 
|    inRegB/D[7]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_9/A2          AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_9/ZN          AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c184/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c186/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.3130 0.0380 0.0160 4.61792  1.06234  5.68026           1       34.5313                | 
|    inRegB/Q_reg[7]/D        DFF_X1    Rise  0.3130 0.0000 0.0160          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[7]/CK        DFF_X1        Rise  0.2860 0.0160 0.0700          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0220 0.3080 | 
| data required time                        |  0.3080        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.3080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0050        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.0000 3.65503  0.894119 4.54915           1       45.9821  c             | 
|    inRegA/D[9]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_11/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       61.1161                | 
|    inRegA/CLOCK_slh__c455/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c455/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       61.1161                | 
|    inRegA/CLOCK_slh__c456/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c456/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       61.1161                | 
|    inRegA/CLOCK_slh__c457/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c457/Z CLKBUF_X1 Rise  0.3030 0.0280 0.0080 0.779764 1.06234  1.84211           1       61.1161                | 
|    inRegA/Q_reg[9]/D        DFF_X1    Rise  0.3030 0.0000 0.0080          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
|    inRegA/Q_reg[9]/CK        DFF_X1        Rise  0.2780 0.0030 0.0670          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2780 0.2780 | 
| library hold check                        |  0.0190 0.2970 | 
| data required time                        |  0.2970        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2970        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                              Rise  0.2000 0.0000 0.0000 0.489466 0.894119 1.38359           1       45.9821  c             | 
|    inRegA/D[11]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_13/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_13/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       45.9821                | 
|    inRegA/CLOCK_slh__c467/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c467/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       45.9821                | 
|    inRegA/CLOCK_slh__c468/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c468/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       45.9821                | 
|    inRegA/CLOCK_slh__c469/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c469/Z CLKBUF_X1 Rise  0.3100 0.0350 0.0130 3.26668  1.06234  4.32902           1       45.9821                | 
|    inRegA/Q_reg[11]/D       DFF_X1    Rise  0.3100 0.0000 0.0130          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2830 0.0080 0.0670          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2830 0.2830 | 
| library hold check                        |  0.0210 0.3040 | 
| data required time                        |  0.3040        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.3040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                              Rise  0.2000 0.0000 0.0000 0        0.894119 0.894119          1       45.9821  c             | 
|    inRegA/D[10]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_12/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_12/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c449/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c449/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c450/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c450/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       55.0893                | 
|    inRegA/CLOCK_slh__c451/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c451/Z CLKBUF_X1 Rise  0.3120 0.0370 0.0150 3.98737  1.06234  5.04971           1       55.0893                | 
|    inRegA/Q_reg[10]/D       DFF_X1    Rise  0.3120 0.0000 0.0150          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
|    inRegA/Q_reg[10]/CK       DFF_X1        Rise  0.2850 0.0100 0.0670          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2850 0.2850 | 
| library hold check                        |  0.0210 0.3060 | 
| data required time                        |  0.3060        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.3060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                              Rise  0.2000 0.0000 0.0000 0        0.894119 0.894119          1       34.5313  c             | 
|    inRegB/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_15/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c190/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c190/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c191/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c191/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0060 0.170352 0.699202 0.869554          1       34.5313                | 
|    inRegB/CLOCK_slh__c192/A CLKBUF_X1 Rise  0.2750 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c192/Z CLKBUF_X1 Rise  0.3140 0.0390 0.0170 4.93668  1.06234  5.99902           1       34.5313                | 
|    inRegB/Q_reg[13]/D       DFF_X1    Rise  0.3140 0.0000 0.0170          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[13]/CK       DFF_X1        Rise  0.2860 0.0160 0.0700          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0220 0.3080 | 
| data required time                        |  0.3080        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.3080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                              Rise  0.2000 0.0000 0.0000 1.56071  0.894119 2.45483           1       62.4405  c             | 
|    inRegB/D[10]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_12/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_12/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       62.4405                | 
|    inRegB/CLOCK_slh__c216/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c216/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060 0.170352 0.699202 0.869554          1       62.4405                | 
|    inRegB/CLOCK_slh__c217/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.3200 0.0700 0.0510 18.6208  1.06234  19.6831           1       62.4405                | 
|    inRegB/Q_reg[10]/D       DFF_X1    Rise  0.3260 0.0060 0.0500          1.14029                                     MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
|    inRegB/Q_reg[10]/CK       DFF_X1        Rise  0.2860 0.0160 0.0690          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2860 0.2860 | 
| library hold check                        |  0.0340 0.3200 | 
| data required time                        |  0.3200        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.3200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 2079M, PVMEM - 2939M)
