-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition"

-- DATE "01/03/2018 21:15:05"

-- 
-- Device: Altera EP4CE10E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	trx IS
    PORT (
	ADC_nCS : OUT std_logic;
	ADC_nDRDY : IN std_logic;
	clk_tcxo : IN std_logic;
	PTTn : IN std_logic;
	SCL_RXD : IN std_logic;
	JP1 : IN std_logic;
	SDA_TXD : INOUT std_logic;
	ADC_DBus : INOUT std_logic_vector(15 DOWNTO 0);
	ADC_nRDWR : OUT std_logic;
	ADC_nRESET : OUT std_logic;
	ADC_nSYNC : OUT std_logic;
	ADC_MCLK : OUT std_logic;
	CODEC_MS : OUT std_logic;
	CODEC_RESET_N : OUT std_logic;
	CODEC_SCLK : IN std_logic;
	CODEC_FS : IN std_logic;
	CODEC_DOUT : IN std_logic;
	CODEC_SDA : INOUT std_logic;
	GPIO3 : IN std_logic;
	CODEC_PWRDWN_N : OUT std_logic;
	CODEC_MCLK : OUT std_logic;
	CODEC_DIN : OUT std_logic;
	CODEC_SCL : OUT std_logic;
	DAC_CLKOUT : OUT std_logic;
	DAC_RESETIQ : OUT std_logic;
	DAC_SELECTIQ : OUT std_logic;
	DAC_MODE : OUT std_logic;
	LED1 : OUT std_logic;
	LED2 : OUT std_logic;
	JP3 : IN std_logic;
	GPIO4 : OUT std_logic;
	TCXO_nEN : OUT std_logic;
	GPIO6 : OUT std_logic;
	GPIO5 : OUT std_logic;
	GPIO2 : OUT std_logic;
	DAC_DATABUS : OUT std_logic_vector(13 DOWNTO 0);
	KEYn : IN std_logic;
	clk_ext : IN std_logic
	);
END trx;

-- Design Ports Information
-- ADC_nCS	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nRDWR	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nRESET	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nSYNC	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_MCLK	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_MS	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_RESET_N	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_DOUT	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- CODEC_PWRDWN_N	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_MCLK	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_DIN	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_SCL	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC_CLKOUT	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
-- DAC_RESETIQ	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_SELECTIQ	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_MODE	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- LED1	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED2	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO4	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- TCXO_nEN	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO6	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO5	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO2	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC_DATABUS[13]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[12]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[11]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[10]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[9]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[8]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[7]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[6]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[5]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[3]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[2]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[0]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- KEYn	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- clk_ext	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- SDA_TXD	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_DBus[15]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[14]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[13]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[12]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[11]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[10]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[9]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[8]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[6]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[5]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[3]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[1]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[0]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_SDA	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk_tcxo	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- JP3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PTTn	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- CODEC_SCLK	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ADC_nDRDY	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- JP1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_FS	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- SCL_RXD	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- GPIO3	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF trx IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ADC_nCS : std_logic;
SIGNAL ww_ADC_nDRDY : std_logic;
SIGNAL ww_clk_tcxo : std_logic;
SIGNAL ww_PTTn : std_logic;
SIGNAL ww_SCL_RXD : std_logic;
SIGNAL ww_JP1 : std_logic;
SIGNAL ww_ADC_nRDWR : std_logic;
SIGNAL ww_ADC_nRESET : std_logic;
SIGNAL ww_ADC_nSYNC : std_logic;
SIGNAL ww_ADC_MCLK : std_logic;
SIGNAL ww_CODEC_MS : std_logic;
SIGNAL ww_CODEC_RESET_N : std_logic;
SIGNAL ww_CODEC_SCLK : std_logic;
SIGNAL ww_CODEC_FS : std_logic;
SIGNAL ww_CODEC_DOUT : std_logic;
SIGNAL ww_GPIO3 : std_logic;
SIGNAL ww_CODEC_PWRDWN_N : std_logic;
SIGNAL ww_CODEC_MCLK : std_logic;
SIGNAL ww_CODEC_DIN : std_logic;
SIGNAL ww_CODEC_SCL : std_logic;
SIGNAL ww_DAC_CLKOUT : std_logic;
SIGNAL ww_DAC_RESETIQ : std_logic;
SIGNAL ww_DAC_SELECTIQ : std_logic;
SIGNAL ww_DAC_MODE : std_logic;
SIGNAL ww_LED1 : std_logic;
SIGNAL ww_LED2 : std_logic;
SIGNAL ww_JP3 : std_logic;
SIGNAL ww_GPIO4 : std_logic;
SIGNAL ww_TCXO_nEN : std_logic;
SIGNAL ww_GPIO6 : std_logic;
SIGNAL ww_GPIO5 : std_logic;
SIGNAL ww_GPIO2 : std_logic;
SIGNAL ww_DAC_DATABUS : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_KEYn : std_logic;
SIGNAL ww_clk_ext : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|B_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|A_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_tcxo~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst28|clockdiv[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|clk_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst0|ADC_Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11|inst3|strobe~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|clk_counter[7]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \CODEC_DOUT~input_o\ : std_logic;
SIGNAL \KEYn~input_o\ : std_logic;
SIGNAL \clk_ext~input_o\ : std_logic;
SIGNAL \CODEC_SDA~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \SCL_RXD~input_o\ : std_logic;
SIGNAL \inst11|inst|bitcount[1]~3_combout\ : std_logic;
SIGNAL \SDA_TXD~input_o\ : std_logic;
SIGNAL \JP1~input_o\ : std_logic;
SIGNAL \inst11|inst|start~0_combout\ : std_logic;
SIGNAL \inst11|inst|start~q\ : std_logic;
SIGNAL \inst11|inst|bitcount[2]~8_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[3]~2_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[4]~4_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[5]~5_combout\ : std_logic;
SIGNAL \inst11|inst|LessThan0~0_combout\ : std_logic;
SIGNAL \inst11|inst|LessThan0~1_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[0]~7_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~5_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[4]~6_combout\ : std_logic;
SIGNAL \inst11|inst|indata[39]~0_combout\ : std_logic;
SIGNAL \inst11|inst|indata[5]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[6]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[7]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|Equal1~0_combout\ : std_logic;
SIGNAL \inst11|inst|Equal1~1_combout\ : std_logic;
SIGNAL \inst11|inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst11|inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst11|inst|read_write~0_combout\ : std_logic;
SIGNAL \inst11|inst|read_write~q\ : std_logic;
SIGNAL \inst11|inst|addressed~0_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~1_combout\ : std_logic;
SIGNAL \inst11|inst|LessThan1~0_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~2_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~3_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~q\ : std_logic;
SIGNAL \clk_tcxo~input_o\ : std_logic;
SIGNAL \clk_tcxo~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[0]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[5]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[1]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[0]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~1\ : std_logic;
SIGNAL \inst11|inst2|Add0~2_combout\ : std_logic;
SIGNAL \inst11|inst2|Add0~3\ : std_logic;
SIGNAL \inst11|inst2|Add0~4_combout\ : std_logic;
SIGNAL \inst11|inst2|Equal0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|counter~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[8]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~11\ : std_logic;
SIGNAL \inst11|inst2|Add0~12_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[6]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~13\ : std_logic;
SIGNAL \inst11|inst2|Add0~14_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[7]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~15\ : std_logic;
SIGNAL \inst11|inst2|Add0~16_combout\ : std_logic;
SIGNAL \inst11|inst2|counter~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~5\ : std_logic;
SIGNAL \inst11|inst2|Add0~6_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[3]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~7\ : std_logic;
SIGNAL \inst11|inst2|Add0~8_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[4]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~9\ : std_logic;
SIGNAL \inst11|inst2|Add0~10_combout\ : std_logic;
SIGNAL \inst11|inst2|Equal0~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[1]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[1]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[2]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[2]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[5]~q\ : std_logic;
SIGNAL \inst11|inst2|samples~4_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[1]~q\ : std_logic;
SIGNAL \inst11|inst2|samples~6_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add2~0_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~5_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0~4_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~2_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0~2_combout\ : std_logic;
SIGNAL \inst11|inst2|started_rx~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:started_rx~q\ : std_logic;
SIGNAL \inst11|inst2|P0~5_combout\ : std_logic;
SIGNAL \inst11|inst2|bits~4_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[3]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[0]~q\ : std_logic;
SIGNAL \inst11|inst2|bits~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[1]~q\ : std_logic;
SIGNAL \inst11|inst2|bits~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add3~0_combout\ : std_logic;
SIGNAL \inst11|inst2|bits~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[3]~q\ : std_logic;
SIGNAL \inst11|inst2|Equal16~0_combout\ : std_logic;
SIGNAL \inst11|inst2|bytes~0_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[15]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bytes[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bytes[1]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bytes[1]~q\ : std_logic;
SIGNAL \inst11|inst2|bytes~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bytes[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_word[5]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|IssueStrobe~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:IssueStrobe~q\ : std_logic;
SIGNAL \inst11|inst2|Strobe~q\ : std_logic;
SIGNAL \inst11|inst|Strobe~0_combout\ : std_logic;
SIGNAL \inst11|inst|Strobe~q\ : std_logic;
SIGNAL \inst11|inst3|strobe~combout\ : std_logic;
SIGNAL \inst11|inst|indata[9]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[11]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[12]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[13]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[14]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[15]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[16]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[18]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[19]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[27]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[29]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[30]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[31]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[32]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[33]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[34]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[37]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[39]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|bits~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[2]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[6]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[5]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[3]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[2]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_addr[2]~0_combout\ : std_logic;
SIGNAL \inst11|inst3|addr[2]~0_combout\ : std_logic;
SIGNAL \inst28|clockdiv[0]~1_combout\ : std_logic;
SIGNAL \inst4|clk_counter[1]~7_combout\ : std_logic;
SIGNAL \inst4|clk_counter[1]~8\ : std_logic;
SIGNAL \inst4|clk_counter[2]~9_combout\ : std_logic;
SIGNAL \inst4|clk_counter[2]~10\ : std_logic;
SIGNAL \inst4|clk_counter[3]~11_combout\ : std_logic;
SIGNAL \inst4|clk_counter[3]~12\ : std_logic;
SIGNAL \inst4|clk_counter[4]~13_combout\ : std_logic;
SIGNAL \inst4|clk_counter[4]~14\ : std_logic;
SIGNAL \inst4|clk_counter[5]~15_combout\ : std_logic;
SIGNAL \inst4|clk_counter[5]~16\ : std_logic;
SIGNAL \inst4|clk_counter[6]~17_combout\ : std_logic;
SIGNAL \inst1|counter[7]~17_cout\ : std_logic;
SIGNAL \inst1|counter[7]~19_cout\ : std_logic;
SIGNAL \inst1|counter[7]~21_cout\ : std_logic;
SIGNAL \inst1|counter[7]~23_cout\ : std_logic;
SIGNAL \inst1|counter[7]~25_cout\ : std_logic;
SIGNAL \inst1|counter[7]~27_cout\ : std_logic;
SIGNAL \inst1|counter[7]~28_combout\ : std_logic;
SIGNAL \inst1|counter[7]~29\ : std_logic;
SIGNAL \inst1|counter[8]~30_combout\ : std_logic;
SIGNAL \inst1|counter[8]~31\ : std_logic;
SIGNAL \inst1|counter[9]~32_combout\ : std_logic;
SIGNAL \inst1|counter[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[10]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[10]~q\ : std_logic;
SIGNAL \inst1|Add1~0_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[0]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[0]~q\ : std_logic;
SIGNAL \inst1|Add1~1\ : std_logic;
SIGNAL \inst1|Add1~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[1]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[1]~q\ : std_logic;
SIGNAL \inst1|Add1~3\ : std_logic;
SIGNAL \inst1|Add1~4_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[2]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[2]~q\ : std_logic;
SIGNAL \inst1|Add1~5\ : std_logic;
SIGNAL \inst1|Add1~6_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[3]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[3]~q\ : std_logic;
SIGNAL \inst1|Add1~7\ : std_logic;
SIGNAL \inst1|Add1~8_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[4]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[4]~q\ : std_logic;
SIGNAL \inst1|Add1~9\ : std_logic;
SIGNAL \inst1|Add1~10_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[5]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[5]~q\ : std_logic;
SIGNAL \inst1|Add1~11\ : std_logic;
SIGNAL \inst1|Add1~13\ : std_logic;
SIGNAL \inst1|Add1~14_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[7]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[7]~q\ : std_logic;
SIGNAL \inst1|Add1~15\ : std_logic;
SIGNAL \inst1|Add1~16_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[8]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[8]~q\ : std_logic;
SIGNAL \inst1|Add1~17\ : std_logic;
SIGNAL \inst1|Add1~18_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[9]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[9]~q\ : std_logic;
SIGNAL \inst1|Add1~19\ : std_logic;
SIGNAL \inst1|Add1~20_combout\ : std_logic;
SIGNAL \inst1|POR[1]~1_combout\ : std_logic;
SIGNAL \inst1|POR[0]~2_combout\ : std_logic;
SIGNAL \inst1|POR[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|POR[0]~4_combout\ : std_logic;
SIGNAL \inst1|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|LessThan2~0_combout\ : std_logic;
SIGNAL \inst1|POR[0]~3_combout\ : std_logic;
SIGNAL \inst1|POR[0]~5_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[6]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[6]~q\ : std_logic;
SIGNAL \inst1|Add1~12_combout\ : std_logic;
SIGNAL \inst1|POR[1]~0_combout\ : std_logic;
SIGNAL \inst1|POR[0]~6_combout\ : std_logic;
SIGNAL \inst1|POR[0]~7_combout\ : std_logic;
SIGNAL \inst1|POR[0]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[41]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[43]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[44]~feeder_combout\ : std_logic;
SIGNAL \inst12|tx~2_combout\ : std_logic;
SIGNAL \inst12|tx~q\ : std_logic;
SIGNAL \inst11|inst|status_data_buffer[7]~2_combout\ : std_logic;
SIGNAL \PTTn~input_o\ : std_logic;
SIGNAL \inst11|inst|status_data_buffer[7]~3_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~5_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~6_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~0_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~7_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~1_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~2_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~3_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~4_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~8_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~10_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~9_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~en_q\ : std_logic;
SIGNAL \inst11|inst2|started_tx~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~q\ : std_logic;
SIGNAL \inst11|inst2|started_tx~1_combout\ : std_logic;
SIGNAL \inst11|inst2|started_tx~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:started_tx~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[0]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~q\ : std_logic;
SIGNAL \inst15~combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~q\ : std_logic;
SIGNAL \inst11|inst2|TXD~1_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~0_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~2_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~3_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~4_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~5_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~reg0_q\ : std_logic;
SIGNAL \inst11|inst2|TXD~enfeeder_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~en_q\ : std_logic;
SIGNAL \inst11|inst|SDA~3_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~4_combout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~3_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~5_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~7_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~9_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~11_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~13_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~15_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~17_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~18_combout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~19\ : std_logic;
SIGNAL \inst0|clk_counter[10]~20_combout\ : std_logic;
SIGNAL \inst0|clk_counter[10]~feeder_combout\ : std_logic;
SIGNAL \inst0|write_state~8_combout\ : std_logic;
SIGNAL \inst0|Add2~1\ : std_logic;
SIGNAL \inst0|Add2~3\ : std_logic;
SIGNAL \inst0|Add2~5\ : std_logic;
SIGNAL \inst0|Add2~7\ : std_logic;
SIGNAL \inst0|Add2~8_combout\ : std_logic;
SIGNAL \inst0|write_state~9_combout\ : std_logic;
SIGNAL \inst0|Equal2~0_combout\ : std_logic;
SIGNAL \inst0|write_state[3]~0_combout\ : std_logic;
SIGNAL \inst0|Add2~4_combout\ : std_logic;
SIGNAL \inst0|write_state~2_combout\ : std_logic;
SIGNAL \inst0|Equal2~1_combout\ : std_logic;
SIGNAL \inst0|Add2~6_combout\ : std_logic;
SIGNAL \inst0|write_state~1_combout\ : std_logic;
SIGNAL \inst0|write_state~3_combout\ : std_logic;
SIGNAL \inst0|Add2~2_combout\ : std_logic;
SIGNAL \inst0|write_state~4_combout\ : std_logic;
SIGNAL \inst0|Equal1~0_combout\ : std_logic;
SIGNAL \inst0|init:n[0]~0_combout\ : std_logic;
SIGNAL \inst0|init:n[0]~feeder_combout\ : std_logic;
SIGNAL \inst0|init:n[0]~q\ : std_logic;
SIGNAL \inst0|init:n[1]~0_combout\ : std_logic;
SIGNAL \inst0|init:n[1]~q\ : std_logic;
SIGNAL \inst0|init_done~0_combout\ : std_logic;
SIGNAL \inst0|init_done~1_combout\ : std_logic;
SIGNAL \inst0|init_done~feeder_combout\ : std_logic;
SIGNAL \inst0|init_done~q\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~0_combout\ : std_logic;
SIGNAL \inst0|start_write~0_combout\ : std_logic;
SIGNAL \inst0|start_write~q\ : std_logic;
SIGNAL \inst0|write_state~6_combout\ : std_logic;
SIGNAL \inst0|Add2~0_combout\ : std_logic;
SIGNAL \inst0|write_state~5_combout\ : std_logic;
SIGNAL \inst0|write_state~7_combout\ : std_logic;
SIGNAL \inst0|Equal2~2_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~16_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~en_q\ : std_logic;
SIGNAL \inst0|DBus[14]~en_q\ : std_logic;
SIGNAL \inst0|DBus[13]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[13]~en_q\ : std_logic;
SIGNAL \inst0|DBus[12]~en_q\ : std_logic;
SIGNAL \inst0|DBus[11]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[11]~en_q\ : std_logic;
SIGNAL \inst0|DBus[10]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[10]~en_q\ : std_logic;
SIGNAL \inst0|DBus[9]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[9]~en_q\ : std_logic;
SIGNAL \inst0|DBus[8]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[8]~en_q\ : std_logic;
SIGNAL \inst0|DBus[7]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[7]~en_q\ : std_logic;
SIGNAL \inst0|DBus[6]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[6]~en_q\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~2_combout\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~1_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~17_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[5]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~en_q\ : std_logic;
SIGNAL \inst0|ADC_Register_address[0]~feeder_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~18_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[4]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~en_q\ : std_logic;
SIGNAL \inst0|DBus[3]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[3]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[3]~en_q\ : std_logic;
SIGNAL \inst0|DBus[2]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[2]~en_q\ : std_logic;
SIGNAL \inst0|DBus[1]~19_combout\ : std_logic;
SIGNAL \inst0|DBus[1]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[1]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[1]~en_q\ : std_logic;
SIGNAL \inst0|DBus[0]~20_combout\ : std_logic;
SIGNAL \inst0|DBus[0]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[0]~en_q\ : std_logic;
SIGNAL \inst4|clk_counter[6]~18\ : std_logic;
SIGNAL \inst4|clk_counter[7]~19_combout\ : std_logic;
SIGNAL \inst4|clk_counter[7]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|Equal3~1_combout\ : std_logic;
SIGNAL \inst4|clk_I2C~0_combout\ : std_logic;
SIGNAL \inst4|Add3~0_combout\ : std_logic;
SIGNAL \inst4|n~6_combout\ : std_logic;
SIGNAL \inst4|n~4_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~q\ : std_logic;
SIGNAL \inst4|Mux23~0_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~q\ : std_logic;
SIGNAL \inst4|n~7_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~q\ : std_logic;
SIGNAL \inst4|n~3_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[4]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[4]~q\ : std_logic;
SIGNAL \inst4|Equal7~8_combout\ : std_logic;
SIGNAL \inst4|Equal7~9_combout\ : std_logic;
SIGNAL \inst4|n~5_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~q\ : std_logic;
SIGNAL \inst4|I2C_state~5_combout\ : std_logic;
SIGNAL \inst4|I2C_state~6_combout\ : std_logic;
SIGNAL \inst4|I2C_state~1_combout\ : std_logic;
SIGNAL \inst4|I2C_state~7_combout\ : std_logic;
SIGNAL \inst4|I2C_state~8_combout\ : std_logic;
SIGNAL \inst4|Equal3~0_combout\ : std_logic;
SIGNAL \inst4|n~0_combout\ : std_logic;
SIGNAL \inst12|audio_conf_strobe~combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_q~feeder_combout\ : std_logic;
SIGNAL \inst4|init_done~2_combout\ : std_logic;
SIGNAL \inst4|init_done~3_combout\ : std_logic;
SIGNAL \inst4|init_done~feeder_combout\ : std_logic;
SIGNAL \inst4|init_done~q\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_q~q\ : std_logic;
SIGNAL \inst4|regload~0_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~1_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~feeder_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~q\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~0_combout\ : std_logic;
SIGNAL \inst4|I2C_data~4_combout\ : std_logic;
SIGNAL \inst4|regload:n[3]~q\ : std_logic;
SIGNAL \inst4|n~1_combout\ : std_logic;
SIGNAL \inst4|regload:n[2]~q\ : std_logic;
SIGNAL \inst4|n~2_combout\ : std_logic;
SIGNAL \inst4|regload:n[0]~q\ : std_logic;
SIGNAL \inst4|Add1~0_combout\ : std_logic;
SIGNAL \inst4|regload:n[1]~q\ : std_logic;
SIGNAL \inst4|Equal2~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~1_combout\ : std_logic;
SIGNAL \inst4|regload:m[0]~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[0]~q\ : std_logic;
SIGNAL \inst4|regload:m[1]~2_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~q\ : std_logic;
SIGNAL \inst4|I2C_start_transfer~0_combout\ : std_logic;
SIGNAL \inst4|I2C_start_transfer~q\ : std_logic;
SIGNAL \inst4|I2C_state~0_combout\ : std_logic;
SIGNAL \inst4|I2C_state~2_combout\ : std_logic;
SIGNAL \inst4|I2C_state~3_combout\ : std_logic;
SIGNAL \inst4|I2C_state~4_combout\ : std_logic;
SIGNAL \inst4|SDA~7_combout\ : std_logic;
SIGNAL \inst4|SDA~8_combout\ : std_logic;
SIGNAL \inst4|Mux23~10_combout\ : std_logic;
SIGNAL \inst4|SDA~9_combout\ : std_logic;
SIGNAL \inst4|I2C_data~9_combout\ : std_logic;
SIGNAL \inst4|I2C_data~6_combout\ : std_logic;
SIGNAL \inst4|Mux23~8_combout\ : std_logic;
SIGNAL \inst4|Add1~1_combout\ : std_logic;
SIGNAL \inst4|I2C_data[6]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[5]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[5]~3_combout\ : std_logic;
SIGNAL \inst11|inst3|data[5]~2_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~2_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][5]~q\ : std_logic;
SIGNAL \inst4|I2C_data[1]~10_combout\ : std_logic;
SIGNAL \inst4|I2C_data[1]~11_combout\ : std_logic;
SIGNAL \inst4|I2C_data~14_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[3]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[3]~4_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][3]~q\ : std_logic;
SIGNAL \inst4|I2C_data~12_combout\ : std_logic;
SIGNAL \inst4|I2C_data~13_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[4]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[4]~3_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][4]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][4]~q\ : std_logic;
SIGNAL \inst4|Mux18~0_combout\ : std_logic;
SIGNAL \inst4|Mux23~3_combout\ : std_logic;
SIGNAL \inst4|Mux23~4_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[1]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[1]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_word[1]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[1]~7_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][1]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][1]~q\ : std_logic;
SIGNAL \inst4|I2C_data~17_combout\ : std_logic;
SIGNAL \inst4|I2C_data~18_combout\ : std_logic;
SIGNAL \inst4|I2C_data~16_combout\ : std_logic;
SIGNAL \inst4|I2C_data[3]~3_combout\ : std_logic;
SIGNAL \inst11|inst3|data[2]~6_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][2]~q\ : std_logic;
SIGNAL \inst4|I2C_data~15_combout\ : std_logic;
SIGNAL \inst4|I2C_data[1]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[0]~q\ : std_logic;
SIGNAL \inst11|inst3|data[0]~5_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][0]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][0]~q\ : std_logic;
SIGNAL \inst4|Mux23~5_combout\ : std_logic;
SIGNAL \inst4|Mux23~6_combout\ : std_logic;
SIGNAL \inst4|Mux23~7_combout\ : std_logic;
SIGNAL \inst4|Equal2~1_combout\ : std_logic;
SIGNAL \inst4|I2C_data[10]~0_combout\ : std_logic;
SIGNAL \inst4|I2C_data~5_combout\ : std_logic;
SIGNAL \inst4|I2C_data~7_combout\ : std_logic;
SIGNAL \inst4|Mux23~1_combout\ : std_logic;
SIGNAL \inst4|I2C_data~8_combout\ : std_logic;
SIGNAL \inst4|Mux23~2_combout\ : std_logic;
SIGNAL \inst4|Mux23~9_combout\ : std_logic;
SIGNAL \inst4|SDA~13_combout\ : std_logic;
SIGNAL \inst4|SDA~10_combout\ : std_logic;
SIGNAL \inst4|SDA~14_combout\ : std_logic;
SIGNAL \inst4|SDA~11_combout\ : std_logic;
SIGNAL \inst4|SDA~reg0_q\ : std_logic;
SIGNAL \inst4|I2C_transmit~0_combout\ : std_logic;
SIGNAL \inst4|SDA~12_combout\ : std_logic;
SIGNAL \inst4|SDA~en_q\ : std_logic;
SIGNAL \ADC_nDRDY~input_o\ : std_logic;
SIGNAL \inst0|sample~feeder_combout\ : std_logic;
SIGNAL \inst0|read_state[2]~8_combout\ : std_logic;
SIGNAL \inst0|read_state[0]~1_combout\ : std_logic;
SIGNAL \inst0|read_state[2]~2_combout\ : std_logic;
SIGNAL \inst0|read_state[0]~0_combout\ : std_logic;
SIGNAL \inst0|read_state[0]~4_combout\ : std_logic;
SIGNAL \inst0|Equal8~0_combout\ : std_logic;
SIGNAL \inst0|read_state[0]~3_combout\ : std_logic;
SIGNAL \inst0|read_state[2]~7_combout\ : std_logic;
SIGNAL \inst0|read_state[2]~9_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~0_combout\ : std_logic;
SIGNAL \inst0|sample_ack~0_combout\ : std_logic;
SIGNAL \inst0|sample_ack~feeder_combout\ : std_logic;
SIGNAL \inst0|sample_ack~q\ : std_logic;
SIGNAL \inst0|sample~q\ : std_logic;
SIGNAL \inst0|read_state[3]~10_combout\ : std_logic;
SIGNAL \inst0|read_state[3]~11_combout\ : std_logic;
SIGNAL \inst0|read_state[1]~5_combout\ : std_logic;
SIGNAL \inst0|read_state[1]~6_combout\ : std_logic;
SIGNAL \inst0|nCS~1_combout\ : std_logic;
SIGNAL \inst0|nCS~2_combout\ : std_logic;
SIGNAL \inst0|nCS~0_combout\ : std_logic;
SIGNAL \inst0|nCS~3_combout\ : std_logic;
SIGNAL \inst0|nCS~4_combout\ : std_logic;
SIGNAL \inst0|nCS~q\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~6_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~2_combout\ : std_logic;
SIGNAL \inst0|nRDWR~6_combout\ : std_logic;
SIGNAL \inst0|nRDWR~4_combout\ : std_logic;
SIGNAL \inst0|nRDWR~5_combout\ : std_logic;
SIGNAL \inst0|nRDWR~q\ : std_logic;
SIGNAL \CODEC_SCLK~input_o\ : std_logic;
SIGNAL \CODEC_FS~input_o\ : std_logic;
SIGNAL \inst4|data_transfer:FS_delay~feeder_combout\ : std_logic;
SIGNAL \inst4|data_transfer:FS_delay~q\ : std_logic;
SIGNAL \inst28|clockdiv[1]~0_combout\ : std_logic;
SIGNAL \inst28|clockdiv[1]~clkctrl_outclk\ : std_logic;
SIGNAL \GPIO3~input_o\ : std_logic;
SIGNAL \inst28|receive_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[17]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[19]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[20]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[23]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[24]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[25]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[27]~feeder_combout\ : std_logic;
SIGNAL \inst28|receive_reg[29]~feeder_combout\ : std_logic;
SIGNAL \inst28|audio_out[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~1_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~2_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~3_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~q\ : std_logic;
SIGNAL \inst0|ADC_Clk~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk~q\ : std_logic;
SIGNAL \inst0|ADC_Clk~clkctrl_outclk\ : std_logic;
SIGNAL \inst6|sample~feeder_combout\ : std_logic;
SIGNAL \inst6|sample~q\ : std_logic;
SIGNAL \inst6|sampled~q\ : std_logic;
SIGNAL \inst6|filter:m[0]~0_combout\ : std_logic;
SIGNAL \inst6|filter:m[0]~q\ : std_logic;
SIGNAL \inst6|filter:m[1]~0_combout\ : std_logic;
SIGNAL \inst6|filter:m[1]~q\ : std_logic;
SIGNAL \inst6|filter:m[2]~0_combout\ : std_logic;
SIGNAL \inst6|filter:m[2]~q\ : std_logic;
SIGNAL \inst6|Equal5~0_combout\ : std_logic;
SIGNAL \inst6|clk_out_next~feeder_combout\ : std_logic;
SIGNAL \inst6|clk_out_next~q\ : std_logic;
SIGNAL \inst6|clk_out~q\ : std_logic;
SIGNAL \inst8|clk_out~combout\ : std_logic;
SIGNAL \inst8|clk_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst28|sample~feeder_combout\ : std_logic;
SIGNAL \inst28|Add1~0_combout\ : std_logic;
SIGNAL \inst28|bitcount~4_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[0]~q\ : std_logic;
SIGNAL \inst28|sample_rst~0_combout\ : std_logic;
SIGNAL \inst28|sample_rst~feeder_combout\ : std_logic;
SIGNAL \inst28|sample_rst~q\ : std_logic;
SIGNAL \inst28|sample~q\ : std_logic;
SIGNAL \inst28|data_reg_1[20]~0_combout\ : std_logic;
SIGNAL \inst28|Add1~1\ : std_logic;
SIGNAL \inst28|Add1~2_combout\ : std_logic;
SIGNAL \inst28|bitcount~0_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[1]~q\ : std_logic;
SIGNAL \inst28|Add1~3\ : std_logic;
SIGNAL \inst28|Add1~4_combout\ : std_logic;
SIGNAL \inst28|bitcount~1_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[2]~q\ : std_logic;
SIGNAL \inst28|Add1~5\ : std_logic;
SIGNAL \inst28|Add1~6_combout\ : std_logic;
SIGNAL \inst28|bitcount~2_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[3]~q\ : std_logic;
SIGNAL \inst28|Add1~7\ : std_logic;
SIGNAL \inst28|Add1~8_combout\ : std_logic;
SIGNAL \inst28|bitcount~3_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[4]~q\ : std_logic;
SIGNAL \inst28|Equal0~0_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[4]~0_combout\ : std_logic;
SIGNAL \inst28|Add1~9\ : std_logic;
SIGNAL \inst28|Add1~10_combout\ : std_logic;
SIGNAL \inst28|bitcount~5_combout\ : std_logic;
SIGNAL \inst28|bitcount~6_combout\ : std_logic;
SIGNAL \inst28|bitclk:bitcount[5]~q\ : std_logic;
SIGNAL \inst28|audio_out[15]~0_combout\ : std_logic;
SIGNAL \inst28|audio_out[10]~feeder_combout\ : std_logic;
SIGNAL \inst28|audio_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[0]~30_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[1]~29_combout\ : std_logic;
SIGNAL \inst28|audio_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[2]~28_combout\ : std_logic;
SIGNAL \inst28|audio_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[3]~27_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[4]~26_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[5]~25_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[5]~feeder_combout\ : std_logic;
SIGNAL \inst28|audio_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[6]~24_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[7]~23_combout\ : std_logic;
SIGNAL \inst28|audio_out[8]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[8]~22_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[9]~21_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[10]~20_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[11]~19_combout\ : std_logic;
SIGNAL \inst28|audio_out[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[12]~18_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[13]~17_combout\ : std_logic;
SIGNAL \inst28|receive_reg[30]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[14]~16_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[15]~15_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[16]~14_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[17]~13_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[18]~12_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[19]~11_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[20]~10_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[21]~9_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[21]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[22]~8_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[23]~7_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[24]~6_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[25]~5_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[25]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[26]~4_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[27]~3_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[28]~2_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[29]~1_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[30]~0_combout\ : std_logic;
SIGNAL \inst4|DIN~0_combout\ : std_logic;
SIGNAL \inst4|DIN~q\ : std_logic;
SIGNAL \inst4|SCL~1_combout\ : std_logic;
SIGNAL \inst4|SCL~0_combout\ : std_logic;
SIGNAL \inst4|SCL~2_combout\ : std_logic;
SIGNAL \inst4|SCL~q\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|p0:sel~0_combout\ : std_logic;
SIGNAL \inst3|p0:sel~q\ : std_logic;
SIGNAL \inst3|A_clk~0_combout\ : std_logic;
SIGNAL \inst3|A_clk~q\ : std_logic;
SIGNAL \inst3|A_clk~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|RESETIQ~0_combout\ : std_logic;
SIGNAL \inst3|RESETIQ~q\ : std_logic;
SIGNAL \inst1|counter[9]~33\ : std_logic;
SIGNAL \inst1|counter[10]~34_combout\ : std_logic;
SIGNAL \inst1|counter[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[10]~35\ : std_logic;
SIGNAL \inst1|counter[11]~36_combout\ : std_logic;
SIGNAL \inst1|counter[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[11]~37\ : std_logic;
SIGNAL \inst1|counter[12]~38_combout\ : std_logic;
SIGNAL \inst1|counter[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[12]~39\ : std_logic;
SIGNAL \inst1|counter[13]~40_combout\ : std_logic;
SIGNAL \inst1|counter[13]~41\ : std_logic;
SIGNAL \inst1|counter[14]~42_combout\ : std_logic;
SIGNAL \inst1|counter[14]~43\ : std_logic;
SIGNAL \inst1|counter[15]~44_combout\ : std_logic;
SIGNAL \inst1|counter[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[15]~45\ : std_logic;
SIGNAL \inst1|counter[16]~46_combout\ : std_logic;
SIGNAL \inst1|counter[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[16]~47\ : std_logic;
SIGNAL \inst1|counter[17]~48_combout\ : std_logic;
SIGNAL \inst1|counter[17]~49\ : std_logic;
SIGNAL \inst1|counter[18]~50_combout\ : std_logic;
SIGNAL \inst1|counter[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[18]~51\ : std_logic;
SIGNAL \inst1|counter[19]~52_combout\ : std_logic;
SIGNAL \inst1|counter[19]~53\ : std_logic;
SIGNAL \inst1|counter[20]~54_combout\ : std_logic;
SIGNAL \inst1|counter[20]~55\ : std_logic;
SIGNAL \inst1|counter[21]~56_combout\ : std_logic;
SIGNAL \inst1|counter[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[21]~57\ : std_logic;
SIGNAL \inst1|counter[22]~58_combout\ : std_logic;
SIGNAL \JP3~input_o\ : std_logic;
SIGNAL \inst28|lrclk~0_combout\ : std_logic;
SIGNAL \inst28|lrclk~q\ : std_logic;
SIGNAL \inst28|data_reg_2~0_combout\ : std_logic;
SIGNAL \inst6|Add4~0_combout\ : std_logic;
SIGNAL \inst6|Add4~15\ : std_logic;
SIGNAL \inst6|Add4~16_combout\ : std_logic;
SIGNAL \inst6|n~17_combout\ : std_logic;
SIGNAL \inst6|filter:n[8]~q\ : std_logic;
SIGNAL \inst6|LessThan0~0_combout\ : std_logic;
SIGNAL \inst6|n~13_combout\ : std_logic;
SIGNAL \inst6|Add4~17\ : std_logic;
SIGNAL \inst6|Add4~18_combout\ : std_logic;
SIGNAL \inst6|n~14_combout\ : std_logic;
SIGNAL \inst6|filter:n[9]~q\ : std_logic;
SIGNAL \inst6|Add4~1\ : std_logic;
SIGNAL \inst6|Add4~2_combout\ : std_logic;
SIGNAL \inst6|n~7_combout\ : std_logic;
SIGNAL \inst6|n~8_combout\ : std_logic;
SIGNAL \inst6|filter:n[1]~feeder_combout\ : std_logic;
SIGNAL \inst6|filter:n[1]~q\ : std_logic;
SIGNAL \inst6|Add4~3\ : std_logic;
SIGNAL \inst6|Add4~4_combout\ : std_logic;
SIGNAL \inst6|n~10_combout\ : std_logic;
SIGNAL \inst6|filter:n[2]~q\ : std_logic;
SIGNAL \inst6|Add4~5\ : std_logic;
SIGNAL \inst6|Add4~7\ : std_logic;
SIGNAL \inst6|Add4~8_combout\ : std_logic;
SIGNAL \inst6|n~12_combout\ : std_logic;
SIGNAL \inst6|filter:n[4]~q\ : std_logic;
SIGNAL \inst6|Add4~9\ : std_logic;
SIGNAL \inst6|Add4~10_combout\ : std_logic;
SIGNAL \inst6|n~15_combout\ : std_logic;
SIGNAL \inst6|filter:n[5]~q\ : std_logic;
SIGNAL \inst6|n~0_combout\ : std_logic;
SIGNAL \inst6|n~1_combout\ : std_logic;
SIGNAL \inst6|n~2_combout\ : std_logic;
SIGNAL \inst6|n~4_combout\ : std_logic;
SIGNAL \inst6|filter:n[0]~q\ : std_logic;
SIGNAL \inst6|Equal8~0_combout\ : std_logic;
SIGNAL \inst6|Equal8~1_combout\ : std_logic;
SIGNAL \inst6|n~3_combout\ : std_logic;
SIGNAL \inst6|Add4~6_combout\ : std_logic;
SIGNAL \inst6|n~11_combout\ : std_logic;
SIGNAL \inst6|filter:n[3]~q\ : std_logic;
SIGNAL \inst6|Equal6~0_combout\ : std_logic;
SIGNAL \inst6|Equal6~1_combout\ : std_logic;
SIGNAL \inst6|Equal6~2_combout\ : std_logic;
SIGNAL \inst6|n~9_combout\ : std_logic;
SIGNAL \inst6|Add4~11\ : std_logic;
SIGNAL \inst6|Add4~12_combout\ : std_logic;
SIGNAL \inst6|n~16_combout\ : std_logic;
SIGNAL \inst6|filter:n[6]~q\ : std_logic;
SIGNAL \inst6|Add4~13\ : std_logic;
SIGNAL \inst6|Add4~14_combout\ : std_logic;
SIGNAL \inst6|n~5_combout\ : std_logic;
SIGNAL \inst6|n~6_combout\ : std_logic;
SIGNAL \inst6|filter:n[7]~q\ : std_logic;
SIGNAL \inst6|filtk[23]~224_combout\ : std_logic;
SIGNAL \inst6|Add1~0_combout\ : std_logic;
SIGNAL \inst6|Qa~66_combout\ : std_logic;
SIGNAL \inst6|Add1~1\ : std_logic;
SIGNAL \inst6|Add1~2_combout\ : std_logic;
SIGNAL \inst6|Add1~3\ : std_logic;
SIGNAL \inst6|Add1~4_combout\ : std_logic;
SIGNAL \inst6|write_pointer~0_combout\ : std_logic;
SIGNAL \inst6|Add1~5\ : std_logic;
SIGNAL \inst6|Add1~6_combout\ : std_logic;
SIGNAL \inst6|write_pointer~1_combout\ : std_logic;
SIGNAL \inst6|Equal4~0_combout\ : std_logic;
SIGNAL \inst6|Add1~15\ : std_logic;
SIGNAL \inst6|Add1~16_combout\ : std_logic;
SIGNAL \inst6|write_pointer~4_combout\ : std_logic;
SIGNAL \inst6|Add1~17\ : std_logic;
SIGNAL \inst6|Add1~18_combout\ : std_logic;
SIGNAL \inst6|Add1~7\ : std_logic;
SIGNAL \inst6|Add1~8_combout\ : std_logic;
SIGNAL \inst6|Add1~9\ : std_logic;
SIGNAL \inst6|Add1~10_combout\ : std_logic;
SIGNAL \inst6|write_pointer~2_combout\ : std_logic;
SIGNAL \inst6|Equal4~1_combout\ : std_logic;
SIGNAL \inst6|Equal4~2_combout\ : std_logic;
SIGNAL \inst6|Add1~11\ : std_logic;
SIGNAL \inst6|Add1~12_combout\ : std_logic;
SIGNAL \inst6|write_pointer~3_combout\ : std_logic;
SIGNAL \inst6|Add1~13\ : std_logic;
SIGNAL \inst6|Add1~14_combout\ : std_logic;
SIGNAL \inst6|write_pointer_last[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[7]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~5_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[6]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~6_combout\ : std_logic;
SIGNAL \inst6|write_pointer_last[5]~feeder_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[5]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~7_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[4]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~8_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[3]~q\ : std_logic;
SIGNAL \inst6|write_pointer_last[3]~feeder_combout\ : std_logic;
SIGNAL \inst6|filter_start_pointer~9_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[2]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~2_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[1]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~1_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[0]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~0_combout\ : std_logic;
SIGNAL \inst6|Add15~1\ : std_logic;
SIGNAL \inst6|Add15~3\ : std_logic;
SIGNAL \inst6|Add15~5\ : std_logic;
SIGNAL \inst6|Add15~7\ : std_logic;
SIGNAL \inst6|Add15~9\ : std_logic;
SIGNAL \inst6|Add15~11\ : std_logic;
SIGNAL \inst6|Add15~13\ : std_logic;
SIGNAL \inst6|Add15~14_combout\ : std_logic;
SIGNAL \inst6|Add15~12_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[9]~q\ : std_logic;
SIGNAL \inst6|write_pointer_last[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|filter_start_pointer~3_combout\ : std_logic;
SIGNAL \inst6|filter:filter_start_pointer[8]~q\ : std_logic;
SIGNAL \inst6|filter_start_pointer~4_combout\ : std_logic;
SIGNAL \inst6|Add15~15\ : std_logic;
SIGNAL \inst6|Add15~17\ : std_logic;
SIGNAL \inst6|Add15~19\ : std_logic;
SIGNAL \inst6|Add15~20_combout\ : std_logic;
SIGNAL \inst6|Add15~16_combout\ : std_logic;
SIGNAL \inst6|Add15~10_combout\ : std_logic;
SIGNAL \inst6|Add15~6_combout\ : std_logic;
SIGNAL \inst6|Add15~4_combout\ : std_logic;
SIGNAL \inst6|Add15~8_combout\ : std_logic;
SIGNAL \inst6|LessThan2~0_combout\ : std_logic;
SIGNAL \inst6|LessThan2~1_combout\ : std_logic;
SIGNAL \inst6|Add15~18_combout\ : std_logic;
SIGNAL \inst6|LessThan2~2_combout\ : std_logic;
SIGNAL \inst6|Add16~1\ : std_logic;
SIGNAL \inst6|Add16~3\ : std_logic;
SIGNAL \inst6|Add16~5\ : std_logic;
SIGNAL \inst6|Add16~7\ : std_logic;
SIGNAL \inst6|Add16~9\ : std_logic;
SIGNAL \inst6|Add16~10_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add16~8_combout\ : std_logic;
SIGNAL \inst6|Ia~38_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add16~2_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add16~0_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia~36_combout\ : std_logic;
SIGNAL \inst6|Add15~2_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add15~0_combout\ : std_logic;
SIGNAL \inst6|Ia~35_combout\ : std_logic;
SIGNAL \inst6|Add16~6_combout\ : std_logic;
SIGNAL \inst6|Add16~4_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia~37_combout\ : std_logic;
SIGNAL \inst6|Ia~39_combout\ : std_logic;
SIGNAL \inst6|downconversion:ns[0]~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:ns[0]~q\ : std_logic;
SIGNAL \inst6|ns~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:ns[1]~q\ : std_logic;
SIGNAL \ADC_DBus[10]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[18]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~3_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~4_combout\ : std_logic;
SIGNAL \ADC_DBus[9]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[17]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[8]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[16]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[7]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[15]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[6]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[14]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[5]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[13]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[4]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[12]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[3]~input_o\ : std_logic;
SIGNAL \ADC_DBus[2]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[10]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[1]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[0]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[8]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[15]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[7]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[0]~5_combout\ : std_logic;
SIGNAL \ADC_DBus[14]~input_o\ : std_logic;
SIGNAL \ADC_DBus[13]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[5]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[12]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[11]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[2]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[1]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~0_combout\ : std_logic;
SIGNAL \inst6|Add0~2\ : std_logic;
SIGNAL \inst6|Add0~4\ : std_logic;
SIGNAL \inst6|Add0~6\ : std_logic;
SIGNAL \inst6|Add0~8\ : std_logic;
SIGNAL \inst6|Add0~10\ : std_logic;
SIGNAL \inst6|Add0~12\ : std_logic;
SIGNAL \inst6|Add0~14\ : std_logic;
SIGNAL \inst6|Add0~16\ : std_logic;
SIGNAL \inst6|Add0~18\ : std_logic;
SIGNAL \inst6|Add0~20\ : std_logic;
SIGNAL \inst6|Add0~22\ : std_logic;
SIGNAL \inst6|Add0~24\ : std_logic;
SIGNAL \inst6|Add0~26\ : std_logic;
SIGNAL \inst6|Add0~28\ : std_logic;
SIGNAL \inst6|Add0~30\ : std_logic;
SIGNAL \inst6|Add0~32\ : std_logic;
SIGNAL \inst6|Add0~34\ : std_logic;
SIGNAL \inst6|Add0~36\ : std_logic;
SIGNAL \inst6|Add0~37_combout\ : std_logic;
SIGNAL \inst6|Ia~66_combout\ : std_logic;
SIGNAL \inst6|Add16~11\ : std_logic;
SIGNAL \inst6|Add16~12_combout\ : std_logic;
SIGNAL \inst6|Add16~13\ : std_logic;
SIGNAL \inst6|Add16~14_combout\ : std_logic;
SIGNAL \inst6|Ia~40_combout\ : std_logic;
SIGNAL \inst6|Ia~41_combout\ : std_logic;
SIGNAL \inst6|Add0~1_combout\ : std_logic;
SIGNAL \inst6|Ia~72_combout\ : std_logic;
SIGNAL \inst6|Add0~3_combout\ : std_logic;
SIGNAL \inst6|Ia~73_combout\ : std_logic;
SIGNAL \inst6|Add0~5_combout\ : std_logic;
SIGNAL \inst6|Ia~74_combout\ : std_logic;
SIGNAL \inst6|Add0~38\ : std_logic;
SIGNAL \inst6|Add0~39_combout\ : std_logic;
SIGNAL \inst6|Ia~67_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[20]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~40\ : std_logic;
SIGNAL \inst6|Add0~41_combout\ : std_logic;
SIGNAL \inst6|Ia~68_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[21]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~42\ : std_logic;
SIGNAL \inst6|Add0~43_combout\ : std_logic;
SIGNAL \inst6|Ia~69_combout\ : std_logic;
SIGNAL \inst6|Add0~44\ : std_logic;
SIGNAL \inst6|Add0~45_combout\ : std_logic;
SIGNAL \inst6|Ia~70_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~46\ : std_logic;
SIGNAL \inst6|Add0~47_combout\ : std_logic;
SIGNAL \inst6|Ia~71_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst6|Ia~42_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst6|Ia~43_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst6|Ia~44_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst6|Ia~45_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst6|Ia~46_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst6|Ia~47_combout\ : std_logic;
SIGNAL \inst6|LessThan1~0_combout\ : std_logic;
SIGNAL \inst6|nn~6_combout\ : std_logic;
SIGNAL \inst6|filtk~202_combout\ : std_logic;
SIGNAL \inst6|nn~4_combout\ : std_logic;
SIGNAL \inst6|nn~5_combout\ : std_logic;
SIGNAL \inst6|nn~2_combout\ : std_logic;
SIGNAL \inst6|nn~0_combout\ : std_logic;
SIGNAL \inst6|nn~1_combout\ : std_logic;
SIGNAL \inst6|filtk~201_combout\ : std_logic;
SIGNAL \inst6|filtk~203_combout\ : std_logic;
SIGNAL \inst6|nn~3_combout\ : std_logic;
SIGNAL \inst6|filtk~195_combout\ : std_logic;
SIGNAL \inst6|filtk~899_combout\ : std_logic;
SIGNAL \inst6|filtk~196_combout\ : std_logic;
SIGNAL \inst6|filtk~197_combout\ : std_logic;
SIGNAL \inst6|filtk~198_combout\ : std_logic;
SIGNAL \inst6|filtk~199_combout\ : std_logic;
SIGNAL \inst6|filtk~193_combout\ : std_logic;
SIGNAL \inst6|filtk~192_combout\ : std_logic;
SIGNAL \inst6|filtk~194_combout\ : std_logic;
SIGNAL \inst6|filtk~200_combout\ : std_logic;
SIGNAL \inst6|filtk~189_combout\ : std_logic;
SIGNAL \inst6|filtk~897_combout\ : std_logic;
SIGNAL \inst6|filtk~190_combout\ : std_logic;
SIGNAL \inst6|filtk~898_combout\ : std_logic;
SIGNAL \inst6|filtk~185_combout\ : std_logic;
SIGNAL \inst6|filtk~186_combout\ : std_logic;
SIGNAL \inst6|filtk~184_combout\ : std_logic;
SIGNAL \inst6|filtk~187_combout\ : std_logic;
SIGNAL \inst6|filtk~191_combout\ : std_logic;
SIGNAL \inst6|filtk~204_combout\ : std_logic;
SIGNAL \inst6|filtk~205_combout\ : std_logic;
SIGNAL \inst6|filtk~961_combout\ : std_logic;
SIGNAL \inst6|filtk~222_combout\ : std_logic;
SIGNAL \inst6|filtk~217_combout\ : std_logic;
SIGNAL \inst6|filtk~218_combout\ : std_logic;
SIGNAL \inst6|filtk~219_combout\ : std_logic;
SIGNAL \inst6|filtk~216_combout\ : std_logic;
SIGNAL \inst6|filtk~220_combout\ : std_logic;
SIGNAL \inst6|filtk~211_combout\ : std_logic;
SIGNAL \inst6|filtk~212_combout\ : std_logic;
SIGNAL \inst6|filtk~209_combout\ : std_logic;
SIGNAL \inst6|filtk~207_combout\ : std_logic;
SIGNAL \inst6|filtk~206_combout\ : std_logic;
SIGNAL \inst6|filtk~208_combout\ : std_logic;
SIGNAL \inst6|filtk~210_combout\ : std_logic;
SIGNAL \inst6|filtk~213_combout\ : std_logic;
SIGNAL \inst6|filtk~188_combout\ : std_logic;
SIGNAL \inst6|filtk~214_combout\ : std_logic;
SIGNAL \inst6|filtk~215_combout\ : std_logic;
SIGNAL \inst6|filtk~221_combout\ : std_logic;
SIGNAL \inst6|filtk~223_combout\ : std_logic;
SIGNAL \inst6|filtk~900_combout\ : std_logic;
SIGNAL \inst6|filtk[18]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~968_combout\ : std_logic;
SIGNAL \inst6|filtk~969_combout\ : std_logic;
SIGNAL \inst6|filtk~234_combout\ : std_logic;
SIGNAL \inst6|filtk~235_combout\ : std_logic;
SIGNAL \inst6|filtk~225_combout\ : std_logic;
SIGNAL \inst6|filtk~226_combout\ : std_logic;
SIGNAL \inst6|filtk~228_combout\ : std_logic;
SIGNAL \inst6|filtk~227_combout\ : std_logic;
SIGNAL \inst6|filtk~229_combout\ : std_logic;
SIGNAL \inst6|filtk~230_combout\ : std_logic;
SIGNAL \inst6|filtk~231_combout\ : std_logic;
SIGNAL \inst6|filtk~232_combout\ : std_logic;
SIGNAL \inst6|filtk~233_combout\ : std_logic;
SIGNAL \inst6|filtk~901_combout\ : std_logic;
SIGNAL \inst6|filtk[19]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~244_combout\ : std_logic;
SIGNAL \inst6|filtk~245_combout\ : std_logic;
SIGNAL \inst6|filtk~246_combout\ : std_logic;
SIGNAL \inst6|nn~7_combout\ : std_logic;
SIGNAL \inst6|filtk~239_combout\ : std_logic;
SIGNAL \inst6|filtk~240_combout\ : std_logic;
SIGNAL \inst6|filtk~236_combout\ : std_logic;
SIGNAL \inst6|filtk~237_combout\ : std_logic;
SIGNAL \inst6|filtk~238_combout\ : std_logic;
SIGNAL \inst6|filtk~241_combout\ : std_logic;
SIGNAL \inst6|filtk~242_combout\ : std_logic;
SIGNAL \inst6|filtk~243_combout\ : std_logic;
SIGNAL \inst6|filtk~247_combout\ : std_logic;
SIGNAL \inst6|filtk[20]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~251_combout\ : std_logic;
SIGNAL \inst6|filtk~250_combout\ : std_logic;
SIGNAL \inst6|filtk~962_combout\ : std_logic;
SIGNAL \inst6|filtk~252_combout\ : std_logic;
SIGNAL \inst6|filtk~248_combout\ : std_logic;
SIGNAL \inst6|filtk~249_combout\ : std_logic;
SIGNAL \inst6|filtk~902_combout\ : std_logic;
SIGNAL \inst6|filtk[21]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~253_combout\ : std_logic;
SIGNAL \inst6|filtk~254_combout\ : std_logic;
SIGNAL \inst6|filtk~903_combout\ : std_logic;
SIGNAL \inst6|filtk~255_combout\ : std_logic;
SIGNAL \inst6|filtk~904_combout\ : std_logic;
SIGNAL \inst6|filtk[22]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~256_combout\ : std_logic;
SIGNAL \inst6|filtk~257_combout\ : std_logic;
SIGNAL \inst6|filtk~258_combout\ : std_logic;
SIGNAL \inst6|filtk~905_combout\ : std_logic;
SIGNAL \inst6|filtk[23]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \inst6|filtk~309_combout\ : std_logic;
SIGNAL \inst6|filtk~947_combout\ : std_logic;
SIGNAL \inst6|filtk~383_combout\ : std_logic;
SIGNAL \inst6|filtk~773_combout\ : std_logic;
SIGNAL \inst6|filtk~774_combout\ : std_logic;
SIGNAL \inst6|filtk~771_combout\ : std_logic;
SIGNAL \inst6|filtk~428_combout\ : std_logic;
SIGNAL \inst6|filtk~772_combout\ : std_logic;
SIGNAL \inst6|filtk~775_combout\ : std_logic;
SIGNAL \inst6|filtk~776_combout\ : std_logic;
SIGNAL \inst6|filtk~777_combout\ : std_logic;
SIGNAL \inst6|filtk~403_combout\ : std_logic;
SIGNAL \inst6|filtk~946_combout\ : std_logic;
SIGNAL \inst6|filtk~274_combout\ : std_logic;
SIGNAL \inst6|filtk~762_combout\ : std_logic;
SIGNAL \inst6|filtk~763_combout\ : std_logic;
SIGNAL \inst6|filtk~764_combout\ : std_logic;
SIGNAL \inst6|filtk~387_combout\ : std_logic;
SIGNAL \inst6|filtk~765_combout\ : std_logic;
SIGNAL \inst6|filtk~766_combout\ : std_logic;
SIGNAL \inst6|filtk~767_combout\ : std_logic;
SIGNAL \inst6|filtk~268_combout\ : std_logic;
SIGNAL \inst6|filtk~768_combout\ : std_logic;
SIGNAL \inst6|filtk~769_combout\ : std_logic;
SIGNAL \inst6|filtk~770_combout\ : std_logic;
SIGNAL \inst6|filtk~339_combout\ : std_logic;
SIGNAL \inst6|filtk~502_combout\ : std_logic;
SIGNAL \inst6|filtk~927_combout\ : std_logic;
SIGNAL \inst6|filtk~760_combout\ : std_logic;
SIGNAL \inst6|filtk~753_combout\ : std_logic;
SIGNAL \inst6|filtk~751_combout\ : std_logic;
SIGNAL \inst6|filtk~752_combout\ : std_logic;
SIGNAL \inst6|filtk~749_combout\ : std_logic;
SIGNAL \inst6|filtk~526_combout\ : std_logic;
SIGNAL \inst6|filtk~527_combout\ : std_logic;
SIGNAL \inst6|filtk~750_combout\ : std_logic;
SIGNAL \inst6|filtk~754_combout\ : std_logic;
SIGNAL \inst6|filtk~757_combout\ : std_logic;
SIGNAL \inst6|filtk~635_combout\ : std_logic;
SIGNAL \inst6|filtk~756_combout\ : std_logic;
SIGNAL \inst6|filtk~758_combout\ : std_logic;
SIGNAL \inst6|filtk~945_combout\ : std_logic;
SIGNAL \inst6|filtk~759_combout\ : std_logic;
SIGNAL \inst6|filtk~352_combout\ : std_logic;
SIGNAL \inst6|filtk~747_combout\ : std_logic;
SIGNAL \inst6|filtk~748_combout\ : std_logic;
SIGNAL \inst6|filtk~761_combout\ : std_logic;
SIGNAL \inst6|filtk~778_combout\ : std_logic;
SIGNAL \inst6|filtk[12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~802_combout\ : std_logic;
SIGNAL \inst6|filtk~405_combout\ : std_logic;
SIGNAL \inst6|filtk~803_combout\ : std_logic;
SIGNAL \inst6|filtk~800_combout\ : std_logic;
SIGNAL \inst6|filtk~801_combout\ : std_logic;
SIGNAL \inst6|filtk~804_combout\ : std_logic;
SIGNAL \inst6|filtk~805_combout\ : std_logic;
SIGNAL \inst6|filtk~806_combout\ : std_logic;
SIGNAL \inst6|filtk~807_combout\ : std_logic;
SIGNAL \inst6|filtk~259_combout\ : std_logic;
SIGNAL \inst6|filtk~539_combout\ : std_logic;
SIGNAL \inst6|filtk~788_combout\ : std_logic;
SIGNAL \inst6|filtk~779_combout\ : std_logic;
SIGNAL \inst6|filtk~949_combout\ : std_logic;
SIGNAL \inst6|filtk~928_combout\ : std_logic;
SIGNAL \inst6|filtk~939_combout\ : std_logic;
SIGNAL \inst6|filtk~785_combout\ : std_logic;
SIGNAL \inst6|filtk~784_combout\ : std_logic;
SIGNAL \inst6|filtk~786_combout\ : std_logic;
SIGNAL \inst6|filtk~950_combout\ : std_logic;
SIGNAL \inst6|filtk~734_combout\ : std_logic;
SIGNAL \inst6|filtk~530_combout\ : std_logic;
SIGNAL \inst6|filtk~915_combout\ : std_logic;
SIGNAL \inst6|filtk~782_combout\ : std_logic;
SIGNAL \inst6|filtk~948_combout\ : std_logic;
SIGNAL \inst6|filtk~933_combout\ : std_logic;
SIGNAL \inst6|filtk~780_combout\ : std_logic;
SIGNAL \inst6|filtk~781_combout\ : std_logic;
SIGNAL \inst6|filtk~783_combout\ : std_logic;
SIGNAL \inst6|filtk~787_combout\ : std_logic;
SIGNAL \inst6|filtk~789_combout\ : std_logic;
SIGNAL \inst6|filtk~797_combout\ : std_logic;
SIGNAL \inst6|filtk~798_combout\ : std_logic;
SIGNAL \inst6|filtk~794_combout\ : std_logic;
SIGNAL \inst6|filtk~795_combout\ : std_logic;
SIGNAL \inst6|filtk~792_combout\ : std_logic;
SIGNAL \inst6|filtk~471_combout\ : std_logic;
SIGNAL \inst6|filtk~790_combout\ : std_logic;
SIGNAL \inst6|filtk~791_combout\ : std_logic;
SIGNAL \inst6|filtk~793_combout\ : std_logic;
SIGNAL \inst6|filtk~796_combout\ : std_logic;
SIGNAL \inst6|filtk~799_combout\ : std_logic;
SIGNAL \inst6|filtk~808_combout\ : std_logic;
SIGNAL \inst6|filtk[13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~819_combout\ : std_logic;
SIGNAL \inst6|filtk~817_combout\ : std_logic;
SIGNAL \inst6|filtk~815_combout\ : std_logic;
SIGNAL \inst6|filtk~816_combout\ : std_logic;
SIGNAL \inst6|filtk~814_combout\ : std_logic;
SIGNAL \inst6|filtk~818_combout\ : std_logic;
SIGNAL \inst6|filtk~820_combout\ : std_logic;
SIGNAL \inst6|filtk~263_combout\ : std_logic;
SIGNAL \inst6|filtk~728_combout\ : std_logic;
SIGNAL \inst6|filtk~812_combout\ : std_logic;
SIGNAL \inst6|filtk~809_combout\ : std_logic;
SIGNAL \inst6|filtk~810_combout\ : std_logic;
SIGNAL \inst6|filtk~811_combout\ : std_logic;
SIGNAL \inst6|filtk~813_combout\ : std_logic;
SIGNAL \inst6|filtk~821_combout\ : std_logic;
SIGNAL \inst6|filtk~832_combout\ : std_logic;
SIGNAL \inst6|filtk~952_combout\ : std_logic;
SIGNAL \inst6|filtk~828_combout\ : std_logic;
SIGNAL \inst6|filtk~829_combout\ : std_logic;
SIGNAL \inst6|filtk~830_combout\ : std_logic;
SIGNAL \inst6|filtk~953_combout\ : std_logic;
SIGNAL \inst6|filtk~825_combout\ : std_logic;
SIGNAL \inst6|filtk~951_combout\ : std_logic;
SIGNAL \inst6|filtk~826_combout\ : std_logic;
SIGNAL \inst6|filtk~569_combout\ : std_logic;
SIGNAL \inst6|filtk~570_combout\ : std_logic;
SIGNAL \inst6|filtk~823_combout\ : std_logic;
SIGNAL \inst6|filtk~824_combout\ : std_logic;
SIGNAL \inst6|filtk~827_combout\ : std_logic;
SIGNAL \inst6|filtk~831_combout\ : std_logic;
SIGNAL \inst6|filtk~822_combout\ : std_logic;
SIGNAL \inst6|filtk~833_combout\ : std_logic;
SIGNAL \inst6|filtk~954_combout\ : std_logic;
SIGNAL \inst6|filtk[14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~414_combout\ : std_logic;
SIGNAL \inst6|filtk~848_combout\ : std_logic;
SIGNAL \inst6|filtk~849_combout\ : std_logic;
SIGNAL \inst6|filtk~850_combout\ : std_logic;
SIGNAL \inst6|filtk~851_combout\ : std_logic;
SIGNAL \inst6|filtk~397_combout\ : std_logic;
SIGNAL \inst6|filtk~846_combout\ : std_logic;
SIGNAL \inst6|filtk~398_combout\ : std_logic;
SIGNAL \inst6|filtk~845_combout\ : std_logic;
SIGNAL \inst6|filtk~847_combout\ : std_logic;
SIGNAL \inst6|filtk~955_combout\ : std_logic;
SIGNAL \inst6|filtk~852_combout\ : std_logic;
SIGNAL \inst6|filtk~853_combout\ : std_logic;
SIGNAL \inst6|filtk~957_combout\ : std_logic;
SIGNAL \inst6|filtk~708_combout\ : std_logic;
SIGNAL \inst6|filtk~956_combout\ : std_logic;
SIGNAL \inst6|filtk~854_combout\ : std_logic;
SIGNAL \inst6|filtk~855_combout\ : std_logic;
SIGNAL \inst6|filtk~856_combout\ : std_logic;
SIGNAL \inst6|filtk~842_combout\ : std_logic;
SIGNAL \inst6|filtk~285_combout\ : std_logic;
SIGNAL \inst6|filtk~843_combout\ : std_logic;
SIGNAL \inst6|filtk~834_combout\ : std_logic;
SIGNAL \inst6|filtk~835_combout\ : std_logic;
SIGNAL \inst6|filtk~755_combout\ : std_logic;
SIGNAL \inst6|filtk~838_combout\ : std_logic;
SIGNAL \inst6|filtk~839_combout\ : std_logic;
SIGNAL \inst6|filtk~836_combout\ : std_logic;
SIGNAL \inst6|filtk~837_combout\ : std_logic;
SIGNAL \inst6|filtk~840_combout\ : std_logic;
SIGNAL \inst6|filtk~841_combout\ : std_logic;
SIGNAL \inst6|filtk~844_combout\ : std_logic;
SIGNAL \inst6|filtk~857_combout\ : std_logic;
SIGNAL \inst6|filtk[15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~866_combout\ : std_logic;
SIGNAL \inst6|filtk~858_combout\ : std_logic;
SIGNAL \inst6|filtk~859_combout\ : std_logic;
SIGNAL \inst6|filtk~860_combout\ : std_logic;
SIGNAL \inst6|filtk~861_combout\ : std_logic;
SIGNAL \inst6|filtk~862_combout\ : std_logic;
SIGNAL \inst6|filtk~863_combout\ : std_logic;
SIGNAL \inst6|filtk~864_combout\ : std_logic;
SIGNAL \inst6|filtk~865_combout\ : std_logic;
SIGNAL \inst6|filtk~867_combout\ : std_logic;
SIGNAL \inst6|filtk~869_combout\ : std_logic;
SIGNAL \inst6|filtk~868_combout\ : std_logic;
SIGNAL \inst6|filtk~870_combout\ : std_logic;
SIGNAL \inst6|filtk~872_combout\ : std_logic;
SIGNAL \inst6|filtk~871_combout\ : std_logic;
SIGNAL \inst6|filtk~873_combout\ : std_logic;
SIGNAL \inst6|filtk~958_combout\ : std_logic;
SIGNAL \inst6|filtk~874_combout\ : std_logic;
SIGNAL \inst6|filtk~875_combout\ : std_logic;
SIGNAL \inst6|filtk~876_combout\ : std_logic;
SIGNAL \inst6|filtk~877_combout\ : std_logic;
SIGNAL \inst6|filtk~878_combout\ : std_logic;
SIGNAL \inst6|filtk~879_combout\ : std_logic;
SIGNAL \inst6|filtk[16]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~895_combout\ : std_logic;
SIGNAL \inst6|filtk~888_combout\ : std_logic;
SIGNAL \inst6|filtk~889_combout\ : std_logic;
SIGNAL \inst6|filtk~890_combout\ : std_logic;
SIGNAL \inst6|filtk~892_combout\ : std_logic;
SIGNAL \inst6|filtk~891_combout\ : std_logic;
SIGNAL \inst6|filtk~893_combout\ : std_logic;
SIGNAL \inst6|filtk~894_combout\ : std_logic;
SIGNAL \inst6|filtk~887_combout\ : std_logic;
SIGNAL \inst6|filtk~896_combout\ : std_logic;
SIGNAL \inst6|filtk~884_combout\ : std_logic;
SIGNAL \inst6|filtk~959_combout\ : std_logic;
SIGNAL \inst6|filtk~885_combout\ : std_logic;
SIGNAL \inst6|filtk~881_combout\ : std_logic;
SIGNAL \inst6|filtk~882_combout\ : std_logic;
SIGNAL \inst6|filtk~880_combout\ : std_logic;
SIGNAL \inst6|filtk~883_combout\ : std_logic;
SIGNAL \inst6|filtk~886_combout\ : std_logic;
SIGNAL \inst6|filtk~960_combout\ : std_logic;
SIGNAL \inst6|filtk[17]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~307_combout\ : std_logic;
SIGNAL \inst6|filtk~294_combout\ : std_logic;
SIGNAL \inst6|filtk~295_combout\ : std_logic;
SIGNAL \inst6|filtk~292_combout\ : std_logic;
SIGNAL \inst6|filtk~293_combout\ : std_logic;
SIGNAL \inst6|filtk~963_combout\ : std_logic;
SIGNAL \inst6|filtk~289_combout\ : std_logic;
SIGNAL \inst6|filtk~290_combout\ : std_logic;
SIGNAL \inst6|filtk~287_combout\ : std_logic;
SIGNAL \inst6|filtk~288_combout\ : std_logic;
SIGNAL \inst6|filtk~291_combout\ : std_logic;
SIGNAL \inst6|filtk~296_combout\ : std_logic;
SIGNAL \inst6|filtk~302_combout\ : std_logic;
SIGNAL \inst6|filtk~303_combout\ : std_logic;
SIGNAL \inst6|filtk~304_combout\ : std_logic;
SIGNAL \inst6|filtk~300_combout\ : std_logic;
SIGNAL \inst6|filtk~297_combout\ : std_logic;
SIGNAL \inst6|filtk~298_combout\ : std_logic;
SIGNAL \inst6|filtk~907_combout\ : std_logic;
SIGNAL \inst6|filtk~299_combout\ : std_logic;
SIGNAL \inst6|filtk~301_combout\ : std_logic;
SIGNAL \inst6|filtk~305_combout\ : std_logic;
SIGNAL \inst6|filtk~306_combout\ : std_logic;
SIGNAL \inst6|filtk~284_combout\ : std_logic;
SIGNAL \inst6|filtk~286_combout\ : std_logic;
SIGNAL \inst6|filtk~308_combout\ : std_logic;
SIGNAL \inst6|filtk~281_combout\ : std_logic;
SIGNAL \inst6|filtk~261_combout\ : std_logic;
SIGNAL \inst6|filtk~282_combout\ : std_logic;
SIGNAL \inst6|filtk~906_combout\ : std_logic;
SIGNAL \inst6|filtk~260_combout\ : std_logic;
SIGNAL \inst6|filtk~262_combout\ : std_logic;
SIGNAL \inst6|filtk~264_combout\ : std_logic;
SIGNAL \inst6|filtk~269_combout\ : std_logic;
SIGNAL \inst6|filtk~270_combout\ : std_logic;
SIGNAL \inst6|filtk~266_combout\ : std_logic;
SIGNAL \inst6|filtk~265_combout\ : std_logic;
SIGNAL \inst6|filtk~267_combout\ : std_logic;
SIGNAL \inst6|filtk~271_combout\ : std_logic;
SIGNAL \inst6|filtk~272_combout\ : std_logic;
SIGNAL \inst6|filtk~273_combout\ : std_logic;
SIGNAL \inst6|filtk~275_combout\ : std_logic;
SIGNAL \inst6|filtk~276_combout\ : std_logic;
SIGNAL \inst6|filtk~278_combout\ : std_logic;
SIGNAL \inst6|filtk~277_combout\ : std_logic;
SIGNAL \inst6|filtk~279_combout\ : std_logic;
SIGNAL \inst6|filtk~280_combout\ : std_logic;
SIGNAL \inst6|filtk~283_combout\ : std_logic;
SIGNAL \inst6|filtk~908_combout\ : std_logic;
SIGNAL \inst6|filtk[0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~332_combout\ : std_logic;
SIGNAL \inst6|filtk~333_combout\ : std_logic;
SIGNAL \inst6|filtk~909_combout\ : std_logic;
SIGNAL \inst6|filtk~353_combout\ : std_logic;
SIGNAL \inst6|filtk~340_combout\ : std_logic;
SIGNAL \inst6|filtk~910_combout\ : std_logic;
SIGNAL \inst6|filtk~334_combout\ : std_logic;
SIGNAL \inst6|filtk~336_combout\ : std_logic;
SIGNAL \inst6|filtk~337_combout\ : std_logic;
SIGNAL \inst6|filtk~335_combout\ : std_logic;
SIGNAL \inst6|filtk~338_combout\ : std_logic;
SIGNAL \inst6|filtk~341_combout\ : std_logic;
SIGNAL \inst6|filtk~347_combout\ : std_logic;
SIGNAL \inst6|filtk~911_combout\ : std_logic;
SIGNAL \inst6|filtk~348_combout\ : std_logic;
SIGNAL \inst6|filtk~349_combout\ : std_logic;
SIGNAL \inst6|filtk~345_combout\ : std_logic;
SIGNAL \inst6|filtk~342_combout\ : std_logic;
SIGNAL \inst6|filtk~343_combout\ : std_logic;
SIGNAL \inst6|filtk~344_combout\ : std_logic;
SIGNAL \inst6|filtk~346_combout\ : std_logic;
SIGNAL \inst6|filtk~350_combout\ : std_logic;
SIGNAL \inst6|filtk~351_combout\ : std_logic;
SIGNAL \inst6|filtk~354_combout\ : std_logic;
SIGNAL \inst6|filtk~329_combout\ : std_logic;
SIGNAL \inst6|filtk~327_combout\ : std_logic;
SIGNAL \inst6|filtk~326_combout\ : std_logic;
SIGNAL \inst6|filtk~328_combout\ : std_logic;
SIGNAL \inst6|filtk~330_combout\ : std_logic;
SIGNAL \inst6|filtk~321_combout\ : std_logic;
SIGNAL \inst6|filtk~323_combout\ : std_logic;
SIGNAL \inst6|filtk~322_combout\ : std_logic;
SIGNAL \inst6|filtk~324_combout\ : std_logic;
SIGNAL \inst6|filtk~325_combout\ : std_logic;
SIGNAL \inst6|filtk~310_combout\ : std_logic;
SIGNAL \inst6|filtk~311_combout\ : std_logic;
SIGNAL \inst6|filtk~312_combout\ : std_logic;
SIGNAL \inst6|filtk~318_combout\ : std_logic;
SIGNAL \inst6|filtk~317_combout\ : std_logic;
SIGNAL \inst6|filtk~316_combout\ : std_logic;
SIGNAL \inst6|filtk~319_combout\ : std_logic;
SIGNAL \inst6|filtk~314_combout\ : std_logic;
SIGNAL \inst6|filtk~313_combout\ : std_logic;
SIGNAL \inst6|filtk~315_combout\ : std_logic;
SIGNAL \inst6|filtk~320_combout\ : std_logic;
SIGNAL \inst6|filtk~331_combout\ : std_logic;
SIGNAL \inst6|filtk~912_combout\ : std_logic;
SIGNAL \inst6|filtk[1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~379_combout\ : std_logic;
SIGNAL \inst6|filtk~381_combout\ : std_logic;
SIGNAL \inst6|filtk~380_combout\ : std_logic;
SIGNAL \inst6|filtk~382_combout\ : std_logic;
SIGNAL \inst6|filtk~385_combout\ : std_logic;
SIGNAL \inst6|filtk~384_combout\ : std_logic;
SIGNAL \inst6|filtk~916_combout\ : std_logic;
SIGNAL \inst6|filtk~386_combout\ : std_logic;
SIGNAL \inst6|filtk~388_combout\ : std_logic;
SIGNAL \inst6|filtk~389_combout\ : std_logic;
SIGNAL \inst6|filtk~390_combout\ : std_logic;
SIGNAL \inst6|filtk~391_combout\ : std_logic;
SIGNAL \inst6|filtk~392_combout\ : std_logic;
SIGNAL \inst6|filtk~394_combout\ : std_logic;
SIGNAL \inst6|filtk~393_combout\ : std_logic;
SIGNAL \inst6|filtk~395_combout\ : std_logic;
SIGNAL \inst6|filtk~396_combout\ : std_logic;
SIGNAL \inst6|filtk~917_combout\ : std_logic;
SIGNAL \inst6|filtk~399_combout\ : std_logic;
SIGNAL \inst6|filtk~918_combout\ : std_logic;
SIGNAL \inst6|filtk~400_combout\ : std_logic;
SIGNAL \inst6|filtk~401_combout\ : std_logic;
SIGNAL \inst6|filtk~356_combout\ : std_logic;
SIGNAL \inst6|filtk~357_combout\ : std_logic;
SIGNAL \inst6|filtk~358_combout\ : std_logic;
SIGNAL \inst6|filtk~359_combout\ : std_logic;
SIGNAL \inst6|filtk~913_combout\ : std_logic;
SIGNAL \inst6|filtk~361_combout\ : std_logic;
SIGNAL \inst6|filtk~362_combout\ : std_logic;
SIGNAL \inst6|filtk~363_combout\ : std_logic;
SIGNAL \inst6|filtk~364_combout\ : std_logic;
SIGNAL \inst6|filtk~914_combout\ : std_logic;
SIGNAL \inst6|filtk~365_combout\ : std_logic;
SIGNAL \inst6|filtk~366_combout\ : std_logic;
SIGNAL \inst6|filtk~370_combout\ : std_logic;
SIGNAL \inst6|filtk~371_combout\ : std_logic;
SIGNAL \inst6|filtk~372_combout\ : std_logic;
SIGNAL \inst6|filtk~373_combout\ : std_logic;
SIGNAL \inst6|filtk~367_combout\ : std_logic;
SIGNAL \inst6|filtk~368_combout\ : std_logic;
SIGNAL \inst6|filtk~369_combout\ : std_logic;
SIGNAL \inst6|filtk~374_combout\ : std_logic;
SIGNAL \inst6|filtk~375_combout\ : std_logic;
SIGNAL \inst6|filtk~376_combout\ : std_logic;
SIGNAL \inst6|filtk~377_combout\ : std_logic;
SIGNAL \inst6|filtk~355_combout\ : std_logic;
SIGNAL \inst6|filtk~378_combout\ : std_logic;
SIGNAL \inst6|filtk~402_combout\ : std_logic;
SIGNAL \inst6|filtk[2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~426_combout\ : std_logic;
SIGNAL \inst6|filtk~443_combout\ : std_logic;
SIGNAL \inst6|filtk~921_combout\ : std_logic;
SIGNAL \inst6|filtk~434_combout\ : std_logic;
SIGNAL \inst6|filtk~435_combout\ : std_logic;
SIGNAL \inst6|filtk~919_combout\ : std_logic;
SIGNAL \inst6|filtk~436_combout\ : std_logic;
SIGNAL \inst6|filtk~437_combout\ : std_logic;
SIGNAL \inst6|filtk~438_combout\ : std_logic;
SIGNAL \inst6|filtk~439_combout\ : std_logic;
SIGNAL \inst6|filtk~920_combout\ : std_logic;
SIGNAL \inst6|filtk~440_combout\ : std_logic;
SIGNAL \inst6|filtk~441_combout\ : std_logic;
SIGNAL \inst6|filtk~964_combout\ : std_logic;
SIGNAL \inst6|filtk~429_combout\ : std_logic;
SIGNAL \inst6|filtk~430_combout\ : std_logic;
SIGNAL \inst6|filtk~431_combout\ : std_logic;
SIGNAL \inst6|filtk~360_combout\ : std_logic;
SIGNAL \inst6|filtk~427_combout\ : std_logic;
SIGNAL \inst6|filtk~432_combout\ : std_logic;
SIGNAL \inst6|filtk~433_combout\ : std_logic;
SIGNAL \inst6|filtk~442_combout\ : std_logic;
SIGNAL \inst6|filtk~444_combout\ : std_logic;
SIGNAL \inst6|filtk~421_combout\ : std_logic;
SIGNAL \inst6|filtk~422_combout\ : std_logic;
SIGNAL \inst6|filtk~423_combout\ : std_logic;
SIGNAL \inst6|filtk~418_combout\ : std_logic;
SIGNAL \inst6|filtk~419_combout\ : std_logic;
SIGNAL \inst6|filtk~420_combout\ : std_logic;
SIGNAL \inst6|filtk~417_combout\ : std_logic;
SIGNAL \inst6|filtk~424_combout\ : std_logic;
SIGNAL \inst6|filtk~411_combout\ : std_logic;
SIGNAL \inst6|filtk~412_combout\ : std_logic;
SIGNAL \inst6|filtk~413_combout\ : std_logic;
SIGNAL \inst6|filtk~415_combout\ : std_logic;
SIGNAL \inst6|filtk~404_combout\ : std_logic;
SIGNAL \inst6|filtk~406_combout\ : std_logic;
SIGNAL \inst6|filtk~408_combout\ : std_logic;
SIGNAL \inst6|filtk~409_combout\ : std_logic;
SIGNAL \inst6|filtk~407_combout\ : std_logic;
SIGNAL \inst6|filtk~410_combout\ : std_logic;
SIGNAL \inst6|filtk~416_combout\ : std_logic;
SIGNAL \inst6|filtk~425_combout\ : std_logic;
SIGNAL \inst6|filtk~922_combout\ : std_logic;
SIGNAL \inst6|filtk[3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~965_combout\ : std_logic;
SIGNAL \inst6|filtk~445_combout\ : std_logic;
SIGNAL \inst6|filtk~446_combout\ : std_logic;
SIGNAL \inst6|filtk~447_combout\ : std_logic;
SIGNAL \inst6|filtk~923_combout\ : std_logic;
SIGNAL \inst6|filtk~448_combout\ : std_logic;
SIGNAL \inst6|filtk~451_combout\ : std_logic;
SIGNAL \inst6|filtk~452_combout\ : std_logic;
SIGNAL \inst6|filtk~449_combout\ : std_logic;
SIGNAL \inst6|filtk~450_combout\ : std_logic;
SIGNAL \inst6|filtk~453_combout\ : std_logic;
SIGNAL \inst6|filtk~454_combout\ : std_logic;
SIGNAL \inst6|filtk~455_combout\ : std_logic;
SIGNAL \inst6|filtk~456_combout\ : std_logic;
SIGNAL \inst6|filtk~457_combout\ : std_logic;
SIGNAL \inst6|filtk~458_combout\ : std_logic;
SIGNAL \inst6|filtk~459_combout\ : std_logic;
SIGNAL \inst6|filtk~460_combout\ : std_logic;
SIGNAL \inst6|filtk~461_combout\ : std_logic;
SIGNAL \inst6|filtk~462_combout\ : std_logic;
SIGNAL \inst6|filtk~924_combout\ : std_logic;
SIGNAL \inst6|filtk~463_combout\ : std_logic;
SIGNAL \inst6|filtk~464_combout\ : std_logic;
SIGNAL \inst6|filtk~465_combout\ : std_logic;
SIGNAL \inst6|filtk~466_combout\ : std_logic;
SIGNAL \inst6|filtk~467_combout\ : std_logic;
SIGNAL \inst6|filtk~468_combout\ : std_logic;
SIGNAL \inst6|filtk~469_combout\ : std_logic;
SIGNAL \inst6|filtk~470_combout\ : std_logic;
SIGNAL \inst6|filtk~475_combout\ : std_logic;
SIGNAL \inst6|filtk~476_combout\ : std_logic;
SIGNAL \inst6|filtk~477_combout\ : std_logic;
SIGNAL \inst6|filtk~478_combout\ : std_logic;
SIGNAL \inst6|filtk~472_combout\ : std_logic;
SIGNAL \inst6|filtk~473_combout\ : std_logic;
SIGNAL \inst6|filtk~474_combout\ : std_logic;
SIGNAL \inst6|filtk~479_combout\ : std_logic;
SIGNAL \inst6|filtk~480_combout\ : std_logic;
SIGNAL \inst6|filtk~481_combout\ : std_logic;
SIGNAL \inst6|filtk~482_combout\ : std_logic;
SIGNAL \inst6|filtk[4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~503_combout\ : std_logic;
SIGNAL \inst6|filtk~497_combout\ : std_logic;
SIGNAL \inst6|filtk~490_combout\ : std_logic;
SIGNAL \inst6|filtk~498_combout\ : std_logic;
SIGNAL \inst6|filtk~499_combout\ : std_logic;
SIGNAL \inst6|filtk~493_combout\ : std_logic;
SIGNAL \inst6|filtk~494_combout\ : std_logic;
SIGNAL \inst6|filtk~495_combout\ : std_logic;
SIGNAL \inst6|filtk~496_combout\ : std_logic;
SIGNAL \inst6|filtk~500_combout\ : std_logic;
SIGNAL \inst6|filtk~925_combout\ : std_logic;
SIGNAL \inst6|filtk~485_combout\ : std_logic;
SIGNAL \inst6|filtk~486_combout\ : std_logic;
SIGNAL \inst6|filtk~487_combout\ : std_logic;
SIGNAL \inst6|filtk~488_combout\ : std_logic;
SIGNAL \inst6|filtk~926_combout\ : std_logic;
SIGNAL \inst6|filtk~489_combout\ : std_logic;
SIGNAL \inst6|filtk~491_combout\ : std_logic;
SIGNAL \inst6|filtk~492_combout\ : std_logic;
SIGNAL \inst6|filtk~501_combout\ : std_logic;
SIGNAL \inst6|filtk~483_combout\ : std_logic;
SIGNAL \inst6|filtk~484_combout\ : std_logic;
SIGNAL \inst6|filtk~504_combout\ : std_logic;
SIGNAL \inst6|filtk~511_combout\ : std_logic;
SIGNAL \inst6|filtk~512_combout\ : std_logic;
SIGNAL \inst6|filtk~505_combout\ : std_logic;
SIGNAL \inst6|filtk~506_combout\ : std_logic;
SIGNAL \inst6|filtk~508_combout\ : std_logic;
SIGNAL \inst6|filtk~507_combout\ : std_logic;
SIGNAL \inst6|filtk~509_combout\ : std_logic;
SIGNAL \inst6|filtk~510_combout\ : std_logic;
SIGNAL \inst6|filtk~513_combout\ : std_logic;
SIGNAL \inst6|filtk~515_combout\ : std_logic;
SIGNAL \inst6|filtk~516_combout\ : std_logic;
SIGNAL \inst6|filtk~514_combout\ : std_logic;
SIGNAL \inst6|filtk~517_combout\ : std_logic;
SIGNAL \inst6|filtk~520_combout\ : std_logic;
SIGNAL \inst6|filtk~518_combout\ : std_logic;
SIGNAL \inst6|filtk~930_combout\ : std_logic;
SIGNAL \inst6|filtk~519_combout\ : std_logic;
SIGNAL \inst6|filtk~929_combout\ : std_logic;
SIGNAL \inst6|filtk~521_combout\ : std_logic;
SIGNAL \inst6|filtk~522_combout\ : std_logic;
SIGNAL \inst6|filtk~523_combout\ : std_logic;
SIGNAL \inst6|filtk[5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~545_combout\ : std_logic;
SIGNAL \inst6|filtk~524_combout\ : std_logic;
SIGNAL \inst6|filtk~525_combout\ : std_logic;
SIGNAL \inst6|filtk~529_combout\ : std_logic;
SIGNAL \inst6|filtk~531_combout\ : std_logic;
SIGNAL \inst6|filtk~532_combout\ : std_logic;
SIGNAL \inst6|filtk~528_combout\ : std_logic;
SIGNAL \inst6|filtk~533_combout\ : std_logic;
SIGNAL \inst6|filtk~540_combout\ : std_logic;
SIGNAL \inst6|filtk~541_combout\ : std_logic;
SIGNAL \inst6|filtk~542_combout\ : std_logic;
SIGNAL \inst6|filtk~535_combout\ : std_logic;
SIGNAL \inst6|filtk~536_combout\ : std_logic;
SIGNAL \inst6|filtk~534_combout\ : std_logic;
SIGNAL \inst6|filtk~537_combout\ : std_logic;
SIGNAL \inst6|filtk~538_combout\ : std_logic;
SIGNAL \inst6|filtk~543_combout\ : std_logic;
SIGNAL \inst6|filtk~544_combout\ : std_logic;
SIGNAL \inst6|filtk~546_combout\ : std_logic;
SIGNAL \inst6|filtk~563_combout\ : std_logic;
SIGNAL \inst6|filtk~564_combout\ : std_logic;
SIGNAL \inst6|filtk~560_combout\ : std_logic;
SIGNAL \inst6|filtk~559_combout\ : std_logic;
SIGNAL \inst6|filtk~931_combout\ : std_logic;
SIGNAL \inst6|filtk~561_combout\ : std_logic;
SIGNAL \inst6|filtk~562_combout\ : std_logic;
SIGNAL \inst6|filtk~932_combout\ : std_logic;
SIGNAL \inst6|filtk~565_combout\ : std_logic;
SIGNAL \inst6|filtk~557_combout\ : std_logic;
SIGNAL \inst6|filtk~558_combout\ : std_logic;
SIGNAL \inst6|filtk~566_combout\ : std_logic;
SIGNAL \inst6|filtk~549_combout\ : std_logic;
SIGNAL \inst6|filtk~550_combout\ : std_logic;
SIGNAL \inst6|filtk~547_combout\ : std_logic;
SIGNAL \inst6|filtk~548_combout\ : std_logic;
SIGNAL \inst6|filtk~551_combout\ : std_logic;
SIGNAL \inst6|filtk~552_combout\ : std_logic;
SIGNAL \inst6|filtk~553_combout\ : std_logic;
SIGNAL \inst6|filtk~554_combout\ : std_logic;
SIGNAL \inst6|filtk~555_combout\ : std_logic;
SIGNAL \inst6|filtk~556_combout\ : std_logic;
SIGNAL \inst6|filtk~567_combout\ : std_logic;
SIGNAL \inst6|filtk[6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~596_combout\ : std_logic;
SIGNAL \inst6|filtk~594_combout\ : std_logic;
SIGNAL \inst6|filtk~595_combout\ : std_logic;
SIGNAL \inst6|filtk~937_combout\ : std_logic;
SIGNAL \inst6|filtk~597_combout\ : std_logic;
SIGNAL \inst6|filtk~938_combout\ : std_logic;
SIGNAL \inst6|filtk~599_combout\ : std_logic;
SIGNAL \inst6|filtk~598_combout\ : std_logic;
SIGNAL \inst6|filtk~600_combout\ : std_logic;
SIGNAL \inst6|filtk~601_combout\ : std_logic;
SIGNAL \inst6|filtk~585_combout\ : std_logic;
SIGNAL \inst6|filtk~586_combout\ : std_logic;
SIGNAL \inst6|filtk~587_combout\ : std_logic;
SIGNAL \inst6|filtk~588_combout\ : std_logic;
SIGNAL \inst6|filtk~589_combout\ : std_logic;
SIGNAL \inst6|filtk~590_combout\ : std_logic;
SIGNAL \inst6|filtk~591_combout\ : std_logic;
SIGNAL \inst6|filtk~592_combout\ : std_logic;
SIGNAL \inst6|filtk~593_combout\ : std_logic;
SIGNAL \inst6|filtk~568_combout\ : std_logic;
SIGNAL \inst6|filtk~583_combout\ : std_logic;
SIGNAL \inst6|filtk~935_combout\ : std_logic;
SIGNAL \inst6|filtk~936_combout\ : std_logic;
SIGNAL \inst6|filtk~577_combout\ : std_logic;
SIGNAL \inst6|filtk~576_combout\ : std_logic;
SIGNAL \inst6|filtk~578_combout\ : std_logic;
SIGNAL \inst6|filtk~579_combout\ : std_logic;
SIGNAL \inst6|filtk~934_combout\ : std_logic;
SIGNAL \inst6|filtk~580_combout\ : std_logic;
SIGNAL \inst6|filtk~581_combout\ : std_logic;
SIGNAL \inst6|filtk~571_combout\ : std_logic;
SIGNAL \inst6|filtk~572_combout\ : std_logic;
SIGNAL \inst6|filtk~573_combout\ : std_logic;
SIGNAL \inst6|filtk~574_combout\ : std_logic;
SIGNAL \inst6|filtk~575_combout\ : std_logic;
SIGNAL \inst6|filtk~582_combout\ : std_logic;
SIGNAL \inst6|filtk~584_combout\ : std_logic;
SIGNAL \inst6|filtk~602_combout\ : std_logic;
SIGNAL \inst6|filtk[7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~606_combout\ : std_logic;
SIGNAL \inst6|filtk~605_combout\ : std_logic;
SIGNAL \inst6|filtk~607_combout\ : std_logic;
SIGNAL \inst6|filtk~603_combout\ : std_logic;
SIGNAL \inst6|filtk~604_combout\ : std_logic;
SIGNAL \inst6|filtk~608_combout\ : std_logic;
SIGNAL \inst6|filtk~609_combout\ : std_logic;
SIGNAL \inst6|filtk~610_combout\ : std_logic;
SIGNAL \inst6|filtk~611_combout\ : std_logic;
SIGNAL \inst6|filtk~612_combout\ : std_logic;
SIGNAL \inst6|filtk~620_combout\ : std_logic;
SIGNAL \inst6|filtk~621_combout\ : std_logic;
SIGNAL \inst6|filtk~622_combout\ : std_logic;
SIGNAL \inst6|filtk~623_combout\ : std_logic;
SIGNAL \inst6|filtk~624_combout\ : std_logic;
SIGNAL \inst6|filtk~613_combout\ : std_logic;
SIGNAL \inst6|filtk~614_combout\ : std_logic;
SIGNAL \inst6|filtk~615_combout\ : std_logic;
SIGNAL \inst6|filtk~616_combout\ : std_logic;
SIGNAL \inst6|filtk~617_combout\ : std_logic;
SIGNAL \inst6|filtk~618_combout\ : std_logic;
SIGNAL \inst6|filtk~619_combout\ : std_logic;
SIGNAL \inst6|filtk~625_combout\ : std_logic;
SIGNAL \inst6|filtk~626_combout\ : std_logic;
SIGNAL \inst6|filtk~632_combout\ : std_logic;
SIGNAL \inst6|filtk~633_combout\ : std_logic;
SIGNAL \inst6|filtk~631_combout\ : std_logic;
SIGNAL \inst6|filtk~629_combout\ : std_logic;
SIGNAL \inst6|filtk~627_combout\ : std_logic;
SIGNAL \inst6|filtk~628_combout\ : std_logic;
SIGNAL \inst6|filtk~630_combout\ : std_logic;
SIGNAL \inst6|filtk~634_combout\ : std_logic;
SIGNAL \inst6|filtk~636_combout\ : std_logic;
SIGNAL \inst6|filtk~637_combout\ : std_logic;
SIGNAL \inst6|filtk~639_combout\ : std_logic;
SIGNAL \inst6|filtk~638_combout\ : std_logic;
SIGNAL \inst6|filtk~640_combout\ : std_logic;
SIGNAL \inst6|filtk~641_combout\ : std_logic;
SIGNAL \inst6|filtk~642_combout\ : std_logic;
SIGNAL \inst6|filtk~643_combout\ : std_logic;
SIGNAL \inst6|filtk~940_combout\ : std_logic;
SIGNAL \inst6|filtk[8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~655_combout\ : std_logic;
SIGNAL \inst6|filtk~654_combout\ : std_logic;
SIGNAL \inst6|filtk~656_combout\ : std_logic;
SIGNAL \inst6|filtk~658_combout\ : std_logic;
SIGNAL \inst6|filtk~657_combout\ : std_logic;
SIGNAL \inst6|filtk~659_combout\ : std_logic;
SIGNAL \inst6|filtk~653_combout\ : std_logic;
SIGNAL \inst6|filtk~660_combout\ : std_logic;
SIGNAL \inst6|filtk~651_combout\ : std_logic;
SIGNAL \inst6|filtk~650_combout\ : std_logic;
SIGNAL \inst6|filtk~646_combout\ : std_logic;
SIGNAL \inst6|filtk~647_combout\ : std_logic;
SIGNAL \inst6|filtk~648_combout\ : std_logic;
SIGNAL \inst6|filtk~644_combout\ : std_logic;
SIGNAL \inst6|filtk~645_combout\ : std_logic;
SIGNAL \inst6|filtk~649_combout\ : std_logic;
SIGNAL \inst6|filtk~652_combout\ : std_logic;
SIGNAL \inst6|filtk~661_combout\ : std_logic;
SIGNAL \inst6|filtk~675_combout\ : std_logic;
SIGNAL \inst6|filtk~667_combout\ : std_logic;
SIGNAL \inst6|filtk~668_combout\ : std_logic;
SIGNAL \inst6|filtk~663_combout\ : std_logic;
SIGNAL \inst6|filtk~664_combout\ : std_logic;
SIGNAL \inst6|filtk~665_combout\ : std_logic;
SIGNAL \inst6|filtk~666_combout\ : std_logic;
SIGNAL \inst6|filtk~669_combout\ : std_logic;
SIGNAL \inst6|filtk~670_combout\ : std_logic;
SIGNAL \inst6|filtk~671_combout\ : std_logic;
SIGNAL \inst6|filtk~672_combout\ : std_logic;
SIGNAL \inst6|filtk~673_combout\ : std_logic;
SIGNAL \inst6|filtk~674_combout\ : std_logic;
SIGNAL \inst6|filtk~662_combout\ : std_logic;
SIGNAL \inst6|filtk~676_combout\ : std_logic;
SIGNAL \inst6|filtk~941_combout\ : std_logic;
SIGNAL \inst6|filtk[9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~695_combout\ : std_logic;
SIGNAL \inst6|filtk~698_combout\ : std_logic;
SIGNAL \inst6|filtk~696_combout\ : std_logic;
SIGNAL \inst6|filtk~697_combout\ : std_logic;
SIGNAL \inst6|filtk~699_combout\ : std_logic;
SIGNAL \inst6|filtk~700_combout\ : std_logic;
SIGNAL \inst6|filtk~701_combout\ : std_logic;
SIGNAL \inst6|filtk~702_combout\ : std_logic;
SIGNAL \inst6|filtk~677_combout\ : std_logic;
SIGNAL \inst6|filtk~693_combout\ : std_logic;
SIGNAL \inst6|filtk~682_combout\ : std_logic;
SIGNAL \inst6|filtk~678_combout\ : std_logic;
SIGNAL \inst6|filtk~679_combout\ : std_logic;
SIGNAL \inst6|filtk~680_combout\ : std_logic;
SIGNAL \inst6|filtk~681_combout\ : std_logic;
SIGNAL \inst6|filtk~683_combout\ : std_logic;
SIGNAL \inst6|filtk~689_combout\ : std_logic;
SIGNAL \inst6|filtk~690_combout\ : std_logic;
SIGNAL \inst6|filtk~684_combout\ : std_logic;
SIGNAL \inst6|filtk~685_combout\ : std_logic;
SIGNAL \inst6|filtk~686_combout\ : std_logic;
SIGNAL \inst6|filtk~687_combout\ : std_logic;
SIGNAL \inst6|filtk~688_combout\ : std_logic;
SIGNAL \inst6|filtk~691_combout\ : std_logic;
SIGNAL \inst6|filtk~692_combout\ : std_logic;
SIGNAL \inst6|filtk~694_combout\ : std_logic;
SIGNAL \inst6|filtk~703_combout\ : std_logic;
SIGNAL \inst6|filtk~706_combout\ : std_logic;
SIGNAL \inst6|filtk~705_combout\ : std_logic;
SIGNAL \inst6|filtk~704_combout\ : std_logic;
SIGNAL \inst6|filtk~707_combout\ : std_logic;
SIGNAL \inst6|filtk~709_combout\ : std_logic;
SIGNAL \inst6|filtk~710_combout\ : std_logic;
SIGNAL \inst6|filtk~711_combout\ : std_logic;
SIGNAL \inst6|filtk~712_combout\ : std_logic;
SIGNAL \inst6|filtk[10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|filtk~966_combout\ : std_logic;
SIGNAL \inst6|filtk~967_combout\ : std_logic;
SIGNAL \inst6|filtk~731_combout\ : std_logic;
SIGNAL \inst6|filtk~738_combout\ : std_logic;
SIGNAL \inst6|filtk~739_combout\ : std_logic;
SIGNAL \inst6|filtk~740_combout\ : std_logic;
SIGNAL \inst6|filtk~741_combout\ : std_logic;
SIGNAL \inst6|filtk~742_combout\ : std_logic;
SIGNAL \inst6|filtk~743_combout\ : std_logic;
SIGNAL \inst6|filtk~744_combout\ : std_logic;
SIGNAL \inst6|filtk~735_combout\ : std_logic;
SIGNAL \inst6|filtk~736_combout\ : std_logic;
SIGNAL \inst6|filtk~943_combout\ : std_logic;
SIGNAL \inst6|filtk~732_combout\ : std_logic;
SIGNAL \inst6|filtk~733_combout\ : std_logic;
SIGNAL \inst6|filtk~737_combout\ : std_logic;
SIGNAL \inst6|filtk~745_combout\ : std_logic;
SIGNAL \inst6|filtk~746_combout\ : std_logic;
SIGNAL \inst6|filtk~727_combout\ : std_logic;
SIGNAL \inst6|filtk~729_combout\ : std_logic;
SIGNAL \inst6|filtk~724_combout\ : std_logic;
SIGNAL \inst6|filtk~723_combout\ : std_logic;
SIGNAL \inst6|filtk~725_combout\ : std_logic;
SIGNAL \inst6|filtk~721_combout\ : std_logic;
SIGNAL \inst6|filtk~720_combout\ : std_logic;
SIGNAL \inst6|filtk~722_combout\ : std_logic;
SIGNAL \inst6|filtk~726_combout\ : std_logic;
SIGNAL \inst6|filtk~713_combout\ : std_logic;
SIGNAL \inst6|filtk~714_combout\ : std_logic;
SIGNAL \inst6|filtk~942_combout\ : std_logic;
SIGNAL \inst6|filtk~715_combout\ : std_logic;
SIGNAL \inst6|filtk~716_combout\ : std_logic;
SIGNAL \inst6|filtk~717_combout\ : std_logic;
SIGNAL \inst6|filtk~718_combout\ : std_logic;
SIGNAL \inst6|filtk~719_combout\ : std_logic;
SIGNAL \inst6|filtk~730_combout\ : std_logic;
SIGNAL \inst6|filtk~944_combout\ : std_logic;
SIGNAL \inst6|filtk[11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst6|Ia~48_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst6|Ia~49_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst6|Ia~50_combout\ : std_logic;
SIGNAL \inst6|Add0~7_combout\ : std_logic;
SIGNAL \inst6|Ia~75_combout\ : std_logic;
SIGNAL \inst6|Add0~9_combout\ : std_logic;
SIGNAL \inst6|Ia~76_combout\ : std_logic;
SIGNAL \inst6|Add0~11_combout\ : std_logic;
SIGNAL \inst6|Ia~77_combout\ : std_logic;
SIGNAL \inst6|Add0~13_combout\ : std_logic;
SIGNAL \inst6|Ia~78_combout\ : std_logic;
SIGNAL \inst6|Add0~15_combout\ : std_logic;
SIGNAL \inst6|Ia~79_combout\ : std_logic;
SIGNAL \inst6|Add0~17_combout\ : std_logic;
SIGNAL \inst6|Ia~80_combout\ : std_logic;
SIGNAL \inst6|Add0~19_combout\ : std_logic;
SIGNAL \inst6|Ia~81_combout\ : std_logic;
SIGNAL \inst6|Add0~21_combout\ : std_logic;
SIGNAL \inst6|Ia~82_combout\ : std_logic;
SIGNAL \inst6|Add0~23_combout\ : std_logic;
SIGNAL \inst6|Ia~83_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \inst6|Ia~51_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst6|Ia~52_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst6|Ia~53_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst6|Ia~54_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst6|Ia~55_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst6|Ia~56_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst6|Ia~57_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst6|Ia~58_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst6|Ia~59_combout\ : std_logic;
SIGNAL \inst6|Add0~25_combout\ : std_logic;
SIGNAL \inst6|Ia~84_combout\ : std_logic;
SIGNAL \inst6|Add0~27_combout\ : std_logic;
SIGNAL \inst6|Ia~85_combout\ : std_logic;
SIGNAL \inst6|Add0~29_combout\ : std_logic;
SIGNAL \inst6|Ia~86_combout\ : std_logic;
SIGNAL \inst6|Add0~31_combout\ : std_logic;
SIGNAL \inst6|Ia~87_combout\ : std_logic;
SIGNAL \inst6|Add0~33_combout\ : std_logic;
SIGNAL \inst6|Ia~88_combout\ : std_logic;
SIGNAL \inst6|Add0~35_combout\ : std_logic;
SIGNAL \inst6|Ia~89_combout\ : std_logic;
SIGNAL \inst6|Qa~67_combout\ : std_logic;
SIGNAL \inst6|Qa~68_combout\ : std_logic;
SIGNAL \inst6|Qa~69_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \inst6|Ia~60_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst6|Ia~61_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst6|Ia~62_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst6|Ia~63_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst6|Ia~64_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst6|Ia~65_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \inst6|prod_I[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|mac_I[0]~51_combout\ : std_logic;
SIGNAL \inst6|mac_I[0]~52\ : std_logic;
SIGNAL \inst6|mac_I[1]~53_combout\ : std_logic;
SIGNAL \inst6|mac_I[1]~54\ : std_logic;
SIGNAL \inst6|mac_I[2]~55_combout\ : std_logic;
SIGNAL \inst6|mac_I[2]~56\ : std_logic;
SIGNAL \inst6|mac_I[3]~57_combout\ : std_logic;
SIGNAL \inst6|mac_I[3]~58\ : std_logic;
SIGNAL \inst6|mac_I[4]~59_combout\ : std_logic;
SIGNAL \inst6|mac_I[4]~60\ : std_logic;
SIGNAL \inst6|mac_I[5]~61_combout\ : std_logic;
SIGNAL \inst6|mac_I[5]~62\ : std_logic;
SIGNAL \inst6|mac_I[6]~63_combout\ : std_logic;
SIGNAL \inst6|mac_I[6]~64\ : std_logic;
SIGNAL \inst6|mac_I[7]~65_combout\ : std_logic;
SIGNAL \inst6|mac_I[7]~66\ : std_logic;
SIGNAL \inst6|mac_I[8]~67_combout\ : std_logic;
SIGNAL \inst6|mac_I[8]~68\ : std_logic;
SIGNAL \inst6|mac_I[9]~69_combout\ : std_logic;
SIGNAL \inst6|mac_I[9]~70\ : std_logic;
SIGNAL \inst6|mac_I[10]~71_combout\ : std_logic;
SIGNAL \inst6|mac_I[10]~72\ : std_logic;
SIGNAL \inst6|mac_I[11]~73_combout\ : std_logic;
SIGNAL \inst6|mac_I[11]~74\ : std_logic;
SIGNAL \inst6|mac_I[12]~75_combout\ : std_logic;
SIGNAL \inst6|mac_I[12]~76\ : std_logic;
SIGNAL \inst6|mac_I[13]~77_combout\ : std_logic;
SIGNAL \inst6|mac_I[13]~78\ : std_logic;
SIGNAL \inst6|mac_I[14]~79_combout\ : std_logic;
SIGNAL \inst6|mac_I[14]~80\ : std_logic;
SIGNAL \inst6|mac_I[15]~81_combout\ : std_logic;
SIGNAL \inst6|mac_I[15]~82\ : std_logic;
SIGNAL \inst6|mac_I[16]~83_combout\ : std_logic;
SIGNAL \inst6|mac_I[16]~84\ : std_logic;
SIGNAL \inst6|mac_I[17]~85_combout\ : std_logic;
SIGNAL \inst6|mac_I[17]~86\ : std_logic;
SIGNAL \inst6|mac_I[18]~87_combout\ : std_logic;
SIGNAL \inst6|mac_I[18]~88\ : std_logic;
SIGNAL \inst6|mac_I[19]~89_combout\ : std_logic;
SIGNAL \inst6|mac_I[19]~90\ : std_logic;
SIGNAL \inst6|mac_I[20]~91_combout\ : std_logic;
SIGNAL \inst6|mac_I[20]~92\ : std_logic;
SIGNAL \inst6|mac_I[21]~93_combout\ : std_logic;
SIGNAL \inst6|mac_I[21]~94\ : std_logic;
SIGNAL \inst6|mac_I[22]~95_combout\ : std_logic;
SIGNAL \inst6|mac_I[22]~96\ : std_logic;
SIGNAL \inst6|mac_I[23]~97_combout\ : std_logic;
SIGNAL \inst6|mac_I[23]~98\ : std_logic;
SIGNAL \inst6|mac_I[24]~99_combout\ : std_logic;
SIGNAL \inst6|mac_I[24]~100\ : std_logic;
SIGNAL \inst6|mac_I[25]~101_combout\ : std_logic;
SIGNAL \inst6|mac_I[25]~102\ : std_logic;
SIGNAL \inst6|mac_I[26]~103_combout\ : std_logic;
SIGNAL \inst6|mac_I[26]~104\ : std_logic;
SIGNAL \inst6|mac_I[27]~105_combout\ : std_logic;
SIGNAL \inst6|mac_I[27]~106\ : std_logic;
SIGNAL \inst6|mac_I[28]~107_combout\ : std_logic;
SIGNAL \inst6|mac_I[28]~108\ : std_logic;
SIGNAL \inst6|mac_I[29]~109_combout\ : std_logic;
SIGNAL \inst6|mac_I[29]~110\ : std_logic;
SIGNAL \inst6|mac_I[30]~111_combout\ : std_logic;
SIGNAL \inst6|mac_I[30]~112\ : std_logic;
SIGNAL \inst6|mac_I[31]~113_combout\ : std_logic;
SIGNAL \inst6|mac_I[31]~114\ : std_logic;
SIGNAL \inst6|mac_I[32]~115_combout\ : std_logic;
SIGNAL \inst6|mac_I[32]~116\ : std_logic;
SIGNAL \inst6|mac_I[33]~117_combout\ : std_logic;
SIGNAL \inst6|mac_I[33]~118\ : std_logic;
SIGNAL \inst6|mac_I[34]~119_combout\ : std_logic;
SIGNAL \inst6|mac_I[34]~120\ : std_logic;
SIGNAL \inst6|mac_I[35]~121_combout\ : std_logic;
SIGNAL \inst6|mac_I[35]~122\ : std_logic;
SIGNAL \inst6|mac_I[36]~123_combout\ : std_logic;
SIGNAL \inst6|mac_I[36]~124\ : std_logic;
SIGNAL \inst6|mac_I[37]~125_combout\ : std_logic;
SIGNAL \inst6|mac_I[37]~126\ : std_logic;
SIGNAL \inst6|mac_I[38]~127_combout\ : std_logic;
SIGNAL \inst6|mac_I[38]~128\ : std_logic;
SIGNAL \inst6|mac_I[39]~129_combout\ : std_logic;
SIGNAL \inst6|mac_I[39]~130\ : std_logic;
SIGNAL \inst6|mac_I[40]~131_combout\ : std_logic;
SIGNAL \inst6|mac_I[40]~132\ : std_logic;
SIGNAL \inst6|mac_I[41]~133_combout\ : std_logic;
SIGNAL \inst6|mac_I[41]~134\ : std_logic;
SIGNAL \inst6|mac_I[42]~135_combout\ : std_logic;
SIGNAL \inst6|mac_I[42]~136\ : std_logic;
SIGNAL \inst6|mac_I[43]~137_combout\ : std_logic;
SIGNAL \inst6|mac_I[43]~138\ : std_logic;
SIGNAL \inst6|mac_I[44]~139_combout\ : std_logic;
SIGNAL \inst6|mac_I[44]~140\ : std_logic;
SIGNAL \inst6|mac_I[45]~141_combout\ : std_logic;
SIGNAL \inst6|mac_I[45]~142\ : std_logic;
SIGNAL \inst6|mac_I[46]~143_combout\ : std_logic;
SIGNAL \inst11|inst3|strobe~clkctrl_outclk\ : std_logic;
SIGNAL \inst11|inst2|Data_word[27]~2_combout\ : std_logic;
SIGNAL \inst11|inst3|data[27]~1_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \inst6|mac_I[46]~144\ : std_logic;
SIGNAL \inst6|mac_I[47]~145_combout\ : std_logic;
SIGNAL \inst6|Add5~4_combout\ : std_logic;
SIGNAL \inst11|inst3|data[28]~0_combout\ : std_logic;
SIGNAL \inst6|Add5~8_combout\ : std_logic;
SIGNAL \inst6|Add5~9_combout\ : std_logic;
SIGNAL \inst6|Add5~6_combout\ : std_logic;
SIGNAL \inst6|Add5~10_combout\ : std_logic;
SIGNAL \inst6|Add5~11_combout\ : std_logic;
SIGNAL \inst6|Add5~12_combout\ : std_logic;
SIGNAL \inst6|Add5~13_combout\ : std_logic;
SIGNAL \inst6|Add5~14_combout\ : std_logic;
SIGNAL \inst6|Add5~15_combout\ : std_logic;
SIGNAL \inst6|Add5~16_combout\ : std_logic;
SIGNAL \inst6|Add5~17_combout\ : std_logic;
SIGNAL \inst6|Add5~18_combout\ : std_logic;
SIGNAL \inst6|Add5~19_combout\ : std_logic;
SIGNAL \inst6|Add5~20_combout\ : std_logic;
SIGNAL \inst6|Add5~21_combout\ : std_logic;
SIGNAL \inst6|Add5~22_combout\ : std_logic;
SIGNAL \inst6|Add5~23_combout\ : std_logic;
SIGNAL \inst6|Add5~24_combout\ : std_logic;
SIGNAL \inst6|Add5~25_combout\ : std_logic;
SIGNAL \inst6|Add5~26_combout\ : std_logic;
SIGNAL \inst6|Add5~27_combout\ : std_logic;
SIGNAL \inst6|Add5~28_combout\ : std_logic;
SIGNAL \inst6|Add5~29_combout\ : std_logic;
SIGNAL \inst6|Add5~30_combout\ : std_logic;
SIGNAL \inst6|Add5~31_combout\ : std_logic;
SIGNAL \inst6|Add5~32_combout\ : std_logic;
SIGNAL \inst6|Add5~33_combout\ : std_logic;
SIGNAL \inst6|Add5~34_combout\ : std_logic;
SIGNAL \inst6|Add5~35_combout\ : std_logic;
SIGNAL \inst6|Add5~36_combout\ : std_logic;
SIGNAL \inst6|Add5~37_combout\ : std_logic;
SIGNAL \inst6|Add5~38_combout\ : std_logic;
SIGNAL \inst6|Add5~39_combout\ : std_logic;
SIGNAL \inst6|Add5~40_combout\ : std_logic;
SIGNAL \inst6|Add5~41_combout\ : std_logic;
SIGNAL \inst6|Add5~42_combout\ : std_logic;
SIGNAL \inst6|Add5~43_combout\ : std_logic;
SIGNAL \inst6|Add5~44_combout\ : std_logic;
SIGNAL \inst6|Add5~45_combout\ : std_logic;
SIGNAL \inst6|Add5~46_combout\ : std_logic;
SIGNAL \inst6|Add5~47_combout\ : std_logic;
SIGNAL \inst6|Add5~50_combout\ : std_logic;
SIGNAL \inst6|Add5~51_combout\ : std_logic;
SIGNAL \inst6|Add5~48_combout\ : std_logic;
SIGNAL \inst6|Add5~49_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[0]~25\ : std_logic;
SIGNAL \inst6|Data_out_I[1]~27\ : std_logic;
SIGNAL \inst6|Data_out_I[2]~29\ : std_logic;
SIGNAL \inst6|Data_out_I[3]~31\ : std_logic;
SIGNAL \inst6|Data_out_I[4]~33\ : std_logic;
SIGNAL \inst6|Data_out_I[5]~35\ : std_logic;
SIGNAL \inst6|Data_out_I[6]~37\ : std_logic;
SIGNAL \inst6|Data_out_I[7]~39\ : std_logic;
SIGNAL \inst6|Data_out_I[8]~41\ : std_logic;
SIGNAL \inst6|Data_out_I[9]~43\ : std_logic;
SIGNAL \inst6|Data_out_I[10]~45\ : std_logic;
SIGNAL \inst6|Data_out_I[11]~47\ : std_logic;
SIGNAL \inst6|Data_out_I[12]~49\ : std_logic;
SIGNAL \inst6|Data_out_I[13]~51\ : std_logic;
SIGNAL \inst6|Data_out_I[14]~53\ : std_logic;
SIGNAL \inst6|Data_out_I[15]~55\ : std_logic;
SIGNAL \inst6|Data_out_I[16]~57\ : std_logic;
SIGNAL \inst6|Data_out_I[17]~59\ : std_logic;
SIGNAL \inst6|Data_out_I[18]~61\ : std_logic;
SIGNAL \inst6|Data_out_I[19]~63\ : std_logic;
SIGNAL \inst6|Data_out_I[20]~64_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[23]~24_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa~37_combout\ : std_logic;
SIGNAL \inst6|Qa~36_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa~35_combout\ : std_logic;
SIGNAL \inst6|Qa~38_combout\ : std_logic;
SIGNAL \inst6|Qa~39_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa~40_combout\ : std_logic;
SIGNAL \inst6|Qa~41_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst6|Qa~42_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst6|Qa~43_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst6|Qa~44_combout\ : std_logic;
SIGNAL \inst6|Qa~70_combout\ : std_logic;
SIGNAL \inst6|Qa~73_combout\ : std_logic;
SIGNAL \inst6|Qa~74_combout\ : std_logic;
SIGNAL \inst6|Qa~75_combout\ : std_logic;
SIGNAL \inst6|Qa~76_combout\ : std_logic;
SIGNAL \inst6|Qa~77_combout\ : std_logic;
SIGNAL \inst6|Qa~78_combout\ : std_logic;
SIGNAL \inst6|Qa~71_combout\ : std_logic;
SIGNAL \inst6|Qa~72_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst6|Qa~45_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa~46_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst6|Qa~47_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst6|Qa~48_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst6|Qa~49_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst6|Qa~50_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst6|Qa~51_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst6|Qa~52_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst6|Qa~53_combout\ : std_logic;
SIGNAL \inst6|Qa~79_combout\ : std_logic;
SIGNAL \inst6|Qa~80_combout\ : std_logic;
SIGNAL \inst6|Qa~81_combout\ : std_logic;
SIGNAL \inst6|Qa~82_combout\ : std_logic;
SIGNAL \inst6|Qa~83_combout\ : std_logic;
SIGNAL \inst6|Qa~84_combout\ : std_logic;
SIGNAL \inst6|Qa~85_combout\ : std_logic;
SIGNAL \inst6|Qa~86_combout\ : std_logic;
SIGNAL \inst6|Qa~87_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \inst6|Qa~54_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst6|Qa~55_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst6|Qa~56_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst6|Qa~57_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst6|Qa~58_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst6|Qa~59_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst6|Qa~60_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst6|Qa~61_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst6|Qa~62_combout\ : std_logic;
SIGNAL \inst6|Qa~88_combout\ : std_logic;
SIGNAL \inst6|Qa~89_combout\ : std_logic;
SIGNAL \inst6|Qa~90_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \inst6|Qa~63_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst6|Qa~64_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst6|Qa~65_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~45\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~47\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~49\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~51\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~53\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \inst6|prod_Q[10]~feeder_combout\ : std_logic;
SIGNAL \inst6|mac_Q[0]~51_combout\ : std_logic;
SIGNAL \inst6|mac_Q[0]~52\ : std_logic;
SIGNAL \inst6|mac_Q[1]~53_combout\ : std_logic;
SIGNAL \inst6|mac_Q[1]~54\ : std_logic;
SIGNAL \inst6|mac_Q[2]~55_combout\ : std_logic;
SIGNAL \inst6|mac_Q[2]~56\ : std_logic;
SIGNAL \inst6|mac_Q[3]~57_combout\ : std_logic;
SIGNAL \inst6|mac_Q[3]~58\ : std_logic;
SIGNAL \inst6|mac_Q[4]~59_combout\ : std_logic;
SIGNAL \inst6|mac_Q[4]~60\ : std_logic;
SIGNAL \inst6|mac_Q[5]~61_combout\ : std_logic;
SIGNAL \inst6|mac_Q[5]~62\ : std_logic;
SIGNAL \inst6|mac_Q[6]~63_combout\ : std_logic;
SIGNAL \inst6|mac_Q[6]~64\ : std_logic;
SIGNAL \inst6|mac_Q[7]~65_combout\ : std_logic;
SIGNAL \inst6|mac_Q[7]~66\ : std_logic;
SIGNAL \inst6|mac_Q[8]~67_combout\ : std_logic;
SIGNAL \inst6|mac_Q[8]~68\ : std_logic;
SIGNAL \inst6|mac_Q[9]~69_combout\ : std_logic;
SIGNAL \inst6|mac_Q[9]~70\ : std_logic;
SIGNAL \inst6|mac_Q[10]~71_combout\ : std_logic;
SIGNAL \inst6|mac_Q[10]~72\ : std_logic;
SIGNAL \inst6|mac_Q[11]~73_combout\ : std_logic;
SIGNAL \inst6|mac_Q[11]~74\ : std_logic;
SIGNAL \inst6|mac_Q[12]~75_combout\ : std_logic;
SIGNAL \inst6|mac_Q[12]~76\ : std_logic;
SIGNAL \inst6|mac_Q[13]~77_combout\ : std_logic;
SIGNAL \inst6|mac_Q[13]~78\ : std_logic;
SIGNAL \inst6|mac_Q[14]~79_combout\ : std_logic;
SIGNAL \inst6|mac_Q[14]~80\ : std_logic;
SIGNAL \inst6|mac_Q[15]~81_combout\ : std_logic;
SIGNAL \inst6|mac_Q[15]~82\ : std_logic;
SIGNAL \inst6|mac_Q[16]~83_combout\ : std_logic;
SIGNAL \inst6|mac_Q[16]~84\ : std_logic;
SIGNAL \inst6|mac_Q[17]~85_combout\ : std_logic;
SIGNAL \inst6|mac_Q[17]~86\ : std_logic;
SIGNAL \inst6|mac_Q[18]~87_combout\ : std_logic;
SIGNAL \inst6|mac_Q[18]~88\ : std_logic;
SIGNAL \inst6|mac_Q[19]~89_combout\ : std_logic;
SIGNAL \inst6|mac_Q[19]~90\ : std_logic;
SIGNAL \inst6|mac_Q[20]~91_combout\ : std_logic;
SIGNAL \inst6|mac_Q[20]~92\ : std_logic;
SIGNAL \inst6|mac_Q[21]~93_combout\ : std_logic;
SIGNAL \inst6|mac_Q[21]~94\ : std_logic;
SIGNAL \inst6|mac_Q[22]~95_combout\ : std_logic;
SIGNAL \inst6|mac_Q[22]~96\ : std_logic;
SIGNAL \inst6|mac_Q[23]~97_combout\ : std_logic;
SIGNAL \inst6|mac_Q[23]~98\ : std_logic;
SIGNAL \inst6|mac_Q[24]~99_combout\ : std_logic;
SIGNAL \inst6|mac_Q[24]~100\ : std_logic;
SIGNAL \inst6|mac_Q[25]~101_combout\ : std_logic;
SIGNAL \inst6|mac_Q[25]~102\ : std_logic;
SIGNAL \inst6|mac_Q[26]~103_combout\ : std_logic;
SIGNAL \inst6|mac_Q[26]~104\ : std_logic;
SIGNAL \inst6|mac_Q[27]~105_combout\ : std_logic;
SIGNAL \inst6|mac_Q[27]~106\ : std_logic;
SIGNAL \inst6|mac_Q[28]~107_combout\ : std_logic;
SIGNAL \inst6|mac_Q[28]~108\ : std_logic;
SIGNAL \inst6|mac_Q[29]~109_combout\ : std_logic;
SIGNAL \inst6|mac_Q[29]~110\ : std_logic;
SIGNAL \inst6|mac_Q[30]~111_combout\ : std_logic;
SIGNAL \inst6|mac_Q[30]~112\ : std_logic;
SIGNAL \inst6|mac_Q[31]~113_combout\ : std_logic;
SIGNAL \inst6|mac_Q[31]~114\ : std_logic;
SIGNAL \inst6|mac_Q[32]~115_combout\ : std_logic;
SIGNAL \inst6|mac_Q[32]~116\ : std_logic;
SIGNAL \inst6|mac_Q[33]~117_combout\ : std_logic;
SIGNAL \inst6|mac_Q[33]~118\ : std_logic;
SIGNAL \inst6|mac_Q[34]~119_combout\ : std_logic;
SIGNAL \inst6|mac_Q[34]~120\ : std_logic;
SIGNAL \inst6|mac_Q[35]~121_combout\ : std_logic;
SIGNAL \inst6|mac_Q[35]~122\ : std_logic;
SIGNAL \inst6|mac_Q[36]~123_combout\ : std_logic;
SIGNAL \inst6|mac_Q[36]~124\ : std_logic;
SIGNAL \inst6|mac_Q[37]~125_combout\ : std_logic;
SIGNAL \inst6|mac_Q[37]~126\ : std_logic;
SIGNAL \inst6|mac_Q[38]~127_combout\ : std_logic;
SIGNAL \inst6|mac_Q[38]~128\ : std_logic;
SIGNAL \inst6|mac_Q[39]~129_combout\ : std_logic;
SIGNAL \inst6|mac_Q[39]~130\ : std_logic;
SIGNAL \inst6|mac_Q[40]~131_combout\ : std_logic;
SIGNAL \inst6|mac_Q[40]~132\ : std_logic;
SIGNAL \inst6|mac_Q[41]~133_combout\ : std_logic;
SIGNAL \inst6|mac_Q[41]~134\ : std_logic;
SIGNAL \inst6|mac_Q[42]~135_combout\ : std_logic;
SIGNAL \inst6|mac_Q[42]~136\ : std_logic;
SIGNAL \inst6|mac_Q[43]~137_combout\ : std_logic;
SIGNAL \inst6|mac_Q[43]~138\ : std_logic;
SIGNAL \inst6|mac_Q[44]~139_combout\ : std_logic;
SIGNAL \inst6|mac_Q[44]~140\ : std_logic;
SIGNAL \inst6|mac_Q[45]~141_combout\ : std_logic;
SIGNAL \inst6|Add6~8_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~55\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \inst6|mac_Q[45]~142\ : std_logic;
SIGNAL \inst6|mac_Q[46]~143_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~57\ : std_logic;
SIGNAL \inst6|Mult1|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \inst6|mac_Q[46]~144\ : std_logic;
SIGNAL \inst6|mac_Q[47]~145_combout\ : std_logic;
SIGNAL \inst6|Add6~4_combout\ : std_logic;
SIGNAL \inst6|Add6~9_combout\ : std_logic;
SIGNAL \inst6|Add6~6_combout\ : std_logic;
SIGNAL \inst6|Add6~10_combout\ : std_logic;
SIGNAL \inst6|Add6~11_combout\ : std_logic;
SIGNAL \inst6|Add6~12_combout\ : std_logic;
SIGNAL \inst6|Add6~13_combout\ : std_logic;
SIGNAL \inst6|Add6~14_combout\ : std_logic;
SIGNAL \inst6|Add6~15_combout\ : std_logic;
SIGNAL \inst6|Add6~16_combout\ : std_logic;
SIGNAL \inst6|Add6~17_combout\ : std_logic;
SIGNAL \inst6|Add6~18_combout\ : std_logic;
SIGNAL \inst6|Add6~19_combout\ : std_logic;
SIGNAL \inst6|Add6~20_combout\ : std_logic;
SIGNAL \inst6|Add6~21_combout\ : std_logic;
SIGNAL \inst6|Add6~22_combout\ : std_logic;
SIGNAL \inst6|Add6~23_combout\ : std_logic;
SIGNAL \inst6|Add6~24_combout\ : std_logic;
SIGNAL \inst6|Add6~25_combout\ : std_logic;
SIGNAL \inst6|Add6~26_combout\ : std_logic;
SIGNAL \inst6|Add6~27_combout\ : std_logic;
SIGNAL \inst6|Add6~28_combout\ : std_logic;
SIGNAL \inst6|Add6~29_combout\ : std_logic;
SIGNAL \inst6|Add6~30_combout\ : std_logic;
SIGNAL \inst6|Add6~31_combout\ : std_logic;
SIGNAL \inst6|Add6~32_combout\ : std_logic;
SIGNAL \inst6|Add6~33_combout\ : std_logic;
SIGNAL \inst6|Add6~34_combout\ : std_logic;
SIGNAL \inst6|Add6~35_combout\ : std_logic;
SIGNAL \inst6|Add6~36_combout\ : std_logic;
SIGNAL \inst6|Add6~37_combout\ : std_logic;
SIGNAL \inst6|Add6~38_combout\ : std_logic;
SIGNAL \inst6|Add6~39_combout\ : std_logic;
SIGNAL \inst6|Add6~40_combout\ : std_logic;
SIGNAL \inst6|Add6~41_combout\ : std_logic;
SIGNAL \inst6|Add6~42_combout\ : std_logic;
SIGNAL \inst6|Add6~43_combout\ : std_logic;
SIGNAL \inst6|Add6~44_combout\ : std_logic;
SIGNAL \inst6|Add6~45_combout\ : std_logic;
SIGNAL \inst6|Add6~46_combout\ : std_logic;
SIGNAL \inst6|Add6~47_combout\ : std_logic;
SIGNAL \inst6|Add6~48_combout\ : std_logic;
SIGNAL \inst6|Add6~49_combout\ : std_logic;
SIGNAL \inst6|Add6~50_combout\ : std_logic;
SIGNAL \inst6|Add6~51_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[0]~26\ : std_logic;
SIGNAL \inst6|Data_out_Q[1]~28\ : std_logic;
SIGNAL \inst6|Data_out_Q[2]~30\ : std_logic;
SIGNAL \inst6|Data_out_Q[3]~32\ : std_logic;
SIGNAL \inst6|Data_out_Q[4]~34\ : std_logic;
SIGNAL \inst6|Data_out_Q[5]~36\ : std_logic;
SIGNAL \inst6|Data_out_Q[6]~38\ : std_logic;
SIGNAL \inst6|Data_out_Q[7]~40\ : std_logic;
SIGNAL \inst6|Data_out_Q[8]~42\ : std_logic;
SIGNAL \inst6|Data_out_Q[9]~44\ : std_logic;
SIGNAL \inst6|Data_out_Q[10]~46\ : std_logic;
SIGNAL \inst6|Data_out_Q[11]~48\ : std_logic;
SIGNAL \inst6|Data_out_Q[12]~50\ : std_logic;
SIGNAL \inst6|Data_out_Q[13]~52\ : std_logic;
SIGNAL \inst6|Data_out_Q[14]~54\ : std_logic;
SIGNAL \inst6|Data_out_Q[15]~56\ : std_logic;
SIGNAL \inst6|Data_out_Q[16]~58\ : std_logic;
SIGNAL \inst6|Data_out_Q[17]~60\ : std_logic;
SIGNAL \inst6|Data_out_Q[18]~62\ : std_logic;
SIGNAL \inst6|Data_out_Q[19]~64\ : std_logic;
SIGNAL \inst6|Data_out_Q[20]~65_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~4_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[19]~62_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[19]~63_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~5_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[18]~61_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[18]~60_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~6_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[15]~54_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[15]~55_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~9_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[7]~38_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[7]~39_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~17_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[6]~36_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[6]~37_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~18_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[5]~34_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[5]~35_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~19_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[0]~24_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[0]~25_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~24_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~24_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[1]~26_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[1]~27_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~23_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~23_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[2]~28_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[2]~29_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~22_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~22_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[3]~30_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[3]~31_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~21_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~21_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[4]~33_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[4]~32_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~20_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~20_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~19_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~18_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~17_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[8]~40_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[8]~41_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~16_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~16_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[9]~43_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[9]~42_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~15_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~15_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[10]~44_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[10]~45_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~14_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~14_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[11]~46_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[11]~47_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~13_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~13_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[12]~48_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[12]~49_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~12_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~12_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[13]~50_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[13]~51_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~11_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~11_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[14]~53_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[14]~52_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~10_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~10_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~9_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[16]~57_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[16]~56_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~8_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~8_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[17]~58_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[17]~59_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~7_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~7_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~6_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~5_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~4_combout\ : std_logic;
SIGNAL \inst6|mac_I[47]~146\ : std_logic;
SIGNAL \inst6|mac_I[48]~147_combout\ : std_logic;
SIGNAL \inst6|Add5~1_combout\ : std_logic;
SIGNAL \inst6|Add5~7_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[20]~65\ : std_logic;
SIGNAL \inst6|Data_out_I[21]~66_combout\ : std_logic;
SIGNAL \inst6|mac_Q[47]~146\ : std_logic;
SIGNAL \inst6|mac_Q[48]~147_combout\ : std_logic;
SIGNAL \inst6|Add6~1_combout\ : std_logic;
SIGNAL \inst6|Add6~7_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[20]~66\ : std_logic;
SIGNAL \inst6|Data_out_Q[21]~67_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~3_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~3_combout\ : std_logic;
SIGNAL \inst6|mac_I[48]~148\ : std_logic;
SIGNAL \inst6|mac_I[49]~149_combout\ : std_logic;
SIGNAL \inst6|Add5~3_combout\ : std_logic;
SIGNAL \inst6|Add5~5_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[21]~67\ : std_logic;
SIGNAL \inst6|Data_out_I[22]~68_combout\ : std_logic;
SIGNAL \inst6|mac_Q[48]~148\ : std_logic;
SIGNAL \inst6|mac_Q[49]~149_combout\ : std_logic;
SIGNAL \inst6|Add6~3_combout\ : std_logic;
SIGNAL \inst6|Add6~5_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[21]~68\ : std_logic;
SIGNAL \inst6|Data_out_Q[22]~69_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~2_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~2_combout\ : std_logic;
SIGNAL \inst6|mac_I[49]~150\ : std_logic;
SIGNAL \inst6|mac_I[50]~151_combout\ : std_logic;
SIGNAL \inst6|Add5~0_combout\ : std_logic;
SIGNAL \inst6|Add5~2_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[22]~69\ : std_logic;
SIGNAL \inst6|Data_out_I[23]~70_combout\ : std_logic;
SIGNAL \inst6|mac_Q[49]~150\ : std_logic;
SIGNAL \inst6|mac_Q[50]~151_combout\ : std_logic;
SIGNAL \inst6|Add6~0_combout\ : std_logic;
SIGNAL \inst6|Add6~2_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[22]~70\ : std_logic;
SIGNAL \inst6|Data_out_Q[23]~71_combout\ : std_logic;
SIGNAL \inst28|data_reg_1~1_combout\ : std_logic;
SIGNAL \inst28|data_reg_2~1_combout\ : std_logic;
SIGNAL \inst3|B_clk~feeder_combout\ : std_logic;
SIGNAL \inst3|B_clk~q\ : std_logic;
SIGNAL \inst3|B_clk~clkctrl_outclk\ : std_logic;
SIGNAL \inst11|inst2|Data_word[24]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[24]~26_combout\ : std_logic;
SIGNAL \inst12|freq[24]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[23]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[23]~5_combout\ : std_logic;
SIGNAL \inst11|inst3|data[23]~14_combout\ : std_logic;
SIGNAL \inst11|inst3|data[22]~15_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[21]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[21]~16_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[20]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[20]~17_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[19]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[19]~18_combout\ : std_logic;
SIGNAL \inst11|inst3|data[18]~19_combout\ : std_logic;
SIGNAL \inst11|inst3|data[17]~20_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[16]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[16]~21_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[15]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[15]~4_combout\ : std_logic;
SIGNAL \inst11|inst3|data[15]~22_combout\ : std_logic;
SIGNAL \inst11|inst3|data[14]~23_combout\ : std_logic;
SIGNAL \inst11|inst3|data[13]~24_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[12]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[12]~25_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[11]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[11]~8_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[10]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[10]~9_combout\ : std_logic;
SIGNAL \inst11|inst3|data[9]~10_combout\ : std_logic;
SIGNAL \inst11|inst3|data[8]~11_combout\ : std_logic;
SIGNAL \inst11|inst3|data[7]~12_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[6]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[6]~13_combout\ : std_logic;
SIGNAL \inst12|freq[4]~feeder_combout\ : std_logic;
SIGNAL \inst12|freq[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|regRFLO[0]~25_combout\ : std_logic;
SIGNAL \inst7|regRFLO[0]~26\ : std_logic;
SIGNAL \inst7|regRFLO[1]~27_combout\ : std_logic;
SIGNAL \inst7|regRFLO[1]~28\ : std_logic;
SIGNAL \inst7|regRFLO[2]~29_combout\ : std_logic;
SIGNAL \inst7|regRFLO[2]~30\ : std_logic;
SIGNAL \inst7|regRFLO[3]~31_combout\ : std_logic;
SIGNAL \inst7|regRFLO[3]~32\ : std_logic;
SIGNAL \inst7|regRFLO[4]~33_combout\ : std_logic;
SIGNAL \inst7|regRFLO[4]~34\ : std_logic;
SIGNAL \inst7|regRFLO[5]~35_combout\ : std_logic;
SIGNAL \inst7|regRFLO[5]~36\ : std_logic;
SIGNAL \inst7|regRFLO[6]~37_combout\ : std_logic;
SIGNAL \inst7|regRFLO[6]~38\ : std_logic;
SIGNAL \inst7|regRFLO[7]~39_combout\ : std_logic;
SIGNAL \inst7|regRFLO[7]~40\ : std_logic;
SIGNAL \inst7|regRFLO[8]~41_combout\ : std_logic;
SIGNAL \inst7|regRFLO[8]~42\ : std_logic;
SIGNAL \inst7|regRFLO[9]~43_combout\ : std_logic;
SIGNAL \inst7|regRFLO[9]~44\ : std_logic;
SIGNAL \inst7|regRFLO[10]~45_combout\ : std_logic;
SIGNAL \inst7|regRFLO[10]~46\ : std_logic;
SIGNAL \inst7|regRFLO[11]~47_combout\ : std_logic;
SIGNAL \inst7|regRFLO[11]~48\ : std_logic;
SIGNAL \inst7|regRFLO[12]~49_combout\ : std_logic;
SIGNAL \inst7|regRFLO[12]~50\ : std_logic;
SIGNAL \inst7|regRFLO[13]~51_combout\ : std_logic;
SIGNAL \inst7|regRFLO[13]~52\ : std_logic;
SIGNAL \inst7|regRFLO[14]~53_combout\ : std_logic;
SIGNAL \inst7|regRFLO[14]~54\ : std_logic;
SIGNAL \inst7|regRFLO[15]~55_combout\ : std_logic;
SIGNAL \inst7|regRFLO[15]~56\ : std_logic;
SIGNAL \inst7|regRFLO[16]~57_combout\ : std_logic;
SIGNAL \inst7|regRFLO[16]~58\ : std_logic;
SIGNAL \inst7|regRFLO[17]~59_combout\ : std_logic;
SIGNAL \inst7|regRFLO[17]~60\ : std_logic;
SIGNAL \inst7|regRFLO[18]~61_combout\ : std_logic;
SIGNAL \inst7|regRFLO[18]~62\ : std_logic;
SIGNAL \inst7|regRFLO[19]~63_combout\ : std_logic;
SIGNAL \inst7|regRFLO[19]~64\ : std_logic;
SIGNAL \inst7|regRFLO[20]~65_combout\ : std_logic;
SIGNAL \inst7|regRFLO[20]~66\ : std_logic;
SIGNAL \inst7|regRFLO[21]~67_combout\ : std_logic;
SIGNAL \inst7|regRFLO[21]~68\ : std_logic;
SIGNAL \inst7|regRFLO[22]~69_combout\ : std_logic;
SIGNAL \inst7|regRFLO[22]~70\ : std_logic;
SIGNAL \inst7|regRFLO[23]~71_combout\ : std_logic;
SIGNAL \inst7|regRFLO[23]~72\ : std_logic;
SIGNAL \inst7|regRFLO[24]~73_combout\ : std_logic;
SIGNAL \inst7|regIFLO[0]~72_combout\ : std_logic;
SIGNAL \inst7|regIFLO[1]~24_combout\ : std_logic;
SIGNAL \inst7|regIFLO[1]~25\ : std_logic;
SIGNAL \inst7|regIFLO[2]~26_combout\ : std_logic;
SIGNAL \inst7|regIFLO[2]~27\ : std_logic;
SIGNAL \inst7|regIFLO[3]~28_combout\ : std_logic;
SIGNAL \inst7|regIFLO[3]~29\ : std_logic;
SIGNAL \inst7|regIFLO[4]~30_combout\ : std_logic;
SIGNAL \inst7|regIFLO[4]~31\ : std_logic;
SIGNAL \inst7|regIFLO[5]~32_combout\ : std_logic;
SIGNAL \inst7|regIFLO[5]~33\ : std_logic;
SIGNAL \inst7|regIFLO[6]~34_combout\ : std_logic;
SIGNAL \inst7|regIFLO[6]~35\ : std_logic;
SIGNAL \inst7|regIFLO[7]~36_combout\ : std_logic;
SIGNAL \inst7|regIFLO[7]~37\ : std_logic;
SIGNAL \inst7|regIFLO[8]~38_combout\ : std_logic;
SIGNAL \inst7|regIFLO[8]~39\ : std_logic;
SIGNAL \inst7|regIFLO[9]~40_combout\ : std_logic;
SIGNAL \inst7|regIFLO[9]~41\ : std_logic;
SIGNAL \inst7|regIFLO[10]~42_combout\ : std_logic;
SIGNAL \inst7|regIFLO[10]~43\ : std_logic;
SIGNAL \inst7|regIFLO[11]~44_combout\ : std_logic;
SIGNAL \inst7|regIFLO[11]~45\ : std_logic;
SIGNAL \inst7|regIFLO[12]~46_combout\ : std_logic;
SIGNAL \inst7|regIFLO[12]~47\ : std_logic;
SIGNAL \inst7|regIFLO[13]~48_combout\ : std_logic;
SIGNAL \inst7|regIFLO[13]~49\ : std_logic;
SIGNAL \inst7|regIFLO[14]~50_combout\ : std_logic;
SIGNAL \inst7|regIFLO[14]~51\ : std_logic;
SIGNAL \inst7|regIFLO[15]~52_combout\ : std_logic;
SIGNAL \inst7|regIFLO[15]~53\ : std_logic;
SIGNAL \inst7|regIFLO[16]~54_combout\ : std_logic;
SIGNAL \inst7|regIFLO[16]~55\ : std_logic;
SIGNAL \inst7|regIFLO[17]~56_combout\ : std_logic;
SIGNAL \inst7|regIFLO[17]~57\ : std_logic;
SIGNAL \inst7|regIFLO[18]~58_combout\ : std_logic;
SIGNAL \inst7|regIFLO[18]~59\ : std_logic;
SIGNAL \inst7|regIFLO[19]~60_combout\ : std_logic;
SIGNAL \inst7|regIFLO[19]~61\ : std_logic;
SIGNAL \inst7|regIFLO[20]~62_combout\ : std_logic;
SIGNAL \inst7|regIFLO[20]~63\ : std_logic;
SIGNAL \inst7|regIFLO[21]~64_combout\ : std_logic;
SIGNAL \inst7|regIFLO[21]~65\ : std_logic;
SIGNAL \inst7|regIFLO[22]~66_combout\ : std_logic;
SIGNAL \inst7|regIFLO[22]~67\ : std_logic;
SIGNAL \inst7|regIFLO[23]~68_combout\ : std_logic;
SIGNAL \inst7|regIFLO[23]~69\ : std_logic;
SIGNAL \inst7|regIFLO[24]~70_combout\ : std_logic;
SIGNAL \inst7|sign_B~0_combout\ : std_logic;
SIGNAL \inst7|sign_B~q\ : std_logic;
SIGNAL \inst7|sign_B_r~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_B_r~q\ : std_logic;
SIGNAL \inst7|sign_B_rr~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_B_rr~q\ : std_logic;
SIGNAL \inst7|sign_A~0_combout\ : std_logic;
SIGNAL \inst7|sign_A~q\ : std_logic;
SIGNAL \inst7|sign_A_r~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_r~q\ : std_logic;
SIGNAL \inst7|sign_A_rr~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_rr~q\ : std_logic;
SIGNAL \inst7|data_out_A[13]~feeder_combout\ : std_logic;
SIGNAL \inst3|DA~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst7|ADDR_A~0_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~1_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~2_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~3_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~4_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~5_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~6_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~7_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~8_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~9_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~10_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~11_combout\ : std_logic;
SIGNAL \inst7|ADDR_B[3]~0_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~1_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~2_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~3_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~4_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~5_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~6_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~7_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~8_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~9_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~10_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~11_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~12_combout\ : std_logic;
SIGNAL \inst7|data_out_A~0_combout\ : std_logic;
SIGNAL \inst7|data_out_B~0_combout\ : std_logic;
SIGNAL \inst3|DA~1_combout\ : std_logic;
SIGNAL \inst7|data_out_B~1_combout\ : std_logic;
SIGNAL \inst7|data_out_A~1_combout\ : std_logic;
SIGNAL \inst3|DA~2_combout\ : std_logic;
SIGNAL \inst7|data_out_B~2_combout\ : std_logic;
SIGNAL \inst7|data_out_A~2_combout\ : std_logic;
SIGNAL \inst3|DA~3_combout\ : std_logic;
SIGNAL \inst7|data_out_A~3_combout\ : std_logic;
SIGNAL \inst7|data_out_B~3_combout\ : std_logic;
SIGNAL \inst3|DA~4_combout\ : std_logic;
SIGNAL \inst7|data_out_B~4_combout\ : std_logic;
SIGNAL \inst7|data_out_A~4_combout\ : std_logic;
SIGNAL \inst3|DA~5_combout\ : std_logic;
SIGNAL \inst7|data_out_B~5_combout\ : std_logic;
SIGNAL \inst7|data_out_A~5_combout\ : std_logic;
SIGNAL \inst3|DA~6_combout\ : std_logic;
SIGNAL \inst7|data_out_A~6_combout\ : std_logic;
SIGNAL \inst7|data_out_B~6_combout\ : std_logic;
SIGNAL \inst3|DA~7_combout\ : std_logic;
SIGNAL \inst7|data_out_B~7_combout\ : std_logic;
SIGNAL \inst7|data_out_A~7_combout\ : std_logic;
SIGNAL \inst3|DA~8_combout\ : std_logic;
SIGNAL \inst7|data_out_B~8_combout\ : std_logic;
SIGNAL \inst7|data_out_A~8_combout\ : std_logic;
SIGNAL \inst3|DA~9_combout\ : std_logic;
SIGNAL \inst7|data_out_A~9_combout\ : std_logic;
SIGNAL \inst7|data_out_B~9_combout\ : std_logic;
SIGNAL \inst3|DA~10_combout\ : std_logic;
SIGNAL \inst7|data_out_A~10_combout\ : std_logic;
SIGNAL \inst7|data_out_B~10_combout\ : std_logic;
SIGNAL \inst3|DA~11_combout\ : std_logic;
SIGNAL \inst7|data_out_A~11_combout\ : std_logic;
SIGNAL \inst7|data_out_B~11_combout\ : std_logic;
SIGNAL \inst3|DA~12_combout\ : std_logic;
SIGNAL \inst7|data_out_B~12_combout\ : std_logic;
SIGNAL \inst7|data_out_A~12_combout\ : std_logic;
SIGNAL \inst3|DA~13_combout\ : std_logic;
SIGNAL \inst0|ADC_Data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst6|write_pointer_last\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst28|clockdiv\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|Mult1|auto_generated|w409w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \inst4|data_to_codec\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \inst6|prod_Q\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst0|clk_counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|w409w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \inst28|receive_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|regIFLO\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst7|regRFLO\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst0|write_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst3|DA\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst28|data_reg_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|Data_out_I\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst0|ADC_Register_address\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \inst6|prod_I\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \inst4|clk_counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|Data_out_Q\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst0|read_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|I2C_data\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst6|inbuffer\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst28|audio_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|POR\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|mac_I\ : std_logic_vector(65 DOWNTO 0);
SIGNAL \inst4|I2C_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst28|data_reg_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \inst7|data_out_B\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst7|data_out_A\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst11|inst|indata\ : std_logic_vector(54 DOWNTO 0);
SIGNAL \inst11|inst2|Data_word\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst11|inst|bitcount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst6|mac_Q\ : std_logic_vector(65 DOWNTO 0);
SIGNAL \inst1|counter\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst4|clk_I2C\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|inst3|addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|inst2|Data_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst12|rx_att\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|ADDR_A\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst7|ADDR_B\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst11|inst|status_data_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst12|freq\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst6|write_pointer\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_sampled~q\ : std_logic;
SIGNAL \inst4|ALT_INV_conf_strobe_ff_reset~q\ : std_logic;
SIGNAL \inst11|inst|ALT_INV_start~q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[2]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[6]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[7]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[8]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[9]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[10]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[11]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[12]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[13]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[14]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[15]~en_q\ : std_logic;
SIGNAL \inst4|ALT_INV_regload:n[2]~q\ : std_logic;
SIGNAL \inst0|ALT_INV_sample_ack~q\ : std_logic;
SIGNAL \inst3|ALT_INV_RESETIQ~q\ : std_logic;
SIGNAL \inst0|ALT_INV_nCS~q\ : std_logic;
SIGNAL \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_clk_tcxo~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst3|ALT_INV_A_clk~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SCL_RXD~input_o\ : std_logic;
SIGNAL \ALT_INV_JP1~input_o\ : std_logic;
SIGNAL \ALT_INV_CODEC_SCLK~input_o\ : std_logic;
SIGNAL \ALT_INV_JP3~input_o\ : std_logic;
SIGNAL \ALT_INV_SDA_TXD~input_o\ : std_logic;
SIGNAL \inst28|ALT_INV_sample_rst~q\ : std_logic;

BEGIN

ADC_nCS <= ww_ADC_nCS;
ww_ADC_nDRDY <= ADC_nDRDY;
ww_clk_tcxo <= clk_tcxo;
ww_PTTn <= PTTn;
ww_SCL_RXD <= SCL_RXD;
ww_JP1 <= JP1;
ADC_nRDWR <= ww_ADC_nRDWR;
ADC_nRESET <= ww_ADC_nRESET;
ADC_nSYNC <= ww_ADC_nSYNC;
ADC_MCLK <= ww_ADC_MCLK;
CODEC_MS <= ww_CODEC_MS;
CODEC_RESET_N <= ww_CODEC_RESET_N;
ww_CODEC_SCLK <= CODEC_SCLK;
ww_CODEC_FS <= CODEC_FS;
ww_CODEC_DOUT <= CODEC_DOUT;
ww_GPIO3 <= GPIO3;
CODEC_PWRDWN_N <= ww_CODEC_PWRDWN_N;
CODEC_MCLK <= ww_CODEC_MCLK;
CODEC_DIN <= ww_CODEC_DIN;
CODEC_SCL <= ww_CODEC_SCL;
DAC_CLKOUT <= ww_DAC_CLKOUT;
DAC_RESETIQ <= ww_DAC_RESETIQ;
DAC_SELECTIQ <= ww_DAC_SELECTIQ;
DAC_MODE <= ww_DAC_MODE;
LED1 <= ww_LED1;
LED2 <= ww_LED2;
ww_JP3 <= JP3;
GPIO4 <= ww_GPIO4;
TCXO_nEN <= ww_TCXO_nEN;
GPIO6 <= ww_GPIO6;
GPIO5 <= ww_GPIO5;
GPIO2 <= ww_GPIO2;
DAC_DATABUS <= ww_DAC_DATABUS;
ww_KEYn <= KEYn;
ww_clk_ext <= clk_ext;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_tcxo~input_o\);

\inst2|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(11) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(12) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(11) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(12) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(9) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(10) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(9) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(10) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(7) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(8) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(7) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(8) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(5) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(6) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(5) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(6) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(3) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(4) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(3) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(4) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(1) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(2) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(1) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(2) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(0) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst|altsyncram_component|auto_generated|q_b\(0) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\inst6|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ & 
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ & 
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult7~dataout\ & \inst6|Mult0|auto_generated|mac_mult7~5\ & \inst6|Mult0|auto_generated|mac_mult7~4\ & 
\inst6|Mult0|auto_generated|mac_mult7~3\ & \inst6|Mult0|auto_generated|mac_mult7~2\ & \inst6|Mult0|auto_generated|mac_mult7~1\ & \inst6|Mult0|auto_generated|mac_mult7~0\);

\inst6|Mult0|auto_generated|mac_out8~0\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out8~1\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out8~2\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out8~3\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out8~4\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out8~5\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out8~dataout\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\inst6|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult5~dataout\ & 
\inst6|Mult0|auto_generated|mac_mult5~11\ & \inst6|Mult0|auto_generated|mac_mult5~10\ & \inst6|Mult0|auto_generated|mac_mult5~9\ & \inst6|Mult0|auto_generated|mac_mult5~8\ & \inst6|Mult0|auto_generated|mac_mult5~7\ & 
\inst6|Mult0|auto_generated|mac_mult5~6\ & \inst6|Mult0|auto_generated|mac_mult5~5\ & \inst6|Mult0|auto_generated|mac_mult5~4\ & \inst6|Mult0|auto_generated|mac_mult5~3\ & \inst6|Mult0|auto_generated|mac_mult5~2\ & \inst6|Mult0|auto_generated|mac_mult5~1\
& \inst6|Mult0|auto_generated|mac_mult5~0\);

\inst6|Mult0|auto_generated|mac_out6~0\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out6~1\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out6~2\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out6~3\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out6~4\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out6~5\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out6~6\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out6~7\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out6~8\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out6~9\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out6~10\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out6~11\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out6~dataout\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult3~dataout\ & 
\inst6|Mult0|auto_generated|mac_mult3~11\ & \inst6|Mult0|auto_generated|mac_mult3~10\ & \inst6|Mult0|auto_generated|mac_mult3~9\ & \inst6|Mult0|auto_generated|mac_mult3~8\ & \inst6|Mult0|auto_generated|mac_mult3~7\ & 
\inst6|Mult0|auto_generated|mac_mult3~6\ & \inst6|Mult0|auto_generated|mac_mult3~5\ & \inst6|Mult0|auto_generated|mac_mult3~4\ & \inst6|Mult0|auto_generated|mac_mult3~3\ & \inst6|Mult0|auto_generated|mac_mult3~2\ & \inst6|Mult0|auto_generated|mac_mult3~1\
& \inst6|Mult0|auto_generated|mac_mult3~0\);

\inst6|Mult0|auto_generated|mac_out4~0\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out4~1\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out4~2\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out4~3\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out4~4\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out4~5\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out4~6\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out4~7\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out4~8\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out4~9\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out4~10\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out4~11\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out4~dataout\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult1~dataout\);

\inst6|Mult0|auto_generated|w409w\(0) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|w409w\(1) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|w409w\(2) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|w409w\(3) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|w409w\(4) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|w409w\(5) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|w409w\(6) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|w409w\(7) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|w409w\(8) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|w409w\(9) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|w409w\(10) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|w409w\(11) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|w409w\(12) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|w409w\(13) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|w409w\(14) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|w409w\(15) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|w409w\(16) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|w409w\(17) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_out8_DATAA_bus\ <= (\inst6|Mult1|auto_generated|mac_mult7~DATAOUT11\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT10\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT9\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT8\ & 
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT7\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT6\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT5\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT4\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT3\ & 
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT2\ & \inst6|Mult1|auto_generated|mac_mult7~DATAOUT1\ & \inst6|Mult1|auto_generated|mac_mult7~dataout\ & \inst6|Mult1|auto_generated|mac_mult7~5\ & \inst6|Mult1|auto_generated|mac_mult7~4\ & 
\inst6|Mult1|auto_generated|mac_mult7~3\ & \inst6|Mult1|auto_generated|mac_mult7~2\ & \inst6|Mult1|auto_generated|mac_mult7~1\ & \inst6|Mult1|auto_generated|mac_mult7~0\);

\inst6|Mult1|auto_generated|mac_out8~0\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_out8~1\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_out8~2\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_out8~3\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_out8~4\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_out8~5\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_out8~dataout\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_out8~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\(17);

\inst6|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\inst6|Mult1|auto_generated|mac_mult5~DATAOUT23\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT21\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT20\
& \inst6|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT18\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT17\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT15\
& \inst6|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT13\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT10\
& \inst6|Mult1|auto_generated|mac_mult5~DATAOUT9\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT8\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT5\ & 
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT3\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \inst6|Mult1|auto_generated|mac_mult5~DATAOUT1\ & \inst6|Mult1|auto_generated|mac_mult5~dataout\ & 
\inst6|Mult1|auto_generated|mac_mult5~11\ & \inst6|Mult1|auto_generated|mac_mult5~10\ & \inst6|Mult1|auto_generated|mac_mult5~9\ & \inst6|Mult1|auto_generated|mac_mult5~8\ & \inst6|Mult1|auto_generated|mac_mult5~7\ & 
\inst6|Mult1|auto_generated|mac_mult5~6\ & \inst6|Mult1|auto_generated|mac_mult5~5\ & \inst6|Mult1|auto_generated|mac_mult5~4\ & \inst6|Mult1|auto_generated|mac_mult5~3\ & \inst6|Mult1|auto_generated|mac_mult5~2\ & \inst6|Mult1|auto_generated|mac_mult5~1\
& \inst6|Mult1|auto_generated|mac_mult5~0\);

\inst6|Mult1|auto_generated|mac_out6~0\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_out6~1\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_out6~2\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_out6~3\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_out6~4\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_out6~5\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_out6~6\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_out6~7\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_out6~8\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_out6~9\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_out6~10\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_out6~11\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_out6~dataout\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\inst6|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT20\
& \inst6|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT15\
& \inst6|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT10\
& \inst6|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \inst6|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \inst6|Mult1|auto_generated|mac_mult3~dataout\ & 
\inst6|Mult1|auto_generated|mac_mult3~11\ & \inst6|Mult1|auto_generated|mac_mult3~10\ & \inst6|Mult1|auto_generated|mac_mult3~9\ & \inst6|Mult1|auto_generated|mac_mult3~8\ & \inst6|Mult1|auto_generated|mac_mult3~7\ & 
\inst6|Mult1|auto_generated|mac_mult3~6\ & \inst6|Mult1|auto_generated|mac_mult3~5\ & \inst6|Mult1|auto_generated|mac_mult3~4\ & \inst6|Mult1|auto_generated|mac_mult3~3\ & \inst6|Mult1|auto_generated|mac_mult3~2\ & \inst6|Mult1|auto_generated|mac_mult3~1\
& \inst6|Mult1|auto_generated|mac_mult3~0\);

\inst6|Mult1|auto_generated|mac_out4~0\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_out4~1\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_out4~2\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_out4~3\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_out4~4\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_out4~5\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_out4~6\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_out4~7\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_out4~8\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_out4~9\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_out4~10\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_out4~11\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_out4~dataout\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\inst6|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT32\
& \inst6|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT27\
& \inst6|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT22\
& \inst6|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT17\
& \inst6|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT12\
& \inst6|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT7\ & 
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \inst6|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \inst6|Mult1|auto_generated|mac_mult1~dataout\);

\inst6|Mult1|auto_generated|w409w\(0) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|w409w\(1) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|w409w\(2) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|w409w\(3) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|w409w\(4) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|w409w\(5) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|w409w\(6) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|w409w\(7) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|w409w\(8) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|w409w\(9) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|w409w\(10) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|w409w\(11) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|w409w\(12) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|w409w\(13) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|w409w\(14) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|w409w\(15) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|w409w\(16) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|w409w\(17) <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\inst6|Ia~47_combout\ & \inst6|Ia~46_combout\ & \inst6|Ia~45_combout\ & \inst6|Ia~44_combout\ & \inst6|Ia~43_combout\ & \inst6|Ia~42_combout\ & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\inst6|filtk[23]~SCLR_LUT_combout\ & \inst6|filtk[22]~SCLR_LUT_combout\ & \inst6|filtk[21]~SCLR_LUT_combout\ & \inst6|filtk[20]~SCLR_LUT_combout\ & \inst6|filtk[19]~SCLR_LUT_combout\ & 
\inst6|filtk[18]~SCLR_LUT_combout\ & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult7~0\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult7~1\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult7~2\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult7~3\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult7~4\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult7~5\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult7~dataout\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\inst6|filtk[17]~SCLR_LUT_combout\ & \inst6|filtk[16]~SCLR_LUT_combout\ & \inst6|filtk[15]~SCLR_LUT_combout\ & \inst6|filtk[14]~SCLR_LUT_combout\ & \inst6|filtk[13]~SCLR_LUT_combout\ & 
\inst6|filtk[12]~SCLR_LUT_combout\ & \inst6|filtk[11]~SCLR_LUT_combout\ & \inst6|filtk[10]~SCLR_LUT_combout\ & \inst6|filtk[9]~SCLR_LUT_combout\ & \inst6|filtk[8]~SCLR_LUT_combout\ & \inst6|filtk[7]~SCLR_LUT_combout\ & \inst6|filtk[6]~SCLR_LUT_combout\ & 
\inst6|filtk[5]~SCLR_LUT_combout\ & \inst6|filtk[4]~SCLR_LUT_combout\ & \inst6|filtk[3]~SCLR_LUT_combout\ & \inst6|filtk[2]~SCLR_LUT_combout\ & \inst6|filtk[1]~SCLR_LUT_combout\ & \inst6|filtk[0]~SCLR_LUT_combout\);

\inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\inst6|Ia~47_combout\ & \inst6|Ia~46_combout\ & \inst6|Ia~45_combout\ & \inst6|Ia~44_combout\ & \inst6|Ia~43_combout\ & \inst6|Ia~42_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult5~0\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult5~1\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult5~2\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult5~3\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult5~4\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult5~5\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult5~6\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult5~7\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult5~8\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult5~9\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult5~10\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult5~11\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult5~dataout\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\inst6|Ia~65_combout\ & \inst6|Ia~64_combout\ & \inst6|Ia~63_combout\ & \inst6|Ia~62_combout\ & \inst6|Ia~61_combout\ & \inst6|Ia~60_combout\ & \inst6|Ia~59_combout\ & \inst6|Ia~58_combout\ & 
\inst6|Ia~57_combout\ & \inst6|Ia~56_combout\ & \inst6|Ia~55_combout\ & \inst6|Ia~54_combout\ & \inst6|Ia~53_combout\ & \inst6|Ia~52_combout\ & \inst6|Ia~51_combout\ & \inst6|Ia~50_combout\ & \inst6|Ia~49_combout\ & \inst6|Ia~48_combout\);

\inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\inst6|filtk[23]~SCLR_LUT_combout\ & \inst6|filtk[22]~SCLR_LUT_combout\ & \inst6|filtk[21]~SCLR_LUT_combout\ & \inst6|filtk[20]~SCLR_LUT_combout\ & \inst6|filtk[19]~SCLR_LUT_combout\ & 
\inst6|filtk[18]~SCLR_LUT_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult3~0\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult3~1\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult3~2\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult3~3\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult3~4\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult3~5\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult3~6\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult3~7\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult3~8\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult3~9\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult3~10\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult3~11\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult3~dataout\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst6|Ia~65_combout\ & \inst6|Ia~64_combout\ & \inst6|Ia~63_combout\ & \inst6|Ia~62_combout\ & \inst6|Ia~61_combout\ & \inst6|Ia~60_combout\ & \inst6|Ia~59_combout\ & \inst6|Ia~58_combout\ & 
\inst6|Ia~57_combout\ & \inst6|Ia~56_combout\ & \inst6|Ia~55_combout\ & \inst6|Ia~54_combout\ & \inst6|Ia~53_combout\ & \inst6|Ia~52_combout\ & \inst6|Ia~51_combout\ & \inst6|Ia~50_combout\ & \inst6|Ia~49_combout\ & \inst6|Ia~48_combout\);

\inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst6|filtk[17]~SCLR_LUT_combout\ & \inst6|filtk[16]~SCLR_LUT_combout\ & \inst6|filtk[15]~SCLR_LUT_combout\ & \inst6|filtk[14]~SCLR_LUT_combout\ & \inst6|filtk[13]~SCLR_LUT_combout\ & 
\inst6|filtk[12]~SCLR_LUT_combout\ & \inst6|filtk[11]~SCLR_LUT_combout\ & \inst6|filtk[10]~SCLR_LUT_combout\ & \inst6|filtk[9]~SCLR_LUT_combout\ & \inst6|filtk[8]~SCLR_LUT_combout\ & \inst6|filtk[7]~SCLR_LUT_combout\ & \inst6|filtk[6]~SCLR_LUT_combout\ & 
\inst6|filtk[5]~SCLR_LUT_combout\ & \inst6|filtk[4]~SCLR_LUT_combout\ & \inst6|filtk[3]~SCLR_LUT_combout\ & \inst6|filtk[2]~SCLR_LUT_combout\ & \inst6|filtk[1]~SCLR_LUT_combout\ & \inst6|filtk[0]~SCLR_LUT_combout\);

\inst6|Mult0|auto_generated|mac_mult1~dataout\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_mult7_DATAA_bus\ <= (\inst6|Qa~47_combout\ & \inst6|Qa~46_combout\ & \inst6|Qa~45_combout\ & \inst6|Qa~44_combout\ & \inst6|Qa~43_combout\ & \inst6|Qa~42_combout\ & gnd & gnd & gnd);

\inst6|Mult1|auto_generated|mac_mult7_DATAB_bus\ <= (\inst6|filtk[23]~SCLR_LUT_combout\ & \inst6|filtk[22]~SCLR_LUT_combout\ & \inst6|filtk[21]~SCLR_LUT_combout\ & \inst6|filtk[20]~SCLR_LUT_combout\ & \inst6|filtk[19]~SCLR_LUT_combout\ & 
\inst6|filtk[18]~SCLR_LUT_combout\ & gnd & gnd & gnd);

\inst6|Mult1|auto_generated|mac_mult7~0\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_mult7~1\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_mult7~2\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_mult7~3\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_mult7~4\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_mult7~5\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_mult7~dataout\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_mult7~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(17);

\inst6|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\inst6|filtk[17]~SCLR_LUT_combout\ & \inst6|filtk[16]~SCLR_LUT_combout\ & \inst6|filtk[15]~SCLR_LUT_combout\ & \inst6|filtk[14]~SCLR_LUT_combout\ & \inst6|filtk[13]~SCLR_LUT_combout\ & 
\inst6|filtk[12]~SCLR_LUT_combout\ & \inst6|filtk[11]~SCLR_LUT_combout\ & \inst6|filtk[10]~SCLR_LUT_combout\ & \inst6|filtk[9]~SCLR_LUT_combout\ & \inst6|filtk[8]~SCLR_LUT_combout\ & \inst6|filtk[7]~SCLR_LUT_combout\ & \inst6|filtk[6]~SCLR_LUT_combout\ & 
\inst6|filtk[5]~SCLR_LUT_combout\ & \inst6|filtk[4]~SCLR_LUT_combout\ & \inst6|filtk[3]~SCLR_LUT_combout\ & \inst6|filtk[2]~SCLR_LUT_combout\ & \inst6|filtk[1]~SCLR_LUT_combout\ & \inst6|filtk[0]~SCLR_LUT_combout\);

\inst6|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (\inst6|Qa~47_combout\ & \inst6|Qa~46_combout\ & \inst6|Qa~45_combout\ & \inst6|Qa~44_combout\ & \inst6|Qa~43_combout\ & \inst6|Qa~42_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd);

\inst6|Mult1|auto_generated|mac_mult5~0\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_mult5~1\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_mult5~2\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_mult5~3\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_mult5~4\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_mult5~5\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_mult5~6\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_mult5~7\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_mult5~8\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_mult5~9\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_mult5~10\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_mult5~11\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_mult5~dataout\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\inst6|Qa~65_combout\ & \inst6|Qa~64_combout\ & \inst6|Qa~63_combout\ & \inst6|Qa~62_combout\ & \inst6|Qa~61_combout\ & \inst6|Qa~60_combout\ & \inst6|Qa~59_combout\ & \inst6|Qa~58_combout\ & 
\inst6|Qa~57_combout\ & \inst6|Qa~56_combout\ & \inst6|Qa~55_combout\ & \inst6|Qa~54_combout\ & \inst6|Qa~53_combout\ & \inst6|Qa~52_combout\ & \inst6|Qa~51_combout\ & \inst6|Qa~50_combout\ & \inst6|Qa~49_combout\ & \inst6|Qa~48_combout\);

\inst6|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\inst6|filtk[23]~SCLR_LUT_combout\ & \inst6|filtk[22]~SCLR_LUT_combout\ & \inst6|filtk[21]~SCLR_LUT_combout\ & \inst6|filtk[20]~SCLR_LUT_combout\ & \inst6|filtk[19]~SCLR_LUT_combout\ & 
\inst6|filtk[18]~SCLR_LUT_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst6|Mult1|auto_generated|mac_mult3~0\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_mult3~1\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_mult3~2\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_mult3~3\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_mult3~4\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_mult3~5\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_mult3~6\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_mult3~7\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_mult3~8\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_mult3~9\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_mult3~10\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_mult3~11\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_mult3~dataout\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\inst6|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\inst6|Qa~65_combout\ & \inst6|Qa~64_combout\ & \inst6|Qa~63_combout\ & \inst6|Qa~62_combout\ & \inst6|Qa~61_combout\ & \inst6|Qa~60_combout\ & \inst6|Qa~59_combout\ & \inst6|Qa~58_combout\ & 
\inst6|Qa~57_combout\ & \inst6|Qa~56_combout\ & \inst6|Qa~55_combout\ & \inst6|Qa~54_combout\ & \inst6|Qa~53_combout\ & \inst6|Qa~52_combout\ & \inst6|Qa~51_combout\ & \inst6|Qa~50_combout\ & \inst6|Qa~49_combout\ & \inst6|Qa~48_combout\);

\inst6|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\inst6|filtk[17]~SCLR_LUT_combout\ & \inst6|filtk[16]~SCLR_LUT_combout\ & \inst6|filtk[15]~SCLR_LUT_combout\ & \inst6|filtk[14]~SCLR_LUT_combout\ & \inst6|filtk[13]~SCLR_LUT_combout\ & 
\inst6|filtk[12]~SCLR_LUT_combout\ & \inst6|filtk[11]~SCLR_LUT_combout\ & \inst6|filtk[10]~SCLR_LUT_combout\ & \inst6|filtk[9]~SCLR_LUT_combout\ & \inst6|filtk[8]~SCLR_LUT_combout\ & \inst6|filtk[7]~SCLR_LUT_combout\ & \inst6|filtk[6]~SCLR_LUT_combout\ & 
\inst6|filtk[5]~SCLR_LUT_combout\ & \inst6|filtk[4]~SCLR_LUT_combout\ & \inst6|filtk[3]~SCLR_LUT_combout\ & \inst6|filtk[2]~SCLR_LUT_combout\ & \inst6|filtk[1]~SCLR_LUT_combout\ & \inst6|filtk[0]~SCLR_LUT_combout\);

\inst6|Mult1|auto_generated|mac_mult1~dataout\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst6|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst6|Ia~71_combout\ & \inst6|Ia~70_combout\ & \inst6|Ia~69_combout\ & \inst6|Ia~68_combout\ & \inst6|Ia~67_combout\ & \inst6|Ia~66_combout\ & \inst6|Ia~74_combout\ & \inst6|Ia~73_combout\
& \inst6|Ia~72_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst6|Ia_rtl_0|auto_generated|ram_block1a1\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst6|Ia_rtl_0|auto_generated|ram_block1a2\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst6|Ia_rtl_0|auto_generated|ram_block1a18\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst6|Ia_rtl_0|auto_generated|ram_block1a19\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst6|Ia_rtl_0|auto_generated|ram_block1a20\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst6|Ia_rtl_0|auto_generated|ram_block1a21\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst6|Ia_rtl_0|auto_generated|ram_block1a22\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst6|Ia_rtl_0|auto_generated|ram_block1a23\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\inst6|Ia~83_combout\ & \inst6|Ia~82_combout\ & \inst6|Ia~81_combout\ & \inst6|Ia~80_combout\ & \inst6|Ia~79_combout\ & \inst6|Ia~78_combout\ & \inst6|Ia~77_combout\ & \inst6|Ia~76_combout\
& \inst6|Ia~75_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst6|Ia_rtl_0|auto_generated|ram_block1a4\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\inst6|Ia_rtl_0|auto_generated|ram_block1a5\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\inst6|Ia_rtl_0|auto_generated|ram_block1a6\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\inst6|Ia_rtl_0|auto_generated|ram_block1a7\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\inst6|Ia_rtl_0|auto_generated|ram_block1a8\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\inst6|Ia_rtl_0|auto_generated|ram_block1a9\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\inst6|Ia_rtl_0|auto_generated|ram_block1a10\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\inst6|Ia_rtl_0|auto_generated|ram_block1a11\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst6|Qa~69_combout\ & \inst6|Qa~68_combout\ & \inst6|Qa~67_combout\ & \inst6|Ia~89_combout\ & \inst6|Ia~88_combout\ & \inst6|Ia~87_combout\ & \inst6|Ia~86_combout\ & \inst6|Ia~85_combout\
& \inst6|Ia~84_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\inst6|Ia_rtl_0|auto_generated|ram_block1a13\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\inst6|Ia_rtl_0|auto_generated|ram_block1a14\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\inst6|Ia_rtl_0|auto_generated|ram_block1a15\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);
\inst6|Ia_rtl_0|auto_generated|ram_block1a16\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(4);
\inst6|Ia_rtl_0|auto_generated|ram_block1a17\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(5);
\inst6|Qa_rtl_0|auto_generated|ram_block1a18\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(6);
\inst6|Qa_rtl_0|auto_generated|ram_block1a19\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(7);
\inst6|Qa_rtl_0|auto_generated|ram_block1a20\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(8);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst6|Qa~72_combout\ & \inst6|Qa~71_combout\ & \inst6|Qa~70_combout\ & \inst6|Qa~78_combout\ & \inst6|Qa~77_combout\ & \inst6|Qa~76_combout\ & \inst6|Qa~75_combout\ & \inst6|Qa~74_combout\
& \inst6|Qa~73_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst6|Qa_rtl_0|auto_generated|ram_block1a1\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst6|Qa_rtl_0|auto_generated|ram_block1a2\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst6|Qa_rtl_0|auto_generated|ram_block1a3\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst6|Qa_rtl_0|auto_generated|ram_block1a4\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst6|Qa_rtl_0|auto_generated|ram_block1a5\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst6|Qa_rtl_0|auto_generated|ram_block1a21\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst6|Qa_rtl_0|auto_generated|ram_block1a22\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst6|Qa_rtl_0|auto_generated|ram_block1a23\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst6|Qa~87_combout\ & \inst6|Qa~86_combout\ & \inst6|Qa~85_combout\ & \inst6|Qa~84_combout\ & \inst6|Qa~83_combout\ & \inst6|Qa~82_combout\ & \inst6|Qa~81_combout\ & \inst6|Qa~80_combout\
& \inst6|Qa~79_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst6|Qa_rtl_0|auto_generated|ram_block1a7\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst6|Qa_rtl_0|auto_generated|ram_block1a8\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst6|Qa_rtl_0|auto_generated|ram_block1a9\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst6|Qa_rtl_0|auto_generated|ram_block1a10\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\inst6|Qa_rtl_0|auto_generated|ram_block1a11\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\inst6|Qa_rtl_0|auto_generated|ram_block1a12\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\inst6|Qa_rtl_0|auto_generated|ram_block1a13\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\inst6|Qa_rtl_0|auto_generated|ram_block1a14\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \inst6|Qa~90_combout\ & \inst6|Qa~89_combout\ & \inst6|Qa~88_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst6|write_pointer\(9) & \inst6|write_pointer\(8) & \inst6|write_pointer\(7) & \inst6|write_pointer\(6) & \inst6|write_pointer\(5) & \inst6|write_pointer\(4) & 
\inst6|write_pointer\(3) & \inst6|write_pointer\(2) & \inst6|write_pointer\(1) & \inst6|write_pointer\(0));

\inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\inst6|Add16~14_combout\ & \inst6|Add16~12_combout\ & \inst6|Add16~10_combout\ & \inst6|Add16~8_combout\ & \inst6|Add16~6_combout\ & \inst6|Add16~4_combout\ & \inst6|Add16~2_combout\ & 
\inst6|Add16~0_combout\ & \inst6|Add15~2_combout\ & \inst6|Add15~0_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\inst6|Qa_rtl_0|auto_generated|ram_block1a16\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\inst6|Qa_rtl_0|auto_generated|ram_block1a17\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);

\inst3|B_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|B_clk~q\);

\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst3|A_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|A_clk~q\);

\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|altpll_component|auto_generated|wire_pll1_clk\(1));

\clk_tcxo~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_tcxo~input_o\);

\inst28|clockdiv[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst28|clockdiv\(1));

\inst8|clk_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst8|clk_out~combout\);

\inst0|ADC_Clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst0|ADC_Clk~q\);

\inst11|inst3|strobe~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst11|inst3|strobe~combout\);

\inst4|clk_counter[7]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|clk_counter\(7));
\inst6|ALT_INV_sampled~q\ <= NOT \inst6|sampled~q\;
\inst4|ALT_INV_conf_strobe_ff_reset~q\ <= NOT \inst4|conf_strobe_ff_reset~q\;
\inst11|inst|ALT_INV_start~q\ <= NOT \inst11|inst|start~q\;
\inst0|ALT_INV_DBus[2]~en_q\ <= NOT \inst0|DBus[2]~en_q\;
\inst0|ALT_INV_DBus[6]~en_q\ <= NOT \inst0|DBus[6]~en_q\;
\inst0|ALT_INV_DBus[7]~en_q\ <= NOT \inst0|DBus[7]~en_q\;
\inst0|ALT_INV_DBus[8]~en_q\ <= NOT \inst0|DBus[8]~en_q\;
\inst0|ALT_INV_DBus[9]~en_q\ <= NOT \inst0|DBus[9]~en_q\;
\inst0|ALT_INV_DBus[10]~en_q\ <= NOT \inst0|DBus[10]~en_q\;
\inst0|ALT_INV_DBus[11]~en_q\ <= NOT \inst0|DBus[11]~en_q\;
\inst0|ALT_INV_DBus[12]~en_q\ <= NOT \inst0|DBus[12]~en_q\;
\inst0|ALT_INV_DBus[13]~en_q\ <= NOT \inst0|DBus[13]~en_q\;
\inst0|ALT_INV_DBus[14]~en_q\ <= NOT \inst0|DBus[14]~en_q\;
\inst0|ALT_INV_DBus[15]~en_q\ <= NOT \inst0|DBus[15]~en_q\;
\inst4|ALT_INV_regload:n[2]~q\ <= NOT \inst4|regload:n[2]~q\;
\inst0|ALT_INV_sample_ack~q\ <= NOT \inst0|sample_ack~q\;
\inst3|ALT_INV_RESETIQ~q\ <= NOT \inst3|RESETIQ~q\;
\inst0|ALT_INV_nCS~q\ <= NOT \inst0|nCS~q\;
\inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\ <= NOT \inst28|clockdiv[1]~clkctrl_outclk\;
\ALT_INV_clk_tcxo~inputclkctrl_outclk\ <= NOT \clk_tcxo~inputclkctrl_outclk\;
\inst3|ALT_INV_A_clk~clkctrl_outclk\ <= NOT \inst3|A_clk~clkctrl_outclk\;
\ALT_INV_SCL_RXD~input_o\ <= NOT \SCL_RXD~input_o\;
\ALT_INV_JP1~input_o\ <= NOT \JP1~input_o\;
\ALT_INV_CODEC_SCLK~input_o\ <= NOT \CODEC_SCLK~input_o\;
\ALT_INV_JP3~input_o\ <= NOT \JP3~input_o\;
\ALT_INV_SDA_TXD~input_o\ <= NOT \SDA_TXD~input_o\;
\inst28|ALT_INV_sample_rst~q\ <= NOT \inst28|sample_rst~q\;

-- Location: IOOBUF_X30_Y0_N9
\ADC_nCS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_nCS~q\,
	devoe => ww_devoe,
	o => ww_ADC_nCS);

-- Location: IOOBUF_X30_Y0_N2
\ADC_nRDWR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|nRDWR~q\,
	devoe => ww_devoe,
	o => ww_ADC_nRDWR);

-- Location: IOOBUF_X32_Y0_N16
\ADC_nRESET~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|POR\(1),
	devoe => ww_devoe,
	o => ww_ADC_nRESET);

-- Location: IOOBUF_X32_Y0_N9
\ADC_nSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ADC_nSYNC);

-- Location: IOOBUF_X5_Y0_N23
\ADC_MCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk_tcxo~input_o\,
	devoe => ww_devoe,
	o => ww_ADC_MCLK);

-- Location: IOOBUF_X0_Y18_N16
\CODEC_MS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_CODEC_MS);

-- Location: IOOBUF_X0_Y23_N9
\CODEC_RESET_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|POR\(1),
	devoe => ww_devoe,
	o => ww_CODEC_RESET_N);

-- Location: IOOBUF_X0_Y5_N16
\CODEC_PWRDWN_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_CODEC_PWRDWN_N);

-- Location: IOOBUF_X0_Y23_N16
\CODEC_MCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk_tcxo~input_o\,
	devoe => ww_devoe,
	o => ww_CODEC_MCLK);

-- Location: IOOBUF_X0_Y8_N16
\CODEC_DIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|DIN~q\,
	devoe => ww_devoe,
	o => ww_CODEC_DIN);

-- Location: IOOBUF_X0_Y6_N16
\CODEC_SCL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|SCL~q\,
	devoe => ww_devoe,
	o => ww_CODEC_SCL);

-- Location: IOOBUF_X28_Y24_N9
\DAC_CLKOUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_DAC_CLKOUT);

-- Location: IOOBUF_X23_Y24_N16
\DAC_RESETIQ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|ALT_INV_RESETIQ~q\,
	devoe => ww_devoe,
	o => ww_DAC_RESETIQ);

-- Location: IOOBUF_X23_Y24_N9
\DAC_SELECTIQ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|A_clk~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_DAC_SELECTIQ);

-- Location: IOOBUF_X1_Y24_N9
\DAC_MODE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DAC_MODE);

-- Location: IOOBUF_X34_Y4_N23
\LED1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|counter\(22),
	devoe => ww_devoe,
	o => ww_LED1);

-- Location: IOOBUF_X34_Y4_N16
\LED2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_JP3~input_o\,
	devoe => ww_devoe,
	o => ww_LED2);

-- Location: IOOBUF_X34_Y19_N16
\GPIO4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst28|lrclk~q\,
	devoe => ww_devoe,
	o => ww_GPIO4);

-- Location: IOOBUF_X0_Y21_N9
\TCXO_nEN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_JP3~input_o\,
	devoe => ww_devoe,
	o => ww_TCXO_nEN);

-- Location: IOOBUF_X30_Y24_N2
\GPIO6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst28|data_reg_2\(31),
	devoe => ww_devoe,
	o => ww_GPIO6);

-- Location: IOOBUF_X34_Y20_N9
\GPIO5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst28|clockdiv\(1),
	devoe => ww_devoe,
	o => ww_GPIO5);

-- Location: IOOBUF_X34_Y18_N16
\GPIO2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO2);

-- Location: IOOBUF_X1_Y24_N2
\DAC_DATABUS[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(13),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(13));

-- Location: IOOBUF_X3_Y24_N23
\DAC_DATABUS[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(12),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(12));

-- Location: IOOBUF_X5_Y24_N9
\DAC_DATABUS[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(11),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(11));

-- Location: IOOBUF_X7_Y24_N9
\DAC_DATABUS[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(10),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(10));

-- Location: IOOBUF_X7_Y24_N2
\DAC_DATABUS[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(9),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(9));

-- Location: IOOBUF_X9_Y24_N9
\DAC_DATABUS[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(8),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(8));

-- Location: IOOBUF_X11_Y24_N16
\DAC_DATABUS[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(7),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(7));

-- Location: IOOBUF_X13_Y24_N23
\DAC_DATABUS[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(6),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(6));

-- Location: IOOBUF_X13_Y24_N16
\DAC_DATABUS[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(5),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(5));

-- Location: IOOBUF_X16_Y24_N23
\DAC_DATABUS[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(4),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(4));

-- Location: IOOBUF_X16_Y24_N16
\DAC_DATABUS[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(3),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(3));

-- Location: IOOBUF_X16_Y24_N9
\DAC_DATABUS[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(2),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(2));

-- Location: IOOBUF_X16_Y24_N2
\DAC_DATABUS[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(1),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(1));

-- Location: IOOBUF_X18_Y24_N23
\DAC_DATABUS[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(0),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(0));

-- Location: IOOBUF_X34_Y17_N23
\SDA_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|inst|SDA~3_combout\,
	oe => \inst11|inst|SDA~4_combout\,
	devoe => ww_devoe,
	o => SDA_TXD);

-- Location: IOOBUF_X30_Y0_N23
\ADC_DBus[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[15]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(15));

-- Location: IOOBUF_X28_Y0_N2
\ADC_DBus[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[14]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(14));

-- Location: IOOBUF_X28_Y0_N23
\ADC_DBus[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[13]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(13));

-- Location: IOOBUF_X25_Y0_N2
\ADC_DBus[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[12]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(12));

-- Location: IOOBUF_X23_Y0_N9
\ADC_DBus[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[11]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(11));

-- Location: IOOBUF_X23_Y0_N16
\ADC_DBus[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[10]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(10));

-- Location: IOOBUF_X21_Y0_N9
\ADC_DBus[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[9]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(9));

-- Location: IOOBUF_X18_Y0_N16
\ADC_DBus[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[8]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(8));

-- Location: IOOBUF_X18_Y0_N23
\ADC_DBus[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[7]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(7));

-- Location: IOOBUF_X16_Y0_N2
\ADC_DBus[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[6]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(6));

-- Location: IOOBUF_X16_Y0_N9
\ADC_DBus[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[5]~reg0_q\,
	oe => \inst0|DBus[5]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(5));

-- Location: IOOBUF_X16_Y0_N23
\ADC_DBus[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[4]~reg0_q\,
	oe => \inst0|DBus[4]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(4));

-- Location: IOOBUF_X13_Y0_N2
\ADC_DBus[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[3]~reg0_q\,
	oe => \inst0|DBus[3]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(3));

-- Location: IOOBUF_X13_Y0_N16
\ADC_DBus[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[2]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(2));

-- Location: IOOBUF_X7_Y0_N2
\ADC_DBus[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[1]~reg0_q\,
	oe => \inst0|DBus[1]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(1));

-- Location: IOOBUF_X5_Y0_N16
\ADC_DBus[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[0]~reg0_q\,
	oe => \inst0|DBus[0]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(0));

-- Location: IOOBUF_X0_Y6_N23
\CODEC_SDA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|SDA~reg0_q\,
	oe => \inst4|SDA~en_q\,
	devoe => ww_devoe,
	o => CODEC_SDA);

-- Location: IOIBUF_X34_Y17_N15
\SCL_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SCL_RXD,
	o => \SCL_RXD~input_o\);

-- Location: LCCOMB_X31_Y17_N20
\inst11|inst|bitcount[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[1]~3_combout\ = \inst11|inst|bitcount\(1) $ (((\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(1),
	datad => \inst11|inst|bitcount\(0),
	combout => \inst11|inst|bitcount[1]~3_combout\);

-- Location: IOIBUF_X34_Y17_N22
\SDA_TXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDA_TXD,
	o => \SDA_TXD~input_o\);

-- Location: IOIBUF_X34_Y7_N8
\JP1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JP1,
	o => \JP1~input_o\);

-- Location: LCCOMB_X31_Y17_N22
\inst11|inst|start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|start~0_combout\ = (\JP1~input_o\) # (\inst11|inst|start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \JP1~input_o\,
	datad => \inst11|inst|start~q\,
	combout => \inst11|inst|start~0_combout\);

-- Location: FF_X31_Y17_N27
\inst11|inst|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SDA_TXD~input_o\,
	asdata => \inst11|inst|start~0_combout\,
	clrn => \SCL_RXD~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|start~q\);

-- Location: FF_X31_Y17_N21
\inst11|inst|bitcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[1]~3_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(1));

-- Location: LCCOMB_X31_Y17_N6
\inst11|inst|bitcount[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[2]~8_combout\ = \inst11|inst|bitcount\(2) $ (((\inst11|inst|bitcount\(1) & (\inst11|inst|bitcount\(0) & \inst11|inst|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(1),
	datab => \inst11|inst|bitcount\(0),
	datac => \inst11|inst|bitcount\(2),
	datad => \inst11|inst|LessThan0~1_combout\,
	combout => \inst11|inst|bitcount[2]~8_combout\);

-- Location: FF_X31_Y17_N7
\inst11|inst|bitcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[2]~8_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(2));

-- Location: LCCOMB_X31_Y17_N24
\inst11|inst|bitcount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[3]~2_combout\ = \inst11|inst|bitcount\(3) $ (((\inst11|inst|Datatransfer~5_combout\ & (\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~5_combout\,
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(3),
	datad => \inst11|inst|bitcount\(2),
	combout => \inst11|inst|bitcount[3]~2_combout\);

-- Location: FF_X31_Y17_N25
\inst11|inst|bitcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[3]~2_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(3));

-- Location: LCCOMB_X31_Y17_N12
\inst11|inst|bitcount[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[4]~4_combout\ = (\inst11|inst|bitcount\(2) & \inst11|inst|bitcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|bitcount[4]~4_combout\);

-- Location: LCCOMB_X31_Y17_N0
\inst11|inst|bitcount[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[5]~5_combout\ = (\inst11|inst|bitcount\(5)) # ((\inst11|inst|Datatransfer~5_combout\ & (\inst11|inst|bitcount\(4) & \inst11|inst|bitcount[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~5_combout\,
	datab => \inst11|inst|bitcount\(4),
	datac => \inst11|inst|bitcount\(5),
	datad => \inst11|inst|bitcount[4]~4_combout\,
	combout => \inst11|inst|bitcount[5]~5_combout\);

-- Location: FF_X31_Y17_N1
\inst11|inst|bitcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[5]~5_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(5));

-- Location: LCCOMB_X31_Y17_N14
\inst11|inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan0~0_combout\ = (\inst11|inst|bitcount\(1) & \inst11|inst|bitcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|bitcount\(1),
	datad => \inst11|inst|bitcount\(2),
	combout => \inst11|inst|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst11|inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan0~1_combout\ = (((!\inst11|inst|LessThan0~0_combout\ & !\inst11|inst|bitcount\(3))) # (!\inst11|inst|bitcount\(5))) # (!\inst11|inst|bitcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|bitcount\(5),
	datac => \inst11|inst|LessThan0~0_combout\,
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|LessThan0~1_combout\);

-- Location: LCCOMB_X31_Y17_N16
\inst11|inst|bitcount[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[0]~7_combout\ = \inst11|inst|bitcount\(0) $ (\inst11|inst|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|LessThan0~1_combout\,
	combout => \inst11|inst|bitcount[0]~7_combout\);

-- Location: FF_X31_Y17_N17
\inst11|inst|bitcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[0]~7_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(0));

-- Location: LCCOMB_X31_Y17_N26
\inst11|inst|Datatransfer~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~5_combout\ = (\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|Datatransfer~5_combout\);

-- Location: LCCOMB_X31_Y17_N2
\inst11|inst|bitcount[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[4]~6_combout\ = \inst11|inst|bitcount\(4) $ (((\inst11|inst|Datatransfer~5_combout\ & (\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~5_combout\,
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(4),
	datad => \inst11|inst|bitcount[4]~4_combout\,
	combout => \inst11|inst|bitcount[4]~6_combout\);

-- Location: FF_X31_Y17_N3
\inst11|inst|bitcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[4]~6_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(4));

-- Location: LCCOMB_X29_Y15_N0
\inst11|inst|indata[39]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[39]~0_combout\ = (!\inst11|inst|start~q\ & \inst11|inst|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|start~q\,
	datad => \inst11|inst|LessThan0~1_combout\,
	combout => \inst11|inst|indata[39]~0_combout\);

-- Location: FF_X29_Y15_N31
\inst11|inst|indata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \SDA_TXD~input_o\,
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(0));

-- Location: FF_X29_Y15_N5
\inst11|inst|indata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(0),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(1));

-- Location: FF_X29_Y15_N1
\inst11|inst|indata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(1),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(2));

-- Location: FF_X29_Y15_N9
\inst11|inst|indata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(2),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(3));

-- Location: FF_X29_Y15_N3
\inst11|inst|indata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(3),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(4));

-- Location: LCCOMB_X29_Y15_N28
\inst11|inst|indata[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[5]~feeder_combout\ = \inst11|inst|indata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(4),
	combout => \inst11|inst|indata[5]~feeder_combout\);

-- Location: FF_X29_Y15_N29
\inst11|inst|indata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[5]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(5));

-- Location: LCCOMB_X29_Y15_N18
\inst11|inst|indata[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[6]~feeder_combout\ = \inst11|inst|indata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(5),
	combout => \inst11|inst|indata[6]~feeder_combout\);

-- Location: FF_X29_Y15_N19
\inst11|inst|indata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[6]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(6));

-- Location: LCCOMB_X29_Y15_N14
\inst11|inst|indata[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[7]~feeder_combout\ = \inst11|inst|indata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(6),
	combout => \inst11|inst|indata[7]~feeder_combout\);

-- Location: FF_X29_Y15_N15
\inst11|inst|indata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[7]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(7));

-- Location: LCCOMB_X29_Y15_N6
\inst11|inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal1~0_combout\ = (\inst11|inst|indata\(6) & (!\inst11|inst|indata\(4) & (!\inst11|inst|indata\(7) & !\inst11|inst|indata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(6),
	datab => \inst11|inst|indata\(4),
	datac => \inst11|inst|indata\(7),
	datad => \inst11|inst|indata\(5),
	combout => \inst11|inst|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\inst11|inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal1~1_combout\ = (\inst11|inst|indata\(2) & (!\inst11|inst|indata\(3) & (\inst11|inst|indata\(1) & \inst11|inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(2),
	datab => \inst11|inst|indata\(3),
	datac => \inst11|inst|indata\(1),
	datad => \inst11|inst|Equal1~0_combout\,
	combout => \inst11|inst|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y17_N4
\inst11|inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal0~0_combout\ = (!\inst11|inst|bitcount\(5) & (!\inst11|inst|bitcount\(2) & (!\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(5),
	datab => \inst11|inst|bitcount\(2),
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y17_N26
\inst11|inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal0~1_combout\ = (!\inst11|inst|bitcount\(4) & (!\inst11|inst|bitcount\(1) & \inst11|inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|Equal0~0_combout\,
	combout => \inst11|inst|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y17_N8
\inst11|inst|read_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|read_write~0_combout\ = (\inst11|inst|Equal1~1_combout\ & ((\inst11|inst|Equal0~1_combout\ & (\inst11|inst|indata\(0))) # (!\inst11|inst|Equal0~1_combout\ & ((\inst11|inst|read_write~q\))))) # (!\inst11|inst|Equal1~1_combout\ & 
-- (((\inst11|inst|read_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(0),
	datab => \inst11|inst|Equal1~1_combout\,
	datac => \inst11|inst|read_write~q\,
	datad => \inst11|inst|Equal0~1_combout\,
	combout => \inst11|inst|read_write~0_combout\);

-- Location: FF_X32_Y17_N9
\inst11|inst|read_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|read_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|read_write~q\);

-- Location: LCCOMB_X32_Y17_N14
\inst11|inst|addressed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~0_combout\ = (!\inst11|inst|bitcount\(0) & (!\inst11|inst|bitcount\(3) & (!\inst11|inst|read_write~q\ & \inst11|inst|addressed~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(0),
	datab => \inst11|inst|bitcount\(3),
	datac => \inst11|inst|read_write~q\,
	datad => \inst11|inst|addressed~q\,
	combout => \inst11|inst|addressed~0_combout\);

-- Location: LCCOMB_X32_Y17_N12
\inst11|inst|addressed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~1_combout\ = (\inst11|inst|bitcount\(4) & (\inst11|inst|addressed~0_combout\ & (\inst11|inst|bitcount\(5) & \inst11|inst|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|addressed~0_combout\,
	datac => \inst11|inst|bitcount\(5),
	datad => \inst11|inst|LessThan0~0_combout\,
	combout => \inst11|inst|addressed~1_combout\);

-- Location: LCCOMB_X32_Y17_N28
\inst11|inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan1~0_combout\ = (\inst11|inst|bitcount\(4)) # ((\inst11|inst|bitcount\(5)) # (\inst11|inst|bitcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datac => \inst11|inst|bitcount\(5),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|LessThan1~0_combout\);

-- Location: LCCOMB_X32_Y17_N10
\inst11|inst|addressed~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~2_combout\ = (\inst11|inst|Equal0~1_combout\ & ((\inst11|inst|addressed~q\) # (\inst11|inst|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~q\,
	datac => \inst11|inst|Equal1~1_combout\,
	datad => \inst11|inst|Equal0~1_combout\,
	combout => \inst11|inst|addressed~2_combout\);

-- Location: LCCOMB_X32_Y17_N6
\inst11|inst|addressed~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~3_combout\ = (\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|addressed~2_combout\) # ((!\inst11|inst|addressed~1_combout\ & \inst11|inst|addressed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~1_combout\,
	datab => \inst11|inst|LessThan1~0_combout\,
	datac => \inst11|inst|addressed~q\,
	datad => \inst11|inst|addressed~2_combout\,
	combout => \inst11|inst|addressed~3_combout\);

-- Location: FF_X32_Y17_N7
\inst11|inst|addressed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|addressed~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|addressed~q\);

-- Location: IOIBUF_X0_Y11_N8
\clk_tcxo~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_tcxo,
	o => \clk_tcxo~input_o\);

-- Location: CLKCTRL_G2
\clk_tcxo~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_tcxo~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_tcxo~inputclkctrl_outclk\);

-- Location: LCCOMB_X25_Y10_N30
\inst11|inst2|P0:sample_buffer[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:sample_buffer[0]~0_combout\ = !\SCL_RXD~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SCL_RXD~input_o\,
	combout => \inst11|inst2|P0:sample_buffer[0]~0_combout\);

-- Location: FF_X26_Y13_N11
\inst11|inst2|P0:counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~10_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[5]~q\);

-- Location: FF_X26_Y13_N3
\inst11|inst2|P0:counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~2_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[1]~q\);

-- Location: LCCOMB_X26_Y13_N0
\inst11|inst2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~0_combout\ = \inst11|inst2|P0:counter[0]~q\ $ (VCC)
-- \inst11|inst2|Add0~1\ = CARRY(\inst11|inst2|P0:counter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[0]~q\,
	datad => VCC,
	combout => \inst11|inst2|Add0~0_combout\,
	cout => \inst11|inst2|Add0~1\);

-- Location: FF_X26_Y13_N1
\inst11|inst2|P0:counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~0_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[0]~q\);

-- Location: LCCOMB_X26_Y13_N2
\inst11|inst2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~2_combout\ = (\inst11|inst2|P0:counter[1]~q\ & (!\inst11|inst2|Add0~1\)) # (!\inst11|inst2|P0:counter[1]~q\ & ((\inst11|inst2|Add0~1\) # (GND)))
-- \inst11|inst2|Add0~3\ = CARRY((!\inst11|inst2|Add0~1\) # (!\inst11|inst2|P0:counter[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[1]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~1\,
	combout => \inst11|inst2|Add0~2_combout\,
	cout => \inst11|inst2|Add0~3\);

-- Location: LCCOMB_X26_Y13_N4
\inst11|inst2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~4_combout\ = (\inst11|inst2|P0:counter[2]~q\ & (\inst11|inst2|Add0~3\ $ (GND))) # (!\inst11|inst2|P0:counter[2]~q\ & (!\inst11|inst2|Add0~3\ & VCC))
-- \inst11|inst2|Add0~5\ = CARRY((\inst11|inst2|P0:counter[2]~q\ & !\inst11|inst2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[2]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~3\,
	combout => \inst11|inst2|Add0~4_combout\,
	cout => \inst11|inst2|Add0~5\);

-- Location: LCCOMB_X26_Y13_N20
\inst11|inst2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal0~0_combout\ = (!\inst11|inst2|Add0~6_combout\ & (!\inst11|inst2|Add0~2_combout\ & (\inst11|inst2|Add0~4_combout\ & !\inst11|inst2|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Add0~6_combout\,
	datab => \inst11|inst2|Add0~2_combout\,
	datac => \inst11|inst2|Add0~4_combout\,
	datad => \inst11|inst2|Add0~0_combout\,
	combout => \inst11|inst2|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y13_N22
\inst11|inst2|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|counter~1_combout\ = (\inst11|inst2|Add0~16_combout\ & ((!\inst11|inst2|Equal0~1_combout\) # (!\inst11|inst2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \inst11|inst2|Equal0~1_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|counter~1_combout\);

-- Location: FF_X26_Y13_N23
\inst11|inst2|P0:counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|counter~1_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[8]~q\);

-- Location: LCCOMB_X26_Y13_N10
\inst11|inst2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~10_combout\ = (\inst11|inst2|P0:counter[5]~q\ & (!\inst11|inst2|Add0~9\)) # (!\inst11|inst2|P0:counter[5]~q\ & ((\inst11|inst2|Add0~9\) # (GND)))
-- \inst11|inst2|Add0~11\ = CARRY((!\inst11|inst2|Add0~9\) # (!\inst11|inst2|P0:counter[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[5]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~9\,
	combout => \inst11|inst2|Add0~10_combout\,
	cout => \inst11|inst2|Add0~11\);

-- Location: LCCOMB_X26_Y13_N12
\inst11|inst2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~12_combout\ = (\inst11|inst2|P0:counter[6]~q\ & (\inst11|inst2|Add0~11\ $ (GND))) # (!\inst11|inst2|P0:counter[6]~q\ & (!\inst11|inst2|Add0~11\ & VCC))
-- \inst11|inst2|Add0~13\ = CARRY((\inst11|inst2|P0:counter[6]~q\ & !\inst11|inst2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[6]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~11\,
	combout => \inst11|inst2|Add0~12_combout\,
	cout => \inst11|inst2|Add0~13\);

-- Location: FF_X26_Y13_N13
\inst11|inst2|P0:counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~12_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[6]~q\);

-- Location: LCCOMB_X26_Y13_N14
\inst11|inst2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~14_combout\ = (\inst11|inst2|P0:counter[7]~q\ & (!\inst11|inst2|Add0~13\)) # (!\inst11|inst2|P0:counter[7]~q\ & ((\inst11|inst2|Add0~13\) # (GND)))
-- \inst11|inst2|Add0~15\ = CARRY((!\inst11|inst2|Add0~13\) # (!\inst11|inst2|P0:counter[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[7]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~13\,
	combout => \inst11|inst2|Add0~14_combout\,
	cout => \inst11|inst2|Add0~15\);

-- Location: FF_X26_Y13_N15
\inst11|inst2|P0:counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~14_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[7]~q\);

-- Location: LCCOMB_X26_Y13_N16
\inst11|inst2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~16_combout\ = \inst11|inst2|P0:counter[8]~q\ $ (!\inst11|inst2|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[8]~q\,
	cin => \inst11|inst2|Add0~15\,
	combout => \inst11|inst2|Add0~16_combout\);

-- Location: LCCOMB_X26_Y13_N26
\inst11|inst2|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|counter~0_combout\ = (\inst11|inst2|Add0~4_combout\ & (((!\inst11|inst2|Add0~16_combout\) # (!\inst11|inst2|Equal0~0_combout\)) # (!\inst11|inst2|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~1_combout\,
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \inst11|inst2|Add0~4_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|counter~0_combout\);

-- Location: FF_X26_Y13_N27
\inst11|inst2|P0:counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|counter~0_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[2]~q\);

-- Location: LCCOMB_X26_Y13_N6
\inst11|inst2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~6_combout\ = (\inst11|inst2|P0:counter[3]~q\ & (!\inst11|inst2|Add0~5\)) # (!\inst11|inst2|P0:counter[3]~q\ & ((\inst11|inst2|Add0~5\) # (GND)))
-- \inst11|inst2|Add0~7\ = CARRY((!\inst11|inst2|Add0~5\) # (!\inst11|inst2|P0:counter[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[3]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~5\,
	combout => \inst11|inst2|Add0~6_combout\,
	cout => \inst11|inst2|Add0~7\);

-- Location: FF_X26_Y13_N7
\inst11|inst2|P0:counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~6_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[3]~q\);

-- Location: LCCOMB_X26_Y13_N8
\inst11|inst2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~8_combout\ = (\inst11|inst2|P0:counter[4]~q\ & (\inst11|inst2|Add0~7\ $ (GND))) # (!\inst11|inst2|P0:counter[4]~q\ & (!\inst11|inst2|Add0~7\ & VCC))
-- \inst11|inst2|Add0~9\ = CARRY((\inst11|inst2|P0:counter[4]~q\ & !\inst11|inst2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[4]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~7\,
	combout => \inst11|inst2|Add0~8_combout\,
	cout => \inst11|inst2|Add0~9\);

-- Location: FF_X26_Y13_N9
\inst11|inst2|P0:counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~8_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[4]~q\);

-- Location: LCCOMB_X26_Y13_N24
\inst11|inst2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal0~1_combout\ = (!\inst11|inst2|Add0~10_combout\ & (!\inst11|inst2|Add0~14_combout\ & (!\inst11|inst2|Add0~8_combout\ & !\inst11|inst2|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Add0~10_combout\,
	datab => \inst11|inst2|Add0~14_combout\,
	datac => \inst11|inst2|Add0~8_combout\,
	datad => \inst11|inst2|Add0~12_combout\,
	combout => \inst11|inst2|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y13_N18
\inst11|inst2|P0:samples[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:samples[1]~0_combout\ = (\inst11|inst2|Equal0~1_combout\ & (\inst11|inst2|Equal0~0_combout\ & (!\JP1~input_o\ & \inst11|inst2|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~1_combout\,
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|P0:samples[1]~0_combout\);

-- Location: FF_X25_Y10_N31
\inst11|inst2|P0:sample_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:sample_buffer[0]~0_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[0]~q\);

-- Location: FF_X25_Y10_N5
\inst11|inst2|P0:sample_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[1]~q\);

-- Location: LCCOMB_X25_Y10_N26
\inst11|inst2|P0:sample_buffer[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:sample_buffer[2]~feeder_combout\ = \inst11|inst2|P0:sample_buffer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:sample_buffer[1]~q\,
	combout => \inst11|inst2|P0:sample_buffer[2]~feeder_combout\);

-- Location: FF_X25_Y10_N27
\inst11|inst2|P0:sample_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:sample_buffer[2]~feeder_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[2]~q\);

-- Location: FF_X25_Y10_N7
\inst11|inst2|P0:sample_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[3]~q\);

-- Location: LCCOMB_X25_Y10_N8
\inst11|inst2|P0:sample_buffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:sample_buffer[4]~feeder_combout\ = \inst11|inst2|P0:sample_buffer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:sample_buffer[3]~q\,
	combout => \inst11|inst2|P0:sample_buffer[4]~feeder_combout\);

-- Location: FF_X25_Y10_N9
\inst11|inst2|P0:sample_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:sample_buffer[4]~feeder_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[4]~q\);

-- Location: LCCOMB_X25_Y10_N4
\inst11|inst2|P0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~3_combout\ = (\inst11|inst2|P0:sample_buffer[2]~q\ & (\inst11|inst2|P0:sample_buffer[4]~q\ & (\inst11|inst2|P0:sample_buffer[1]~q\ & \inst11|inst2|P0:sample_buffer[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:sample_buffer[2]~q\,
	datab => \inst11|inst2|P0:sample_buffer[4]~q\,
	datac => \inst11|inst2|P0:sample_buffer[1]~q\,
	datad => \inst11|inst2|P0:sample_buffer[3]~q\,
	combout => \inst11|inst2|P0~3_combout\);

-- Location: FF_X25_Y10_N17
\inst11|inst2|P0:sample_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[5]~q\);

-- Location: LCCOMB_X24_Y10_N28
\inst11|inst2|samples~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~4_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[0]~q\ $ (\inst11|inst2|P0:samples[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|samples~2_combout\,
	datab => \inst11|inst2|P0:samples[0]~q\,
	datac => \inst11|inst2|P0:samples[1]~q\,
	combout => \inst11|inst2|samples~4_combout\);

-- Location: FF_X24_Y10_N29
\inst11|inst2|P0:samples[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~4_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[1]~q\);

-- Location: LCCOMB_X24_Y10_N26
\inst11|inst2|samples~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~6_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[2]~q\ $ (((\inst11|inst2|P0:samples[0]~q\ & \inst11|inst2|P0:samples[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|samples~2_combout\,
	datab => \inst11|inst2|P0:samples[0]~q\,
	datac => \inst11|inst2|P0:samples[2]~q\,
	datad => \inst11|inst2|P0:samples[1]~q\,
	combout => \inst11|inst2|samples~6_combout\);

-- Location: FF_X24_Y10_N27
\inst11|inst2|P0:samples[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~6_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[2]~q\);

-- Location: LCCOMB_X24_Y10_N14
\inst11|inst2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add2~0_combout\ = (\inst11|inst2|P0:samples[1]~q\ & \inst11|inst2|P0:samples[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:samples[1]~q\,
	datad => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|Add2~0_combout\);

-- Location: LCCOMB_X24_Y10_N22
\inst11|inst2|samples~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~5_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[3]~q\ $ (((\inst11|inst2|Add2~0_combout\ & \inst11|inst2|P0:samples[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|samples~2_combout\,
	datab => \inst11|inst2|Add2~0_combout\,
	datac => \inst11|inst2|P0:samples[3]~q\,
	datad => \inst11|inst2|P0:samples[2]~q\,
	combout => \inst11|inst2|samples~5_combout\);

-- Location: FF_X24_Y10_N23
\inst11|inst2|P0:samples[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~5_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[3]~q\);

-- Location: LCCOMB_X24_Y10_N20
\inst11|inst2|P0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~0_combout\ = (\inst11|inst2|P0:samples[2]~q\ & (\inst11|inst2|P0:samples[1]~q\ & (!\inst11|inst2|P0:samples[3]~q\ & \inst11|inst2|P0:samples[0]~q\))) # (!\inst11|inst2|P0:samples[2]~q\ & (!\inst11|inst2|P0:samples[1]~q\ & 
-- (\inst11|inst2|P0:samples[3]~q\ & !\inst11|inst2|P0:samples[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[2]~q\,
	datab => \inst11|inst2|P0:samples[1]~q\,
	datac => \inst11|inst2|P0:samples[3]~q\,
	datad => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|P0~0_combout\);

-- Location: LCCOMB_X25_Y10_N12
\inst11|inst2|P0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~4_combout\ = (\inst11|inst2|P0:samples[0]~q\ & (\inst11|inst2|P0~0_combout\ & (\inst11|inst2|P0~3_combout\ & \inst11|inst2|P0:started_rx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[0]~q\,
	datab => \inst11|inst2|P0~0_combout\,
	datac => \inst11|inst2|P0~3_combout\,
	datad => \inst11|inst2|P0:started_rx~q\,
	combout => \inst11|inst2|P0~4_combout\);

-- Location: LCCOMB_X25_Y10_N20
\inst11|inst2|samples~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~2_combout\ = (!\inst11|inst2|P0~5_combout\ & (!\inst11|inst2|P0~4_combout\ & ((\inst11|inst2|Equal16~0_combout\) # (!\inst11|inst2|P0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0~5_combout\,
	datab => \inst11|inst2|P0~2_combout\,
	datac => \inst11|inst2|Equal16~0_combout\,
	datad => \inst11|inst2|P0~4_combout\,
	combout => \inst11|inst2|samples~2_combout\);

-- Location: LCCOMB_X24_Y10_N24
\inst11|inst2|samples~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~3_combout\ = (\inst11|inst2|samples~2_combout\ & !\inst11|inst2|P0:samples[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|samples~2_combout\,
	datac => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|samples~3_combout\);

-- Location: FF_X24_Y10_N25
\inst11|inst2|P0:samples[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~3_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[0]~q\);

-- Location: LCCOMB_X25_Y10_N22
\inst11|inst2|P0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~1_combout\ = (!\inst11|inst2|P0:sample_buffer[1]~q\ & (!\inst11|inst2|P0:sample_buffer[2]~q\ & (!\inst11|inst2|P0:sample_buffer[4]~q\ & !\inst11|inst2|P0:sample_buffer[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:sample_buffer[1]~q\,
	datab => \inst11|inst2|P0:sample_buffer[2]~q\,
	datac => \inst11|inst2|P0:sample_buffer[4]~q\,
	datad => \inst11|inst2|P0:sample_buffer[3]~q\,
	combout => \inst11|inst2|P0~1_combout\);

-- Location: LCCOMB_X25_Y10_N18
\inst11|inst2|P0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~2_combout\ = (\inst11|inst2|P0:samples[0]~q\ & (\inst11|inst2|P0~0_combout\ & (\inst11|inst2|P0~1_combout\ & \inst11|inst2|P0:started_rx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[0]~q\,
	datab => \inst11|inst2|P0~0_combout\,
	datac => \inst11|inst2|P0~1_combout\,
	datad => \inst11|inst2|P0:started_rx~q\,
	combout => \inst11|inst2|P0~2_combout\);

-- Location: LCCOMB_X25_Y10_N0
\inst11|inst2|started_rx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_rx~0_combout\ = (\inst11|inst2|P0~5_combout\) # ((\inst11|inst2|P0:started_rx~q\ & ((!\inst11|inst2|P0~2_combout\) # (!\inst11|inst2|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0~5_combout\,
	datab => \inst11|inst2|Equal16~0_combout\,
	datac => \inst11|inst2|P0:started_rx~q\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|started_rx~0_combout\);

-- Location: FF_X25_Y10_N1
\inst11|inst2|P0:started_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|started_rx~0_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:started_rx~q\);

-- Location: LCCOMB_X25_Y10_N16
\inst11|inst2|P0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~5_combout\ = (\inst11|inst2|P0:sample_buffer[0]~q\ & (\inst11|inst2|P0~3_combout\ & (\inst11|inst2|P0:sample_buffer[5]~q\ & !\inst11|inst2|P0:started_rx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:sample_buffer[0]~q\,
	datab => \inst11|inst2|P0~3_combout\,
	datac => \inst11|inst2|P0:sample_buffer[5]~q\,
	datad => \inst11|inst2|P0:started_rx~q\,
	combout => \inst11|inst2|P0~5_combout\);

-- Location: LCCOMB_X24_Y10_N12
\inst11|inst2|bits~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~4_combout\ = (!\inst11|inst2|P0:bits[0]~q\ & !\inst11|inst2|P0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:bits[0]~q\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|bits~4_combout\);

-- Location: LCCOMB_X24_Y10_N18
\inst11|inst2|P0:bits[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bits[3]~0_combout\ = (!\inst11|inst2|samples~2_combout\ & \inst11|inst2|P0:samples[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|samples~2_combout\,
	datac => \inst11|inst2|P0:samples[1]~0_combout\,
	combout => \inst11|inst2|P0:bits[3]~0_combout\);

-- Location: FF_X24_Y10_N13
\inst11|inst2|P0:bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~4_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[0]~q\);

-- Location: LCCOMB_X24_Y10_N30
\inst11|inst2|bits~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~3_combout\ = (!\inst11|inst2|P0~5_combout\ & (\inst11|inst2|P0:bits[0]~q\ $ (\inst11|inst2|P0:bits[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[0]~q\,
	datac => \inst11|inst2|P0:bits[1]~q\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|bits~3_combout\);

-- Location: FF_X24_Y10_N31
\inst11|inst2|P0:bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~3_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[1]~q\);

-- Location: LCCOMB_X24_Y10_N4
\inst11|inst2|bits~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~2_combout\ = (!\inst11|inst2|P0~5_combout\ & (\inst11|inst2|P0:bits[2]~q\ $ (((\inst11|inst2|P0:bits[1]~q\ & \inst11|inst2|P0:bits[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0~5_combout\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[0]~q\,
	combout => \inst11|inst2|bits~2_combout\);

-- Location: FF_X24_Y10_N5
\inst11|inst2|P0:bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~2_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[2]~q\);

-- Location: LCCOMB_X24_Y10_N16
\inst11|inst2|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add3~0_combout\ = \inst11|inst2|P0:bits[3]~q\ $ (((\inst11|inst2|P0:bits[1]~q\ & (\inst11|inst2|P0:bits[2]~q\ & \inst11|inst2|P0:bits[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0:bits[3]~q\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[0]~q\,
	combout => \inst11|inst2|Add3~0_combout\);

-- Location: LCCOMB_X24_Y10_N2
\inst11|inst2|bits~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~1_combout\ = (\inst11|inst2|Add3~0_combout\ & !\inst11|inst2|P0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Add3~0_combout\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|bits~1_combout\);

-- Location: FF_X24_Y10_N3
\inst11|inst2|P0:bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~1_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[3]~q\);

-- Location: LCCOMB_X24_Y10_N6
\inst11|inst2|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal16~0_combout\ = (!\inst11|inst2|P0:bits[1]~q\ & (\inst11|inst2|P0:bits[3]~q\ & (!\inst11|inst2|P0:bits[2]~q\ & !\inst11|inst2|P0:bits[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0:bits[3]~q\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[0]~q\,
	combout => \inst11|inst2|Equal16~0_combout\);

-- Location: LCCOMB_X23_Y11_N22
\inst11|inst2|bytes~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bytes~0_combout\ = \inst11|inst2|P0:bytes[0]~q\ $ (!\inst11|inst2|P0:bytes[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[2]~q\,
	combout => \inst11|inst2|bytes~0_combout\);

-- Location: LCCOMB_X24_Y10_N0
\inst11|inst2|Data_word[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[15]~0_combout\ = (\inst11|inst2|Equal16~0_combout\ & (\inst11|inst2|P0:samples[1]~0_combout\ & \inst11|inst2|P0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datac => \inst11|inst2|P0:samples[1]~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|Data_word[15]~0_combout\);

-- Location: FF_X23_Y11_N23
\inst11|inst2|P0:bytes[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bytes~0_combout\,
	ena => \inst11|inst2|Data_word[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bytes[0]~q\);

-- Location: LCCOMB_X23_Y11_N12
\inst11|inst2|P0:bytes[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bytes[1]~0_combout\ = \inst11|inst2|P0:bytes[1]~q\ $ (((\inst11|inst2|P0:bytes[0]~q\ & (\inst11|inst2|Data_word[15]~0_combout\ & !\inst11|inst2|P0:bytes[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[0]~q\,
	datab => \inst11|inst2|Data_word[15]~0_combout\,
	datac => \inst11|inst2|P0:bytes[1]~q\,
	datad => \inst11|inst2|P0:bytes[2]~q\,
	combout => \inst11|inst2|P0:bytes[1]~0_combout\);

-- Location: FF_X23_Y11_N13
\inst11|inst2|P0:bytes[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bytes[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bytes[1]~q\);

-- Location: LCCOMB_X23_Y11_N4
\inst11|inst2|bytes~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bytes~1_combout\ = (\inst11|inst2|P0:bytes[0]~q\ & ((\inst11|inst2|P0:bytes[2]~q\) # (\inst11|inst2|P0:bytes[1]~q\))) # (!\inst11|inst2|P0:bytes[0]~q\ & (\inst11|inst2|P0:bytes[2]~q\ & \inst11|inst2|P0:bytes[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[0]~q\,
	datac => \inst11|inst2|P0:bytes[2]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|bytes~1_combout\);

-- Location: FF_X23_Y11_N5
\inst11|inst2|P0:bytes[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bytes~1_combout\,
	ena => \inst11|inst2|Data_word[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bytes[2]~q\);

-- Location: LCCOMB_X23_Y11_N0
\inst11|inst2|Data_word[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[5]~1_combout\ = (\inst11|inst2|P0:bytes[2]~q\ & (!\inst11|inst2|P0:bytes[0]~q\ & !\inst11|inst2|P0:bytes[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[2]~q\,
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|Data_word[5]~1_combout\);

-- Location: LCCOMB_X25_Y10_N10
\inst11|inst2|IssueStrobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|IssueStrobe~0_combout\ = (\inst11|inst2|Equal16~0_combout\ & (\inst11|inst2|Data_word[5]~1_combout\ & \inst11|inst2|P0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Equal16~0_combout\,
	datac => \inst11|inst2|Data_word[5]~1_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|IssueStrobe~0_combout\);

-- Location: FF_X25_Y10_N11
\inst11|inst2|P0:IssueStrobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|IssueStrobe~0_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:IssueStrobe~q\);

-- Location: FF_X24_Y14_N19
\inst11|inst2|Strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:IssueStrobe~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Strobe~q\);

-- Location: LCCOMB_X32_Y17_N2
\inst11|inst|Strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Strobe~0_combout\ = (\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|addressed~1_combout\) # (\inst11|inst|Strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~1_combout\,
	datac => \inst11|inst|Strobe~q\,
	datad => \inst11|inst|LessThan1~0_combout\,
	combout => \inst11|inst|Strobe~0_combout\);

-- Location: FF_X32_Y17_N3
\inst11|inst|Strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|Strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|Strobe~q\);

-- Location: LCCOMB_X24_Y14_N18
\inst11|inst3|strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|strobe~combout\ = LCELL((\JP1~input_o\ & ((\inst11|inst|Strobe~q\))) # (!\JP1~input_o\ & (\inst11|inst2|Strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datac => \inst11|inst2|Strobe~q\,
	datad => \inst11|inst|Strobe~q\,
	combout => \inst11|inst3|strobe~combout\);

-- Location: FF_X29_Y15_N11
\inst11|inst|indata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(7),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(8));

-- Location: LCCOMB_X29_Y13_N4
\inst11|inst|indata[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[9]~feeder_combout\ = \inst11|inst|indata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(8),
	combout => \inst11|inst|indata[9]~feeder_combout\);

-- Location: FF_X29_Y13_N5
\inst11|inst|indata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[9]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(9));

-- Location: FF_X29_Y13_N11
\inst11|inst|indata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(9),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(10));

-- Location: LCCOMB_X29_Y13_N0
\inst11|inst|indata[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[11]~feeder_combout\ = \inst11|inst|indata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(10),
	combout => \inst11|inst|indata[11]~feeder_combout\);

-- Location: FF_X29_Y13_N1
\inst11|inst|indata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[11]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(11));

-- Location: LCCOMB_X29_Y13_N18
\inst11|inst|indata[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[12]~feeder_combout\ = \inst11|inst|indata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(11),
	combout => \inst11|inst|indata[12]~feeder_combout\);

-- Location: FF_X29_Y13_N19
\inst11|inst|indata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[12]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(12));

-- Location: LCCOMB_X29_Y13_N28
\inst11|inst|indata[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[13]~feeder_combout\ = \inst11|inst|indata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(12),
	combout => \inst11|inst|indata[13]~feeder_combout\);

-- Location: FF_X29_Y13_N29
\inst11|inst|indata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[13]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(13));

-- Location: LCCOMB_X29_Y13_N6
\inst11|inst|indata[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[14]~feeder_combout\ = \inst11|inst|indata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(13),
	combout => \inst11|inst|indata[14]~feeder_combout\);

-- Location: FF_X29_Y13_N7
\inst11|inst|indata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[14]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(14));

-- Location: LCCOMB_X29_Y13_N24
\inst11|inst|indata[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[15]~feeder_combout\ = \inst11|inst|indata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(14),
	combout => \inst11|inst|indata[15]~feeder_combout\);

-- Location: FF_X29_Y13_N25
\inst11|inst|indata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[15]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(15));

-- Location: LCCOMB_X29_Y13_N14
\inst11|inst|indata[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[16]~feeder_combout\ = \inst11|inst|indata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(15),
	combout => \inst11|inst|indata[16]~feeder_combout\);

-- Location: FF_X29_Y13_N15
\inst11|inst|indata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[16]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(16));

-- Location: FF_X29_Y13_N21
\inst11|inst|indata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(16),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(17));

-- Location: LCCOMB_X29_Y11_N2
\inst11|inst|indata[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[18]~feeder_combout\ = \inst11|inst|indata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(17),
	combout => \inst11|inst|indata[18]~feeder_combout\);

-- Location: FF_X29_Y11_N3
\inst11|inst|indata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[18]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(18));

-- Location: LCCOMB_X29_Y11_N10
\inst11|inst|indata[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[19]~feeder_combout\ = \inst11|inst|indata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(18),
	combout => \inst11|inst|indata[19]~feeder_combout\);

-- Location: FF_X29_Y11_N11
\inst11|inst|indata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[19]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(19));

-- Location: FF_X29_Y11_N5
\inst11|inst|indata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(19),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(20));

-- Location: FF_X29_Y11_N15
\inst11|inst|indata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(20),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(21));

-- Location: FF_X29_Y11_N9
\inst11|inst|indata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(21),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(22));

-- Location: FF_X29_Y11_N27
\inst11|inst|indata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(22),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(23));

-- Location: FF_X29_Y11_N1
\inst11|inst|indata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(23),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(24));

-- Location: FF_X29_Y11_N31
\inst11|inst|indata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(24),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(25));

-- Location: FF_X29_Y11_N21
\inst11|inst|indata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(25),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(26));

-- Location: LCCOMB_X29_Y11_N22
\inst11|inst|indata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[27]~feeder_combout\ = \inst11|inst|indata\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(26),
	combout => \inst11|inst|indata[27]~feeder_combout\);

-- Location: FF_X29_Y11_N23
\inst11|inst|indata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[27]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(27));

-- Location: FF_X29_Y11_N13
\inst11|inst|indata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(27),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(28));

-- Location: LCCOMB_X29_Y11_N18
\inst11|inst|indata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[29]~feeder_combout\ = \inst11|inst|indata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(28),
	combout => \inst11|inst|indata[29]~feeder_combout\);

-- Location: FF_X29_Y11_N19
\inst11|inst|indata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[29]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(29));

-- Location: LCCOMB_X29_Y11_N28
\inst11|inst|indata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[30]~feeder_combout\ = \inst11|inst|indata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(29),
	combout => \inst11|inst|indata[30]~feeder_combout\);

-- Location: FF_X29_Y11_N29
\inst11|inst|indata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[30]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(30));

-- Location: LCCOMB_X29_Y11_N6
\inst11|inst|indata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[31]~feeder_combout\ = \inst11|inst|indata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(30),
	combout => \inst11|inst|indata[31]~feeder_combout\);

-- Location: FF_X29_Y11_N7
\inst11|inst|indata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[31]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(31));

-- Location: LCCOMB_X29_Y11_N16
\inst11|inst|indata[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[32]~feeder_combout\ = \inst11|inst|indata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(31),
	combout => \inst11|inst|indata[32]~feeder_combout\);

-- Location: FF_X29_Y11_N17
\inst11|inst|indata[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[32]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(32));

-- Location: LCCOMB_X29_Y11_N24
\inst11|inst|indata[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[33]~feeder_combout\ = \inst11|inst|indata\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(32),
	combout => \inst11|inst|indata[33]~feeder_combout\);

-- Location: FF_X29_Y11_N25
\inst11|inst|indata[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[33]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(33));

-- Location: LCCOMB_X23_Y14_N4
\inst11|inst|indata[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[34]~feeder_combout\ = \inst11|inst|indata\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(33),
	combout => \inst11|inst|indata[34]~feeder_combout\);

-- Location: FF_X23_Y14_N5
\inst11|inst|indata[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[34]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(34));

-- Location: FF_X23_Y14_N27
\inst11|inst|indata[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(34),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(35));

-- Location: FF_X23_Y14_N29
\inst11|inst|indata[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(35),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(36));

-- Location: LCCOMB_X23_Y14_N8
\inst11|inst|indata[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[37]~feeder_combout\ = \inst11|inst|indata\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(36),
	combout => \inst11|inst|indata[37]~feeder_combout\);

-- Location: FF_X23_Y14_N9
\inst11|inst|indata[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[37]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(37));

-- Location: FF_X23_Y14_N19
\inst11|inst|indata[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(37),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(38));

-- Location: LCCOMB_X23_Y14_N14
\inst11|inst|indata[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[39]~feeder_combout\ = \inst11|inst|indata\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(38),
	combout => \inst11|inst|indata[39]~feeder_combout\);

-- Location: FF_X23_Y14_N15
\inst11|inst|indata[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[39]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(39));

-- Location: LCCOMB_X25_Y10_N2
\inst11|inst2|P0:bit_buffer[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[7]~0_combout\ = (\inst11|inst2|P0~5_combout\ & (!\inst11|inst2|P0:bit_buffer[7]~q\)) # (!\inst11|inst2|P0~5_combout\ & ((\inst11|inst2|P0~4_combout\) # ((!\inst11|inst2|P0:bit_buffer[7]~q\ & \inst11|inst2|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bit_buffer[7]~q\,
	datab => \inst11|inst2|Equal16~0_combout\,
	datac => \inst11|inst2|P0~5_combout\,
	datad => \inst11|inst2|P0~4_combout\,
	combout => \inst11|inst2|P0:bit_buffer[7]~0_combout\);

-- Location: LCCOMB_X25_Y10_N14
\inst11|inst2|P0:bit_buffer[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[7]~1_combout\ = (\inst11|inst2|P0:samples[1]~0_combout\ & (!\inst11|inst2|P0:bit_buffer[7]~0_combout\ & ((\inst11|inst2|P0:bit_buffer[7]~q\) # (\inst11|inst2|P0~2_combout\)))) # (!\inst11|inst2|P0:samples[1]~0_combout\ & 
-- (\inst11|inst2|P0:bit_buffer[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bit_buffer[7]~q\,
	datab => \inst11|inst2|P0:samples[1]~0_combout\,
	datac => \inst11|inst2|P0:bit_buffer[7]~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|P0:bit_buffer[7]~1_combout\);

-- Location: FF_X25_Y10_N29
\inst11|inst2|P0:bit_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[7]~q\);

-- Location: LCCOMB_X28_Y10_N30
\inst11|inst2|P0:bit_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[6]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[7]~q\,
	combout => \inst11|inst2|P0:bit_buffer[6]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N28
\inst11|inst2|bits~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~0_combout\ = (!\inst11|inst2|P0~4_combout\ & ((\inst11|inst2|Equal16~0_combout\) # (!\inst11|inst2|P0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0~4_combout\,
	datab => \inst11|inst2|Equal16~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|bits~0_combout\);

-- Location: LCCOMB_X25_Y10_N6
\inst11|inst2|P0:bit_buffer[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[2]~0_combout\ = (!\inst11|inst2|P0~5_combout\ & (\inst11|inst2|P0:samples[1]~0_combout\ & !\inst11|inst2|bits~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0~5_combout\,
	datab => \inst11|inst2|P0:samples[1]~0_combout\,
	datad => \inst11|inst2|bits~0_combout\,
	combout => \inst11|inst2|P0:bit_buffer[2]~0_combout\);

-- Location: FF_X28_Y10_N31
\inst11|inst2|P0:bit_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[6]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[6]~q\);

-- Location: FF_X28_Y10_N5
\inst11|inst2|P0:bit_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[6]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[5]~q\);

-- Location: FF_X28_Y10_N7
\inst11|inst2|P0:bit_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[5]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[4]~q\);

-- Location: LCCOMB_X28_Y10_N0
\inst11|inst2|P0:bit_buffer[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[3]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|P0:bit_buffer[3]~feeder_combout\);

-- Location: FF_X28_Y10_N1
\inst11|inst2|P0:bit_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[3]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[3]~q\);

-- Location: LCCOMB_X28_Y10_N24
\inst11|inst2|P0:bit_buffer[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[2]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[3]~q\,
	combout => \inst11|inst2|P0:bit_buffer[2]~feeder_combout\);

-- Location: FF_X28_Y10_N25
\inst11|inst2|P0:bit_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[2]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[2]~q\);

-- Location: LCCOMB_X23_Y11_N14
\inst11|inst2|Data_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_addr[2]~0_combout\ = (!\inst11|inst2|P0:bytes[2]~q\ & (\inst11|inst2|Data_word[15]~0_combout\ & (!\inst11|inst2|P0:bytes[0]~q\ & !\inst11|inst2|P0:bytes[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[2]~q\,
	datab => \inst11|inst2|Data_word[15]~0_combout\,
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|Data_addr[2]~0_combout\);

-- Location: FF_X24_Y13_N1
\inst11|inst2|Data_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(2));

-- Location: LCCOMB_X24_Y14_N24
\inst11|inst3|addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr[2]~0_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(39))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(39),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_addr\(2),
	combout => \inst11|inst3|addr[2]~0_combout\);

-- Location: LCCOMB_X23_Y12_N20
\inst28|clockdiv[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|clockdiv[0]~1_combout\ = !\inst28|clockdiv\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst28|clockdiv\(0),
	combout => \inst28|clockdiv[0]~1_combout\);

-- Location: FF_X23_Y12_N21
\inst28|clockdiv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst28|clockdiv[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|clockdiv\(0));

-- Location: LCCOMB_X1_Y11_N6
\inst4|clk_counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[1]~7_combout\ = (\inst4|clk_counter\(1) & (\inst28|clockdiv\(0) $ (VCC))) # (!\inst4|clk_counter\(1) & (\inst28|clockdiv\(0) & VCC))
-- \inst4|clk_counter[1]~8\ = CARRY((\inst4|clk_counter\(1) & \inst28|clockdiv\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(1),
	datab => \inst28|clockdiv\(0),
	datad => VCC,
	combout => \inst4|clk_counter[1]~7_combout\,
	cout => \inst4|clk_counter[1]~8\);

-- Location: FF_X1_Y11_N7
\inst4|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(1));

-- Location: LCCOMB_X1_Y11_N8
\inst4|clk_counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[2]~9_combout\ = (\inst4|clk_counter\(2) & (!\inst4|clk_counter[1]~8\)) # (!\inst4|clk_counter\(2) & ((\inst4|clk_counter[1]~8\) # (GND)))
-- \inst4|clk_counter[2]~10\ = CARRY((!\inst4|clk_counter[1]~8\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst4|clk_counter[1]~8\,
	combout => \inst4|clk_counter[2]~9_combout\,
	cout => \inst4|clk_counter[2]~10\);

-- Location: FF_X1_Y11_N9
\inst4|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(2));

-- Location: LCCOMB_X1_Y11_N10
\inst4|clk_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[3]~11_combout\ = (\inst4|clk_counter\(3) & (\inst4|clk_counter[2]~10\ $ (GND))) # (!\inst4|clk_counter\(3) & (!\inst4|clk_counter[2]~10\ & VCC))
-- \inst4|clk_counter[3]~12\ = CARRY((\inst4|clk_counter\(3) & !\inst4|clk_counter[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst4|clk_counter[2]~10\,
	combout => \inst4|clk_counter[3]~11_combout\,
	cout => \inst4|clk_counter[3]~12\);

-- Location: FF_X1_Y11_N11
\inst4|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(3));

-- Location: LCCOMB_X1_Y11_N12
\inst4|clk_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[4]~13_combout\ = (\inst4|clk_counter\(4) & (!\inst4|clk_counter[3]~12\)) # (!\inst4|clk_counter\(4) & ((\inst4|clk_counter[3]~12\) # (GND)))
-- \inst4|clk_counter[4]~14\ = CARRY((!\inst4|clk_counter[3]~12\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst4|clk_counter[3]~12\,
	combout => \inst4|clk_counter[4]~13_combout\,
	cout => \inst4|clk_counter[4]~14\);

-- Location: FF_X1_Y11_N13
\inst4|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(4));

-- Location: LCCOMB_X1_Y11_N14
\inst4|clk_counter[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[5]~15_combout\ = (\inst4|clk_counter\(5) & (\inst4|clk_counter[4]~14\ $ (GND))) # (!\inst4|clk_counter\(5) & (!\inst4|clk_counter[4]~14\ & VCC))
-- \inst4|clk_counter[5]~16\ = CARRY((\inst4|clk_counter\(5) & !\inst4|clk_counter[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst4|clk_counter[4]~14\,
	combout => \inst4|clk_counter[5]~15_combout\,
	cout => \inst4|clk_counter[5]~16\);

-- Location: FF_X1_Y11_N15
\inst4|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(5));

-- Location: LCCOMB_X1_Y11_N16
\inst4|clk_counter[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[6]~17_combout\ = (\inst4|clk_counter\(6) & (!\inst4|clk_counter[5]~16\)) # (!\inst4|clk_counter\(6) & ((\inst4|clk_counter[5]~16\) # (GND)))
-- \inst4|clk_counter[6]~18\ = CARRY((!\inst4|clk_counter[5]~16\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst4|clk_counter[5]~16\,
	combout => \inst4|clk_counter[6]~17_combout\,
	cout => \inst4|clk_counter[6]~18\);

-- Location: FF_X1_Y11_N17
\inst4|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(6));

-- Location: LCCOMB_X24_Y17_N10
\inst1|counter[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~17_cout\ = CARRY((\inst28|clockdiv\(0) & \inst4|clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|clockdiv\(0),
	datab => \inst4|clk_counter\(1),
	datad => VCC,
	cout => \inst1|counter[7]~17_cout\);

-- Location: LCCOMB_X24_Y17_N12
\inst1|counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~19_cout\ = CARRY((!\inst1|counter[7]~17_cout\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst1|counter[7]~17_cout\,
	cout => \inst1|counter[7]~19_cout\);

-- Location: LCCOMB_X24_Y17_N14
\inst1|counter[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~21_cout\ = CARRY((\inst4|clk_counter\(3) & !\inst1|counter[7]~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst1|counter[7]~19_cout\,
	cout => \inst1|counter[7]~21_cout\);

-- Location: LCCOMB_X24_Y17_N16
\inst1|counter[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~23_cout\ = CARRY((!\inst1|counter[7]~21_cout\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst1|counter[7]~21_cout\,
	cout => \inst1|counter[7]~23_cout\);

-- Location: LCCOMB_X24_Y17_N18
\inst1|counter[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~25_cout\ = CARRY((\inst4|clk_counter\(5) & !\inst1|counter[7]~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst1|counter[7]~23_cout\,
	cout => \inst1|counter[7]~25_cout\);

-- Location: LCCOMB_X24_Y17_N20
\inst1|counter[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~27_cout\ = CARRY((!\inst1|counter[7]~25_cout\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst1|counter[7]~25_cout\,
	cout => \inst1|counter[7]~27_cout\);

-- Location: LCCOMB_X24_Y17_N22
\inst1|counter[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~28_combout\ = (\inst1|counter\(7) & (\inst1|counter[7]~27_cout\ $ (GND))) # (!\inst1|counter\(7) & (!\inst1|counter[7]~27_cout\ & VCC))
-- \inst1|counter[7]~29\ = CARRY((\inst1|counter\(7) & !\inst1|counter[7]~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(7),
	datad => VCC,
	cin => \inst1|counter[7]~27_cout\,
	combout => \inst1|counter[7]~28_combout\,
	cout => \inst1|counter[7]~29\);

-- Location: FF_X24_Y17_N23
\inst1|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(7));

-- Location: LCCOMB_X24_Y17_N24
\inst1|counter[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[8]~30_combout\ = (\inst1|counter\(8) & (!\inst1|counter[7]~29\)) # (!\inst1|counter\(8) & ((\inst1|counter[7]~29\) # (GND)))
-- \inst1|counter[8]~31\ = CARRY((!\inst1|counter[7]~29\) # (!\inst1|counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(8),
	datad => VCC,
	cin => \inst1|counter[7]~29\,
	combout => \inst1|counter[8]~30_combout\,
	cout => \inst1|counter[8]~31\);

-- Location: FF_X24_Y17_N25
\inst1|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[8]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(8));

-- Location: LCCOMB_X24_Y17_N26
\inst1|counter[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[9]~32_combout\ = (\inst1|counter\(9) & (\inst1|counter[8]~31\ $ (GND))) # (!\inst1|counter\(9) & (!\inst1|counter[8]~31\ & VCC))
-- \inst1|counter[9]~33\ = CARRY((\inst1|counter\(9) & !\inst1|counter[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(9),
	datad => VCC,
	cin => \inst1|counter[8]~31\,
	combout => \inst1|counter[9]~32_combout\,
	cout => \inst1|counter[9]~33\);

-- Location: LCCOMB_X24_Y17_N0
\inst1|counter[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[9]~feeder_combout\ = \inst1|counter[9]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter[9]~32_combout\,
	combout => \inst1|counter[9]~feeder_combout\);

-- Location: FF_X24_Y17_N1
\inst1|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(9));

-- Location: LCCOMB_X23_Y19_N14
\inst1|reset:rescount[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[10]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[10]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~20_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~20_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[10]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[10]~2_combout\);

-- Location: FF_X23_Y19_N15
\inst1|reset:rescount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[10]~q\);

-- Location: LCCOMB_X24_Y19_N6
\inst1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~0_combout\ = \inst1|reset:rescount[0]~q\ $ (VCC)
-- \inst1|Add1~1\ = CARRY(\inst1|reset:rescount[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[0]~q\,
	datad => VCC,
	combout => \inst1|Add1~0_combout\,
	cout => \inst1|Add1~1\);

-- Location: LCCOMB_X24_Y19_N2
\inst1|reset:rescount[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[0]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & (\inst1|reset:rescount[0]~q\)) # (!\inst1|POR\(1) & ((\inst1|Add1~0_combout\))))) # (!\inst1|POR\(0) & (((\inst1|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[0]~q\,
	datab => \inst1|Add1~0_combout\,
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[0]~2_combout\);

-- Location: FF_X24_Y19_N7
\inst1|reset:rescount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	asdata => \inst1|reset:rescount[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[0]~q\);

-- Location: LCCOMB_X24_Y19_N8
\inst1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~2_combout\ = (\inst1|reset:rescount[1]~q\ & (!\inst1|Add1~1\)) # (!\inst1|reset:rescount[1]~q\ & ((\inst1|Add1~1\) # (GND)))
-- \inst1|Add1~3\ = CARRY((!\inst1|Add1~1\) # (!\inst1|reset:rescount[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[1]~q\,
	datad => VCC,
	cin => \inst1|Add1~1\,
	combout => \inst1|Add1~2_combout\,
	cout => \inst1|Add1~3\);

-- Location: LCCOMB_X23_Y19_N28
\inst1|reset:rescount[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[1]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[1]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~2_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[1]~q\,
	datad => \inst1|Add1~2_combout\,
	combout => \inst1|reset:rescount[1]~2_combout\);

-- Location: FF_X23_Y19_N29
\inst1|reset:rescount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[1]~q\);

-- Location: LCCOMB_X24_Y19_N10
\inst1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~4_combout\ = (\inst1|reset:rescount[2]~q\ & (\inst1|Add1~3\ $ (GND))) # (!\inst1|reset:rescount[2]~q\ & (!\inst1|Add1~3\ & VCC))
-- \inst1|Add1~5\ = CARRY((\inst1|reset:rescount[2]~q\ & !\inst1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[2]~q\,
	datad => VCC,
	cin => \inst1|Add1~3\,
	combout => \inst1|Add1~4_combout\,
	cout => \inst1|Add1~5\);

-- Location: LCCOMB_X23_Y19_N2
\inst1|reset:rescount[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[2]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[2]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~4_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~4_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[2]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[2]~2_combout\);

-- Location: FF_X23_Y19_N3
\inst1|reset:rescount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[2]~q\);

-- Location: LCCOMB_X24_Y19_N12
\inst1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~6_combout\ = (\inst1|reset:rescount[3]~q\ & (!\inst1|Add1~5\)) # (!\inst1|reset:rescount[3]~q\ & ((\inst1|Add1~5\) # (GND)))
-- \inst1|Add1~7\ = CARRY((!\inst1|Add1~5\) # (!\inst1|reset:rescount[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[3]~q\,
	datad => VCC,
	cin => \inst1|Add1~5\,
	combout => \inst1|Add1~6_combout\,
	cout => \inst1|Add1~7\);

-- Location: LCCOMB_X24_Y19_N0
\inst1|reset:rescount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[3]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[3]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~6_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|Add1~6_combout\,
	datac => \inst1|reset:rescount[3]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[3]~2_combout\);

-- Location: FF_X24_Y19_N1
\inst1|reset:rescount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[3]~q\);

-- Location: LCCOMB_X24_Y19_N14
\inst1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~8_combout\ = (\inst1|reset:rescount[4]~q\ & (\inst1|Add1~7\ $ (GND))) # (!\inst1|reset:rescount[4]~q\ & (!\inst1|Add1~7\ & VCC))
-- \inst1|Add1~9\ = CARRY((\inst1|reset:rescount[4]~q\ & !\inst1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[4]~q\,
	datad => VCC,
	cin => \inst1|Add1~7\,
	combout => \inst1|Add1~8_combout\,
	cout => \inst1|Add1~9\);

-- Location: LCCOMB_X24_Y19_N28
\inst1|reset:rescount[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[4]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[4]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~8_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|Add1~8_combout\,
	datac => \inst1|reset:rescount[4]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[4]~2_combout\);

-- Location: FF_X24_Y19_N29
\inst1|reset:rescount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[4]~q\);

-- Location: LCCOMB_X24_Y19_N16
\inst1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~10_combout\ = (\inst1|reset:rescount[5]~q\ & (!\inst1|Add1~9\)) # (!\inst1|reset:rescount[5]~q\ & ((\inst1|Add1~9\) # (GND)))
-- \inst1|Add1~11\ = CARRY((!\inst1|Add1~9\) # (!\inst1|reset:rescount[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[5]~q\,
	datad => VCC,
	cin => \inst1|Add1~9\,
	combout => \inst1|Add1~10_combout\,
	cout => \inst1|Add1~11\);

-- Location: LCCOMB_X24_Y17_N8
\inst1|reset:rescount[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[5]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[5]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~10_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~10_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[5]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[5]~2_combout\);

-- Location: FF_X24_Y17_N9
\inst1|reset:rescount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[5]~q\);

-- Location: LCCOMB_X24_Y19_N18
\inst1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~12_combout\ = (\inst1|reset:rescount[6]~q\ & (\inst1|Add1~11\ $ (GND))) # (!\inst1|reset:rescount[6]~q\ & (!\inst1|Add1~11\ & VCC))
-- \inst1|Add1~13\ = CARRY((\inst1|reset:rescount[6]~q\ & !\inst1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[6]~q\,
	datad => VCC,
	cin => \inst1|Add1~11\,
	combout => \inst1|Add1~12_combout\,
	cout => \inst1|Add1~13\);

-- Location: LCCOMB_X24_Y19_N20
\inst1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~14_combout\ = (\inst1|reset:rescount[7]~q\ & (!\inst1|Add1~13\)) # (!\inst1|reset:rescount[7]~q\ & ((\inst1|Add1~13\) # (GND)))
-- \inst1|Add1~15\ = CARRY((!\inst1|Add1~13\) # (!\inst1|reset:rescount[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[7]~q\,
	datad => VCC,
	cin => \inst1|Add1~13\,
	combout => \inst1|Add1~14_combout\,
	cout => \inst1|Add1~15\);

-- Location: LCCOMB_X24_Y19_N4
\inst1|reset:rescount[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[7]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[7]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~14_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|Add1~14_combout\,
	datac => \inst1|reset:rescount[7]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[7]~2_combout\);

-- Location: FF_X24_Y19_N5
\inst1|reset:rescount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[7]~q\);

-- Location: LCCOMB_X24_Y19_N22
\inst1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~16_combout\ = (\inst1|reset:rescount[8]~q\ & (\inst1|Add1~15\ $ (GND))) # (!\inst1|reset:rescount[8]~q\ & (!\inst1|Add1~15\ & VCC))
-- \inst1|Add1~17\ = CARRY((\inst1|reset:rescount[8]~q\ & !\inst1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[8]~q\,
	datad => VCC,
	cin => \inst1|Add1~15\,
	combout => \inst1|Add1~16_combout\,
	cout => \inst1|Add1~17\);

-- Location: LCCOMB_X24_Y17_N4
\inst1|reset:rescount[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[8]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[8]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~16_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~16_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[8]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[8]~2_combout\);

-- Location: FF_X24_Y17_N5
\inst1|reset:rescount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[8]~q\);

-- Location: LCCOMB_X24_Y19_N24
\inst1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~18_combout\ = (\inst1|reset:rescount[9]~q\ & (!\inst1|Add1~17\)) # (!\inst1|reset:rescount[9]~q\ & ((\inst1|Add1~17\) # (GND)))
-- \inst1|Add1~19\ = CARRY((!\inst1|Add1~17\) # (!\inst1|reset:rescount[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[9]~q\,
	datad => VCC,
	cin => \inst1|Add1~17\,
	combout => \inst1|Add1~18_combout\,
	cout => \inst1|Add1~19\);

-- Location: LCCOMB_X23_Y19_N16
\inst1|reset:rescount[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[9]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[9]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~18_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[9]~q\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|reset:rescount[9]~2_combout\);

-- Location: FF_X23_Y19_N17
\inst1|reset:rescount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[9]~q\);

-- Location: LCCOMB_X24_Y19_N26
\inst1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~20_combout\ = \inst1|Add1~19\ $ (!\inst1|reset:rescount[10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|reset:rescount[10]~q\,
	cin => \inst1|Add1~19\,
	combout => \inst1|Add1~20_combout\);

-- Location: LCCOMB_X23_Y19_N20
\inst1|POR[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~1_combout\ = (\inst1|Add1~6_combout\) # (\inst1|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Add1~6_combout\,
	datac => \inst1|Add1~8_combout\,
	combout => \inst1|POR[1]~1_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst1|POR[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~2_combout\ = (\inst1|Add1~20_combout\) # ((\inst1|POR[1]~1_combout\ & (\inst1|POR[1]~0_combout\ & \inst1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~20_combout\,
	datab => \inst1|POR[1]~1_combout\,
	datac => \inst1|POR[1]~0_combout\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|POR[0]~2_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst1|POR[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~feeder_combout\ = \inst1|POR[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|POR[0]~2_combout\,
	combout => \inst1|POR[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N12
\inst1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~1_combout\ = (!\inst1|Add1~4_combout\ & (\inst1|Add1~18_combout\ & (!\inst1|Add1~6_combout\ & !\inst1|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~4_combout\,
	datab => \inst1|Add1~18_combout\,
	datac => \inst1|Add1~6_combout\,
	datad => \inst1|Add1~10_combout\,
	combout => \inst1|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y19_N22
\inst1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~0_combout\ = (\inst1|Add1~12_combout\ & (\inst1|Add1~16_combout\ & \inst1|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~12_combout\,
	datab => \inst1|Add1~16_combout\,
	datac => \inst1|Add1~14_combout\,
	combout => \inst1|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst1|POR[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~4_combout\ = (\inst1|Equal1~1_combout\ & (\inst1|Add1~8_combout\ & (\inst1|Equal1~0_combout\ & !\inst1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal1~1_combout\,
	datab => \inst1|Add1~8_combout\,
	datac => \inst1|Equal1~0_combout\,
	datad => \inst1|Add1~0_combout\,
	combout => \inst1|POR[0]~4_combout\);

-- Location: LCCOMB_X23_Y17_N10
\inst1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal0~0_combout\ = (\inst1|POR\(0) & \inst1|POR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst1|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y19_N4
\inst1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan2~0_combout\ = (!\inst1|Add1~10_combout\ & (((!\inst1|Add1~8_combout\) # (!\inst1|Add1~6_combout\)) # (!\inst1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~4_combout\,
	datab => \inst1|Add1~6_combout\,
	datac => \inst1|Add1~8_combout\,
	datad => \inst1|Add1~10_combout\,
	combout => \inst1|LessThan2~0_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst1|POR[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~3_combout\ = (\inst1|Add1~20_combout\ & ((\inst1|Add1~18_combout\) # ((\inst1|Equal1~0_combout\ & !\inst1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal1~0_combout\,
	datab => \inst1|Add1~20_combout\,
	datac => \inst1|LessThan2~0_combout\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|POR[0]~3_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst1|POR[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~5_combout\ = (!\inst1|Equal0~0_combout\ & (((\inst1|POR[0]~4_combout\ & !\inst1|Add1~2_combout\)) # (!\inst1|POR[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR[0]~4_combout\,
	datab => \inst1|Equal0~0_combout\,
	datac => \inst1|Add1~2_combout\,
	datad => \inst1|POR[0]~3_combout\,
	combout => \inst1|POR[0]~5_combout\);

-- Location: FF_X23_Y17_N29
\inst1|POR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|POR[1]~feeder_combout\,
	ena => \inst1|POR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|POR\(1));

-- Location: LCCOMB_X24_Y19_N30
\inst1|reset:rescount[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[6]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[6]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~12_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|Add1~12_combout\,
	datac => \inst1|reset:rescount[6]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[6]~2_combout\);

-- Location: FF_X24_Y19_N31
\inst1|reset:rescount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|reset:rescount[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[6]~q\);

-- Location: LCCOMB_X23_Y19_N30
\inst1|POR[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~0_combout\ = (\inst1|Add1~12_combout\ & (\inst1|Add1~10_combout\ & (\inst1|Add1~14_combout\ & \inst1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~12_combout\,
	datab => \inst1|Add1~10_combout\,
	datac => \inst1|Add1~14_combout\,
	datad => \inst1|Add1~16_combout\,
	combout => \inst1|POR[1]~0_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst1|POR[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~6_combout\ = (\inst1|POR[1]~0_combout\ & (\inst1|Add1~8_combout\ & ((\inst1|Add1~6_combout\) # (\inst1|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR[1]~0_combout\,
	datab => \inst1|Add1~6_combout\,
	datac => \inst1|Add1~8_combout\,
	datad => \inst1|Add1~4_combout\,
	combout => \inst1|POR[0]~6_combout\);

-- Location: LCCOMB_X23_Y19_N24
\inst1|POR[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~7_combout\ = (\inst1|POR[0]~3_combout\) # ((!\inst1|POR[0]~2_combout\ & ((\inst1|POR[0]~6_combout\) # (\inst1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR[0]~6_combout\,
	datab => \inst1|POR[0]~3_combout\,
	datac => \inst1|POR[0]~2_combout\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|POR[0]~7_combout\);

-- Location: LCCOMB_X23_Y17_N26
\inst1|POR[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~feeder_combout\ = \inst1|POR[0]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|POR[0]~7_combout\,
	combout => \inst1|POR[0]~feeder_combout\);

-- Location: FF_X23_Y17_N27
\inst1|POR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	d => \inst1|POR[0]~feeder_combout\,
	ena => \inst1|POR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|POR\(0));

-- Location: FF_X23_Y14_N31
\inst11|inst2|Data_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:bit_buffer[6]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(6));

-- Location: FF_X23_Y14_N7
\inst11|inst|indata[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(39),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(40));

-- Location: LCCOMB_X23_Y14_N22
\inst11|inst|indata[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[41]~feeder_combout\ = \inst11|inst|indata\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(40),
	combout => \inst11|inst|indata[41]~feeder_combout\);

-- Location: FF_X23_Y14_N23
\inst11|inst|indata[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[41]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(41));

-- Location: FF_X23_Y14_N21
\inst11|inst|indata[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(41),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(42));

-- Location: LCCOMB_X23_Y14_N10
\inst11|inst|indata[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[43]~feeder_combout\ = \inst11|inst|indata\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(42),
	combout => \inst11|inst|indata[43]~feeder_combout\);

-- Location: FF_X23_Y14_N11
\inst11|inst|indata[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[43]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(43));

-- Location: LCCOMB_X23_Y14_N30
\inst11|inst3|addr[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr\(6) = (\JP1~input_o\ & ((\inst11|inst|indata\(43)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_addr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_addr\(6),
	datad => \inst11|inst|indata\(43),
	combout => \inst11|inst3|addr\(6));

-- Location: FF_X23_Y14_N25
\inst11|inst2|Data_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(7));

-- Location: LCCOMB_X23_Y14_N2
\inst11|inst|indata[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[44]~feeder_combout\ = \inst11|inst|indata\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(43),
	combout => \inst11|inst|indata[44]~feeder_combout\);

-- Location: FF_X23_Y14_N3
\inst11|inst|indata[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[44]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(44));

-- Location: LCCOMB_X23_Y14_N24
\inst11|inst3|addr[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr\(7) = (\JP1~input_o\ & ((\inst11|inst|indata\(44)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_addr\(7),
	datad => \inst11|inst|indata\(44),
	combout => \inst11|inst3|addr\(7));

-- Location: LCCOMB_X23_Y14_N0
\inst12|tx~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|tx~2_combout\ = (\inst1|POR\(0) & (\inst1|POR\(1) & (\inst11|inst3|addr\(6) & !\inst11|inst3|addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|POR\(1),
	datac => \inst11|inst3|addr\(6),
	datad => \inst11|inst3|addr\(7),
	combout => \inst12|tx~2_combout\);

-- Location: FF_X24_Y14_N25
\inst12|tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~combout\,
	d => \inst11|inst3|addr[2]~0_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|tx~q\);

-- Location: LCCOMB_X29_Y15_N30
\inst11|inst|status_data_buffer[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|status_data_buffer[7]~2_combout\ = (\inst11|inst|Equal1~1_combout\ & (\inst11|inst|indata\(0) & \inst11|inst|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Equal1~1_combout\,
	datac => \inst11|inst|indata\(0),
	datad => \inst11|inst|Equal0~1_combout\,
	combout => \inst11|inst|status_data_buffer[7]~2_combout\);

-- Location: IOIBUF_X34_Y18_N22
\PTTn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PTTn,
	o => \PTTn~input_o\);

-- Location: LCCOMB_X26_Y14_N8
\inst11|inst|status_data_buffer[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|status_data_buffer[7]~3_combout\ = (\inst11|inst|status_data_buffer[7]~2_combout\ & ((\inst12|tx~q\) # ((!\PTTn~input_o\)))) # (!\inst11|inst|status_data_buffer[7]~2_combout\ & (((\inst11|inst|status_data_buffer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \inst11|inst|status_data_buffer[7]~2_combout\,
	datac => \inst11|inst|status_data_buffer\(7),
	datad => \PTTn~input_o\,
	combout => \inst11|inst|status_data_buffer[7]~3_combout\);

-- Location: FF_X26_Y14_N9
\inst11|inst|status_data_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|status_data_buffer[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|status_data_buffer\(7));

-- Location: LCCOMB_X31_Y17_N30
\inst11|inst|SDA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~5_combout\ = (\inst11|inst|bitcount\(2)) # ((\inst11|inst|bitcount\(0) & ((\inst11|inst|bitcount\(1)) # (!\inst11|inst|status_data_buffer\(7)))) # (!\inst11|inst|bitcount\(0) & ((!\inst11|inst|bitcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(0),
	datac => \inst11|inst|status_data_buffer\(7),
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|SDA~5_combout\);

-- Location: LCCOMB_X32_Y17_N20
\inst11|inst|SDA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~6_combout\ = (!\inst11|inst|bitcount\(5) & (\inst11|inst|SDA~5_combout\ & (\inst11|inst|read_write~q\ & \inst11|inst|addressed~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(5),
	datab => \inst11|inst|SDA~5_combout\,
	datac => \inst11|inst|read_write~q\,
	datad => \inst11|inst|addressed~q\,
	combout => \inst11|inst|SDA~6_combout\);

-- Location: LCCOMB_X32_Y17_N22
\inst11|inst|Datatransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~0_combout\ = (!\inst11|inst|bitcount\(0) & (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(2) & !\inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(0),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|bitcount\(2),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Datatransfer~0_combout\);

-- Location: LCCOMB_X32_Y17_N0
\inst11|inst|SDA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~7_combout\ = (\inst11|inst|Equal0~1_combout\) # ((\inst11|inst|SDA~6_combout\ & ((\inst11|inst|Datatransfer~0_combout\) # (!\inst11|inst|bitcount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|SDA~6_combout\,
	datac => \inst11|inst|Datatransfer~0_combout\,
	datad => \inst11|inst|Equal0~1_combout\,
	combout => \inst11|inst|SDA~7_combout\);

-- Location: LCCOMB_X31_Y17_N4
\inst11|inst|Datatransfer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~1_combout\ = (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(3) & (\inst11|inst|bitcount\(2) $ (!\inst11|inst|bitcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(5),
	datac => \inst11|inst|bitcount\(1),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Datatransfer~1_combout\);

-- Location: LCCOMB_X31_Y17_N10
\inst11|inst|Datatransfer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~2_combout\ = (\inst11|inst|Equal0~0_combout\ & ((\inst11|inst|bitcount\(1)) # ((\inst11|inst|bitcount\(0) & \inst11|inst|Datatransfer~1_combout\)))) # (!\inst11|inst|Equal0~0_combout\ & (\inst11|inst|bitcount\(0) & 
-- (\inst11|inst|Datatransfer~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Equal0~0_combout\,
	datab => \inst11|inst|bitcount\(0),
	datac => \inst11|inst|Datatransfer~1_combout\,
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|Datatransfer~2_combout\);

-- Location: LCCOMB_X31_Y17_N8
\inst11|inst|Datatransfer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~3_combout\ = (\inst11|inst|bitcount\(2) & (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(3)))) # (!\inst11|inst|bitcount\(2) & (\inst11|inst|bitcount\(1) & (\inst11|inst|bitcount\(0) & 
-- !\inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Datatransfer~3_combout\);

-- Location: LCCOMB_X31_Y17_N18
\inst11|inst|Datatransfer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~4_combout\ = (\inst11|inst|bitcount\(4) & (\inst11|inst|Datatransfer~2_combout\)) # (!\inst11|inst|bitcount\(4) & (((\inst11|inst|Datatransfer~3_combout\ & \inst11|inst|bitcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~2_combout\,
	datab => \inst11|inst|bitcount\(4),
	datac => \inst11|inst|Datatransfer~3_combout\,
	datad => \inst11|inst|bitcount\(5),
	combout => \inst11|inst|Datatransfer~4_combout\);

-- Location: LCCOMB_X32_Y17_N30
\inst11|inst|SDA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~8_combout\ = (\inst11|inst|SDA~7_combout\) # ((\inst11|inst|addressed~q\ & (!\inst11|inst|read_write~q\ & \inst11|inst|Datatransfer~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~q\,
	datab => \inst11|inst|SDA~7_combout\,
	datac => \inst11|inst|read_write~q\,
	datad => \inst11|inst|Datatransfer~4_combout\,
	combout => \inst11|inst|SDA~8_combout\);

-- Location: LCCOMB_X32_Y17_N16
\inst11|inst|SDA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~10_combout\ = (\inst11|inst|bitcount\(4)) # ((\inst11|inst|Equal1~1_combout\) # ((\inst11|inst|bitcount\(1)) # (!\inst11|inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|Equal1~1_combout\,
	datac => \inst11|inst|Equal0~0_combout\,
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|SDA~10_combout\);

-- Location: LCCOMB_X32_Y17_N24
\inst11|inst|SDA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~9_combout\ = (\inst11|inst|SDA~10_combout\ & ((\inst11|inst|LessThan1~0_combout\ & (\inst11|inst|SDA~8_combout\)) # (!\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|SDA~en_q\))))) # (!\inst11|inst|SDA~10_combout\ & 
-- (((\inst11|inst|SDA~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|SDA~8_combout\,
	datab => \inst11|inst|SDA~10_combout\,
	datac => \inst11|inst|SDA~en_q\,
	datad => \inst11|inst|LessThan1~0_combout\,
	combout => \inst11|inst|SDA~9_combout\);

-- Location: FF_X32_Y17_N25
\inst11|inst|SDA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|SDA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|SDA~en_q\);

-- Location: LCCOMB_X28_Y9_N30
\inst11|inst2|started_tx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~0_combout\ = (!\inst11|inst2|P0:tx_counter[5]~q\ & !\inst11|inst2|P0:tx_counter[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[5]~q\,
	datac => \inst11|inst2|P0:tx_counter[3]~q\,
	combout => \inst11|inst2|started_tx~0_combout\);

-- Location: LCCOMB_X28_Y9_N18
\inst11|inst2|P0:tx_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[1]~1_combout\ = (\inst11|inst2|P0:tx_counter[0]~q\ & (\inst11|inst2|P0:tx_counter[1]~q\ $ (VCC))) # (!\inst11|inst2|P0:tx_counter[0]~q\ & (\inst11|inst2|P0:tx_counter[1]~q\ & VCC))
-- \inst11|inst2|P0:tx_counter[1]~2\ = CARRY((\inst11|inst2|P0:tx_counter[0]~q\ & \inst11|inst2|P0:tx_counter[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[0]~q\,
	datab => \inst11|inst2|P0:tx_counter[1]~q\,
	datad => VCC,
	combout => \inst11|inst2|P0:tx_counter[1]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[1]~2\);

-- Location: LCCOMB_X26_Y9_N4
\inst11|inst2|P0:tx_counter[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[6]~1_combout\ = (\inst11|inst2|P0:samples[1]~0_combout\ & \inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:samples[1]~0_combout\,
	datad => \inst11|inst2|P0:started_tx~q\,
	combout => \inst11|inst2|P0:tx_counter[6]~1_combout\);

-- Location: FF_X28_Y9_N19
\inst11|inst2|P0:tx_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[1]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[1]~q\);

-- Location: LCCOMB_X28_Y9_N14
\inst11|inst2|P0:Status_data_var[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~0_combout\ = (!\inst11|inst2|P0:tx_counter[1]~q\ & (!\inst11|inst2|P0:tx_counter[0]~q\ & !\inst11|inst2|P0:tx_counter[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[1]~q\,
	datac => \inst11|inst2|P0:tx_counter[0]~q\,
	datad => \inst11|inst2|P0:tx_counter[2]~q\,
	combout => \inst11|inst2|P0:Status_data_var[7]~0_combout\);

-- Location: LCCOMB_X28_Y9_N26
\inst11|inst2|P0:tx_counter[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[5]~1_combout\ = (\inst11|inst2|P0:tx_counter[5]~q\ & (\inst11|inst2|P0:tx_counter[4]~2\ $ (GND))) # (!\inst11|inst2|P0:tx_counter[5]~q\ & (!\inst11|inst2|P0:tx_counter[4]~2\ & VCC))
-- \inst11|inst2|P0:tx_counter[5]~2\ = CARRY((\inst11|inst2|P0:tx_counter[5]~q\ & !\inst11|inst2|P0:tx_counter[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[4]~2\,
	combout => \inst11|inst2|P0:tx_counter[5]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[5]~2\);

-- Location: LCCOMB_X28_Y9_N28
\inst11|inst2|P0:tx_counter[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[6]~2_combout\ = \inst11|inst2|P0:tx_counter[5]~2\ $ (\inst11|inst2|P0:tx_counter[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:tx_counter[6]~q\,
	cin => \inst11|inst2|P0:tx_counter[5]~2\,
	combout => \inst11|inst2|P0:tx_counter[6]~2_combout\);

-- Location: FF_X28_Y9_N29
\inst11|inst2|P0:tx_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[6]~2_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[6]~q\);

-- Location: LCCOMB_X28_Y9_N16
\inst11|inst2|started_tx~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~1_combout\ = (((!\inst11|inst2|P0:tx_counter[6]~q\) # (!\inst11|inst2|P0:Status_data_var[7]~0_combout\)) # (!\inst11|inst2|P0:tx_counter[4]~q\)) # (!\inst11|inst2|started_tx~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|started_tx~0_combout\,
	datab => \inst11|inst2|P0:tx_counter[4]~q\,
	datac => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	datad => \inst11|inst2|P0:tx_counter[6]~q\,
	combout => \inst11|inst2|started_tx~1_combout\);

-- Location: LCCOMB_X26_Y9_N20
\inst11|inst2|started_tx~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~2_combout\ = (\inst11|inst2|P0:IssueStrobe~q\) # ((\inst11|inst2|P0:started_tx~q\ & \inst11|inst2|started_tx~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:IssueStrobe~q\,
	datac => \inst11|inst2|P0:started_tx~q\,
	datad => \inst11|inst2|started_tx~1_combout\,
	combout => \inst11|inst2|started_tx~2_combout\);

-- Location: FF_X26_Y9_N21
\inst11|inst2|P0:started_tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|started_tx~2_combout\,
	ena => \inst11|inst2|P0:samples[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:started_tx~q\);

-- Location: LCCOMB_X26_Y9_N6
\inst11|inst2|P0:tx_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[0]~0_combout\ = \inst11|inst2|P0:tx_counter[0]~q\ $ (((\inst11|inst2|P0:samples[1]~0_combout\ & \inst11|inst2|P0:started_tx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[1]~0_combout\,
	datac => \inst11|inst2|P0:tx_counter[0]~q\,
	datad => \inst11|inst2|P0:started_tx~q\,
	combout => \inst11|inst2|P0:tx_counter[0]~0_combout\);

-- Location: FF_X26_Y9_N7
\inst11|inst2|P0:tx_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[0]~q\);

-- Location: LCCOMB_X28_Y9_N20
\inst11|inst2|P0:tx_counter[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[2]~1_combout\ = (\inst11|inst2|P0:tx_counter[2]~q\ & (!\inst11|inst2|P0:tx_counter[1]~2\)) # (!\inst11|inst2|P0:tx_counter[2]~q\ & ((\inst11|inst2|P0:tx_counter[1]~2\) # (GND)))
-- \inst11|inst2|P0:tx_counter[2]~2\ = CARRY((!\inst11|inst2|P0:tx_counter[1]~2\) # (!\inst11|inst2|P0:tx_counter[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[2]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[1]~2\,
	combout => \inst11|inst2|P0:tx_counter[2]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[2]~2\);

-- Location: FF_X28_Y9_N21
\inst11|inst2|P0:tx_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[2]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[2]~q\);

-- Location: LCCOMB_X28_Y9_N22
\inst11|inst2|P0:tx_counter[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[3]~1_combout\ = (\inst11|inst2|P0:tx_counter[3]~q\ & (\inst11|inst2|P0:tx_counter[2]~2\ $ (GND))) # (!\inst11|inst2|P0:tx_counter[3]~q\ & (!\inst11|inst2|P0:tx_counter[2]~2\ & VCC))
-- \inst11|inst2|P0:tx_counter[3]~2\ = CARRY((\inst11|inst2|P0:tx_counter[3]~q\ & !\inst11|inst2|P0:tx_counter[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[3]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[2]~2\,
	combout => \inst11|inst2|P0:tx_counter[3]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[3]~2\);

-- Location: FF_X28_Y9_N23
\inst11|inst2|P0:tx_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[3]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[3]~q\);

-- Location: LCCOMB_X28_Y9_N24
\inst11|inst2|P0:tx_counter[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[4]~1_combout\ = (\inst11|inst2|P0:tx_counter[4]~q\ & (!\inst11|inst2|P0:tx_counter[3]~2\)) # (!\inst11|inst2|P0:tx_counter[4]~q\ & ((\inst11|inst2|P0:tx_counter[3]~2\) # (GND)))
-- \inst11|inst2|P0:tx_counter[4]~2\ = CARRY((!\inst11|inst2|P0:tx_counter[3]~2\) # (!\inst11|inst2|P0:tx_counter[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[4]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[3]~2\,
	combout => \inst11|inst2|P0:tx_counter[4]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[4]~2\);

-- Location: FF_X28_Y9_N25
\inst11|inst2|P0:tx_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[4]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[4]~q\);

-- Location: FF_X28_Y9_N27
\inst11|inst2|P0:tx_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[5]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[5]~q\);

-- Location: LCCOMB_X23_Y14_N20
inst15 : cycloneive_lcell_comb
-- Equation(s):
-- \inst15~combout\ = (\PTTn~input_o\ & !\inst12|tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst15~combout\);

-- Location: LCCOMB_X28_Y9_N2
\inst11|inst2|P0:Status_data_var[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~1_combout\ = (\inst11|inst2|started_tx~0_combout\ & (!\inst11|inst2|P0:tx_counter[4]~q\ & (\inst11|inst2|P0:Status_data_var[7]~0_combout\ & !\inst11|inst2|P0:tx_counter[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|started_tx~0_combout\,
	datab => \inst11|inst2|P0:tx_counter[4]~q\,
	datac => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	datad => \inst11|inst2|P0:tx_counter[6]~q\,
	combout => \inst11|inst2|P0:Status_data_var[7]~1_combout\);

-- Location: LCCOMB_X28_Y9_N10
\inst11|inst2|P0:Status_data_var[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~2_combout\ = (\inst11|inst2|P0:tx_counter[6]~1_combout\ & ((\inst11|inst2|P0:Status_data_var[7]~1_combout\ & (!\inst15~combout\)) # (!\inst11|inst2|P0:Status_data_var[7]~1_combout\ & 
-- ((\inst11|inst2|P0:Status_data_var[7]~q\))))) # (!\inst11|inst2|P0:tx_counter[6]~1_combout\ & (((\inst11|inst2|P0:Status_data_var[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	datab => \inst15~combout\,
	datac => \inst11|inst2|P0:Status_data_var[7]~q\,
	datad => \inst11|inst2|P0:Status_data_var[7]~1_combout\,
	combout => \inst11|inst2|P0:Status_data_var[7]~2_combout\);

-- Location: FF_X28_Y9_N11
\inst11|inst2|P0:Status_data_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:Status_data_var[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:Status_data_var[7]~q\);

-- Location: LCCOMB_X28_Y9_N12
\inst11|inst2|TXD~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~1_combout\ = (\inst11|inst2|P0:tx_counter[5]~q\) # ((\inst11|inst2|P0:tx_counter[4]~q\) # ((\inst11|inst2|P0:tx_counter[3]~q\) # (\inst11|inst2|P0:Status_data_var[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[5]~q\,
	datab => \inst11|inst2|P0:tx_counter[4]~q\,
	datac => \inst11|inst2|P0:tx_counter[3]~q\,
	datad => \inst11|inst2|P0:Status_data_var[7]~q\,
	combout => \inst11|inst2|TXD~1_combout\);

-- Location: LCCOMB_X28_Y9_N0
\inst11|inst2|TXD~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~0_combout\ = ((\inst11|inst2|P0:tx_counter[5]~q\ & (\inst11|inst2|P0:tx_counter[3]~q\ & \inst11|inst2|P0:tx_counter[4]~q\))) # (!\inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[5]~q\,
	datab => \inst11|inst2|P0:started_tx~q\,
	datac => \inst11|inst2|P0:tx_counter[3]~q\,
	datad => \inst11|inst2|P0:tx_counter[4]~q\,
	combout => \inst11|inst2|TXD~0_combout\);

-- Location: LCCOMB_X28_Y9_N4
\inst11|inst2|TXD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~2_combout\ = ((\inst11|inst2|TXD~0_combout\) # ((\inst11|inst2|TXD~1_combout\ & \inst11|inst2|P0:tx_counter[6]~q\))) # (!\inst11|inst2|P0:Status_data_var[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|TXD~1_combout\,
	datab => \inst11|inst2|P0:tx_counter[6]~q\,
	datac => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	datad => \inst11|inst2|TXD~0_combout\,
	combout => \inst11|inst2|TXD~2_combout\);

-- Location: LCCOMB_X28_Y9_N6
\inst11|inst2|TXD~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~3_combout\ = ((!\inst11|inst2|P0:tx_counter[4]~q\ & !\inst11|inst2|P0:tx_counter[5]~q\)) # (!\inst11|inst2|P0:tx_counter[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[4]~q\,
	datac => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => \inst11|inst2|P0:tx_counter[6]~q\,
	combout => \inst11|inst2|TXD~3_combout\);

-- Location: LCCOMB_X28_Y9_N8
\inst11|inst2|TXD~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~4_combout\ = ((\inst11|inst2|TXD~3_combout\ & \inst11|inst2|P0:Status_data_var[7]~0_combout\)) # (!\inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|TXD~3_combout\,
	datab => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	datac => \inst11|inst2|P0:started_tx~q\,
	combout => \inst11|inst2|TXD~4_combout\);

-- Location: LCCOMB_X26_Y13_N28
\inst11|inst2|TXD~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~5_combout\ = (\inst11|inst2|Equal0~1_combout\ & (\inst11|inst2|Equal0~0_combout\ & (\inst11|inst2|TXD~4_combout\ & \inst11|inst2|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~1_combout\,
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \inst11|inst2|TXD~4_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|TXD~5_combout\);

-- Location: FF_X33_Y17_N5
\inst11|inst2|TXD~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|TXD~2_combout\,
	sload => VCC,
	ena => \inst11|inst2|TXD~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|TXD~reg0_q\);

-- Location: LCCOMB_X33_Y17_N18
\inst11|inst2|TXD~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst11|inst2|TXD~enfeeder_combout\);

-- Location: FF_X33_Y17_N19
\inst11|inst2|TXD~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst11|inst2|TXD~enfeeder_combout\,
	clrn => \ALT_INV_JP1~input_o\,
	ena => \inst11|inst2|TXD~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|TXD~en_q\);

-- Location: LCCOMB_X33_Y17_N4
\inst11|inst|SDA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~3_combout\ = (!\inst11|inst|SDA~en_q\ & ((\inst11|inst2|TXD~reg0_q\) # (!\inst11|inst2|TXD~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|SDA~en_q\,
	datac => \inst11|inst2|TXD~reg0_q\,
	datad => \inst11|inst2|TXD~en_q\,
	combout => \inst11|inst|SDA~3_combout\);

-- Location: LCCOMB_X33_Y17_N2
\inst11|inst|SDA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~4_combout\ = (\inst11|inst|SDA~en_q\) # (\inst11|inst2|TXD~en_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|SDA~en_q\,
	datad => \inst11|inst2|TXD~en_q\,
	combout => \inst11|inst|SDA~4_combout\);

-- Location: LCCOMB_X16_Y15_N4
\inst0|clk_counter[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~3_cout\ = CARRY((\inst4|clk_counter\(1) & \inst28|clockdiv\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(1),
	datab => \inst28|clockdiv\(0),
	datad => VCC,
	cout => \inst0|clk_counter[9]~3_cout\);

-- Location: LCCOMB_X16_Y15_N6
\inst0|clk_counter[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~5_cout\ = CARRY((!\inst0|clk_counter[9]~3_cout\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst0|clk_counter[9]~3_cout\,
	cout => \inst0|clk_counter[9]~5_cout\);

-- Location: LCCOMB_X16_Y15_N8
\inst0|clk_counter[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~7_cout\ = CARRY((\inst4|clk_counter\(3) & !\inst0|clk_counter[9]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst0|clk_counter[9]~5_cout\,
	cout => \inst0|clk_counter[9]~7_cout\);

-- Location: LCCOMB_X16_Y15_N10
\inst0|clk_counter[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~9_cout\ = CARRY((!\inst0|clk_counter[9]~7_cout\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst0|clk_counter[9]~7_cout\,
	cout => \inst0|clk_counter[9]~9_cout\);

-- Location: LCCOMB_X16_Y15_N12
\inst0|clk_counter[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~11_cout\ = CARRY((\inst4|clk_counter\(5) & !\inst0|clk_counter[9]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst0|clk_counter[9]~9_cout\,
	cout => \inst0|clk_counter[9]~11_cout\);

-- Location: LCCOMB_X16_Y15_N14
\inst0|clk_counter[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~13_cout\ = CARRY((!\inst0|clk_counter[9]~11_cout\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst0|clk_counter[9]~11_cout\,
	cout => \inst0|clk_counter[9]~13_cout\);

-- Location: LCCOMB_X16_Y15_N16
\inst0|clk_counter[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~15_cout\ = CARRY((\inst1|counter\(7) & !\inst0|clk_counter[9]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(7),
	datad => VCC,
	cin => \inst0|clk_counter[9]~13_cout\,
	cout => \inst0|clk_counter[9]~15_cout\);

-- Location: LCCOMB_X16_Y15_N18
\inst0|clk_counter[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~17_cout\ = CARRY((!\inst0|clk_counter[9]~15_cout\) # (!\inst1|counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(8),
	datad => VCC,
	cin => \inst0|clk_counter[9]~15_cout\,
	cout => \inst0|clk_counter[9]~17_cout\);

-- Location: LCCOMB_X16_Y15_N20
\inst0|clk_counter[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~18_combout\ = (\inst0|clk_counter\(9) & (\inst0|clk_counter[9]~17_cout\ $ (GND))) # (!\inst0|clk_counter\(9) & (!\inst0|clk_counter[9]~17_cout\ & VCC))
-- \inst0|clk_counter[9]~19\ = CARRY((\inst0|clk_counter\(9) & !\inst0|clk_counter[9]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|clk_counter\(9),
	datad => VCC,
	cin => \inst0|clk_counter[9]~17_cout\,
	combout => \inst0|clk_counter[9]~18_combout\,
	cout => \inst0|clk_counter[9]~19\);

-- Location: FF_X16_Y15_N21
\inst0|clk_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|clk_counter[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|clk_counter\(9));

-- Location: LCCOMB_X16_Y15_N22
\inst0|clk_counter[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[10]~20_combout\ = \inst0|clk_counter\(10) $ (\inst0|clk_counter[9]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|clk_counter\(10),
	cin => \inst0|clk_counter[9]~19\,
	combout => \inst0|clk_counter[10]~20_combout\);

-- Location: LCCOMB_X18_Y15_N10
\inst0|clk_counter[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[10]~feeder_combout\ = \inst0|clk_counter[10]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|clk_counter[10]~20_combout\,
	combout => \inst0|clk_counter[10]~feeder_combout\);

-- Location: FF_X18_Y15_N11
\inst0|clk_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst0|clk_counter[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|clk_counter\(10));

-- Location: LCCOMB_X24_Y4_N10
\inst0|write_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~8_combout\ = ((\inst0|write_state\(2)) # (!\inst0|write_state\(4))) # (!\inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(1),
	datab => \inst0|write_state\(4),
	datac => \inst0|write_state\(2),
	combout => \inst0|write_state~8_combout\);

-- Location: LCCOMB_X24_Y4_N16
\inst0|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~0_combout\ = \inst0|write_state\(0) $ (VCC)
-- \inst0|Add2~1\ = CARRY(\inst0|write_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(0),
	datad => VCC,
	combout => \inst0|Add2~0_combout\,
	cout => \inst0|Add2~1\);

-- Location: LCCOMB_X24_Y4_N18
\inst0|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~2_combout\ = (\inst0|write_state\(1) & ((\inst0|Add2~1\) # (GND))) # (!\inst0|write_state\(1) & (!\inst0|Add2~1\))
-- \inst0|Add2~3\ = CARRY((\inst0|write_state\(1)) # (!\inst0|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(1),
	datad => VCC,
	cin => \inst0|Add2~1\,
	combout => \inst0|Add2~2_combout\,
	cout => \inst0|Add2~3\);

-- Location: LCCOMB_X24_Y4_N20
\inst0|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~4_combout\ = (\inst0|write_state\(2) & (\inst0|Add2~3\ $ (GND))) # (!\inst0|write_state\(2) & (!\inst0|Add2~3\ & VCC))
-- \inst0|Add2~5\ = CARRY((\inst0|write_state\(2) & !\inst0|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(2),
	datad => VCC,
	cin => \inst0|Add2~3\,
	combout => \inst0|Add2~4_combout\,
	cout => \inst0|Add2~5\);

-- Location: LCCOMB_X24_Y4_N22
\inst0|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~6_combout\ = (\inst0|write_state\(3) & ((\inst0|Add2~5\) # (GND))) # (!\inst0|write_state\(3) & (!\inst0|Add2~5\))
-- \inst0|Add2~7\ = CARRY((\inst0|write_state\(3)) # (!\inst0|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datad => VCC,
	cin => \inst0|Add2~5\,
	combout => \inst0|Add2~6_combout\,
	cout => \inst0|Add2~7\);

-- Location: LCCOMB_X24_Y4_N24
\inst0|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~8_combout\ = \inst0|write_state\(4) $ (\inst0|Add2~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(4),
	cin => \inst0|Add2~7\,
	combout => \inst0|Add2~8_combout\);

-- Location: LCCOMB_X24_Y4_N14
\inst0|write_state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~9_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[3]~0_combout\ & ((!\inst0|Add2~8_combout\))) # (!\inst0|write_state[3]~0_combout\ & (!\inst0|write_state~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state~8_combout\,
	datab => \inst0|write_state[3]~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|Add2~8_combout\,
	combout => \inst0|write_state~9_combout\);

-- Location: FF_X24_Y4_N15
\inst0|write_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(4));

-- Location: LCCOMB_X24_Y4_N8
\inst0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~0_combout\ = (\inst0|write_state\(1) & !\inst0|write_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(1),
	datac => \inst0|write_state\(2),
	combout => \inst0|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y4_N2
\inst0|write_state[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state[3]~0_combout\ = (\inst0|write_state\(3) & (((!\inst0|Equal2~0_combout\)))) # (!\inst0|write_state\(3) & ((\inst0|Equal2~0_combout\ & ((!\inst0|write_state\(0)))) # (!\inst0|Equal2~0_combout\ & (\inst0|write_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datab => \inst0|write_state\(4),
	datac => \inst0|Equal2~0_combout\,
	datad => \inst0|write_state\(0),
	combout => \inst0|write_state[3]~0_combout\);

-- Location: LCCOMB_X24_Y4_N4
\inst0|write_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~2_combout\ = (!\inst0|start_write~q\ & ((\inst0|write_state[3]~0_combout\ & ((\inst0|Add2~4_combout\))) # (!\inst0|write_state[3]~0_combout\ & (\inst0|write_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state[3]~0_combout\,
	datac => \inst0|write_state\(2),
	datad => \inst0|Add2~4_combout\,
	combout => \inst0|write_state~2_combout\);

-- Location: FF_X24_Y4_N5
\inst0|write_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(2));

-- Location: LCCOMB_X21_Y4_N16
\inst0|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~1_combout\ = (!\inst0|write_state\(2) & (\inst0|write_state\(3) & \inst0|write_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(2),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(1),
	combout => \inst0|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y4_N26
\inst0|write_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~1_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[3]~0_combout\ & ((!\inst0|Add2~6_combout\))) # (!\inst0|write_state[3]~0_combout\ & (\inst0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|Equal2~1_combout\,
	datac => \inst0|Add2~6_combout\,
	datad => \inst0|write_state[3]~0_combout\,
	combout => \inst0|write_state~1_combout\);

-- Location: FF_X24_Y4_N27
\inst0|write_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(3));

-- Location: LCCOMB_X24_Y4_N6
\inst0|write_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~3_combout\ = ((!\inst0|write_state\(2) & ((\inst0|write_state\(0)) # (!\inst0|write_state\(3))))) # (!\inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datab => \inst0|write_state\(2),
	datac => \inst0|write_state\(1),
	datad => \inst0|write_state\(0),
	combout => \inst0|write_state~3_combout\);

-- Location: LCCOMB_X24_Y4_N30
\inst0|write_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~4_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[3]~0_combout\ & ((!\inst0|Add2~2_combout\))) # (!\inst0|write_state[3]~0_combout\ & (!\inst0|write_state~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state~3_combout\,
	datab => \inst0|write_state[3]~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|Add2~2_combout\,
	combout => \inst0|write_state~4_combout\);

-- Location: FF_X24_Y4_N31
\inst0|write_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(1));

-- Location: LCCOMB_X21_Y4_N10
\inst0|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal1~0_combout\ = (!\inst0|write_state\(0) & (!\inst0|write_state\(1) & (!\inst0|write_state\(3) & !\inst0|write_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(0),
	datab => \inst0|write_state\(1),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(4),
	combout => \inst0|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y14_N0
\inst0|init:n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init:n[0]~0_combout\ = \inst0|init:n[0]~q\ $ (((\inst0|start_write~q\ & \inst0|ADC_Register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|start_write~q\,
	datac => \inst0|ADC_Register_address[1]~0_combout\,
	datad => \inst0|init:n[0]~q\,
	combout => \inst0|init:n[0]~0_combout\);

-- Location: LCCOMB_X18_Y15_N16
\inst0|init:n[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init:n[0]~feeder_combout\ = \inst0|init:n[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|init:n[0]~0_combout\,
	combout => \inst0|init:n[0]~feeder_combout\);

-- Location: FF_X18_Y15_N17
\inst0|init:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init:n[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init:n[0]~q\);

-- Location: LCCOMB_X18_Y15_N2
\inst0|init:n[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init:n[1]~0_combout\ = (\inst0|init:n[1]~q\) # ((\inst0|start_write~q\ & (\inst0|ADC_Register_address[1]~0_combout\ & \inst0|init:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|ADC_Register_address[1]~0_combout\,
	datac => \inst0|init:n[1]~q\,
	datad => \inst0|init:n[0]~q\,
	combout => \inst0|init:n[1]~0_combout\);

-- Location: FF_X18_Y15_N3
\inst0|init:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init:n[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init:n[1]~q\);

-- Location: LCCOMB_X21_Y8_N28
\inst0|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~0_combout\ = (\inst1|POR\(0) & (\inst1|POR\(1) & \inst0|init:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|POR\(0),
	datac => \inst1|POR\(1),
	datad => \inst0|init:n[1]~q\,
	combout => \inst0|init_done~0_combout\);

-- Location: LCCOMB_X21_Y8_N26
\inst0|init_done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~1_combout\ = (\inst0|init_done~q\) # ((\inst0|Equal1~0_combout\ & (\inst0|init_done~0_combout\ & !\inst0|write_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|Equal1~0_combout\,
	datab => \inst0|init_done~0_combout\,
	datac => \inst0|init_done~q\,
	datad => \inst0|write_state\(2),
	combout => \inst0|init_done~1_combout\);

-- Location: LCCOMB_X18_Y15_N20
\inst0|init_done~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~feeder_combout\ = \inst0|init_done~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|init_done~1_combout\,
	combout => \inst0|init_done~feeder_combout\);

-- Location: FF_X18_Y15_N21
\inst0|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init_done~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init_done~q\);

-- Location: LCCOMB_X21_Y8_N18
\inst0|ADC_Register_address[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~0_combout\ = (!\inst0|init_done~q\ & (\inst1|POR\(0) & (\inst1|POR\(1) & !\inst0|init:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|init_done~q\,
	datab => \inst1|POR\(0),
	datac => \inst1|POR\(1),
	datad => \inst0|init:n[1]~q\,
	combout => \inst0|ADC_Register_address[1]~0_combout\);

-- Location: LCCOMB_X21_Y8_N16
\inst0|start_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|start_write~0_combout\ = (\inst0|ADC_Register_address[1]~0_combout\ & (\inst0|Equal1~0_combout\ & (!\inst0|start_write~q\ & !\inst0|write_state\(2)))) # (!\inst0|ADC_Register_address[1]~0_combout\ & (((\inst0|start_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|Equal1~0_combout\,
	datab => \inst0|ADC_Register_address[1]~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|write_state\(2),
	combout => \inst0|start_write~0_combout\);

-- Location: FF_X18_Y15_N13
\inst0|start_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	asdata => \inst0|start_write~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|start_write~q\);

-- Location: LCCOMB_X21_Y4_N0
\inst0|write_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~6_combout\ = (!\inst0|write_state\(4) & (!\inst0|write_state\(3) & ((\inst0|write_state\(2)) # (!\inst0|write_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(4),
	datab => \inst0|write_state\(2),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(1),
	combout => \inst0|write_state~6_combout\);

-- Location: LCCOMB_X24_Y4_N0
\inst0|write_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~5_combout\ = (\inst0|Equal2~2_combout\) # ((\inst0|Add2~0_combout\ & \inst0|write_state[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|Add2~0_combout\,
	datac => \inst0|Equal2~2_combout\,
	datad => \inst0|write_state[3]~0_combout\,
	combout => \inst0|write_state~5_combout\);

-- Location: LCCOMB_X24_Y4_N12
\inst0|write_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~7_combout\ = (!\inst0|start_write~q\ & ((\inst0|write_state~5_combout\) # ((\inst0|write_state~6_combout\ & \inst0|write_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state~6_combout\,
	datac => \inst0|write_state\(0),
	datad => \inst0|write_state~5_combout\,
	combout => \inst0|write_state~7_combout\);

-- Location: FF_X24_Y4_N13
\inst0|write_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(0));

-- Location: LCCOMB_X21_Y4_N30
\inst0|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~2_combout\ = (!\inst0|write_state\(0) & (!\inst0|write_state\(2) & (\inst0|write_state\(3) & \inst0|write_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(0),
	datab => \inst0|write_state\(2),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(1),
	combout => \inst0|Equal2~2_combout\);

-- Location: LCCOMB_X19_Y1_N28
\inst0|DBus[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[15]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[15]~enfeeder_combout\);

-- Location: LCCOMB_X21_Y8_N22
\inst0|DBus[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[15]~16_combout\ = (!\inst0|start_write~q\ & ((\inst0|Equal2~2_combout\) # ((\inst0|write_state~6_combout\ & \inst0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state~6_combout\,
	datac => \inst0|init_done~q\,
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[15]~16_combout\);

-- Location: FF_X19_Y1_N29
\inst0|DBus[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[15]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[15]~en_q\);

-- Location: FF_X21_Y4_N9
\inst0|DBus[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|Equal2~2_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[14]~en_q\);

-- Location: LCCOMB_X19_Y1_N6
\inst0|DBus[13]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[13]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[13]~enfeeder_combout\);

-- Location: FF_X19_Y1_N7
\inst0|DBus[13]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[13]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[13]~en_q\);

-- Location: FF_X21_Y4_N31
\inst0|DBus[12]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|Equal2~2_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[12]~en_q\);

-- Location: LCCOMB_X19_Y1_N24
\inst0|DBus[11]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[11]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[11]~enfeeder_combout\);

-- Location: FF_X19_Y1_N25
\inst0|DBus[11]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[11]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[11]~en_q\);

-- Location: LCCOMB_X19_Y1_N14
\inst0|DBus[10]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[10]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[10]~enfeeder_combout\);

-- Location: FF_X19_Y1_N15
\inst0|DBus[10]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[10]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[10]~en_q\);

-- Location: LCCOMB_X19_Y1_N4
\inst0|DBus[9]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[9]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[9]~enfeeder_combout\);

-- Location: FF_X19_Y1_N5
\inst0|DBus[9]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[9]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[9]~en_q\);

-- Location: LCCOMB_X19_Y1_N30
\inst0|DBus[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[8]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[8]~enfeeder_combout\);

-- Location: FF_X19_Y1_N31
\inst0|DBus[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[8]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[8]~en_q\);

-- Location: LCCOMB_X19_Y1_N16
\inst0|DBus[7]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[7]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[7]~enfeeder_combout\);

-- Location: FF_X19_Y1_N17
\inst0|DBus[7]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[7]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[7]~en_q\);

-- Location: LCCOMB_X19_Y1_N10
\inst0|DBus[6]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[6]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[6]~enfeeder_combout\);

-- Location: FF_X19_Y1_N11
\inst0|DBus[6]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[6]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[6]~en_q\);

-- Location: LCCOMB_X17_Y15_N8
\inst0|ADC_Register_address[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~2_combout\ = !\inst0|init:n[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|init:n[0]~q\,
	combout => \inst0|ADC_Register_address[1]~2_combout\);

-- Location: LCCOMB_X21_Y8_N12
\inst0|ADC_Register_address[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~1_combout\ = (\inst0|Equal1~0_combout\ & (\inst0|ADC_Register_address[1]~0_combout\ & (!\inst0|start_write~q\ & !\inst0|write_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|Equal1~0_combout\,
	datab => \inst0|ADC_Register_address[1]~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|write_state\(2),
	combout => \inst0|ADC_Register_address[1]~1_combout\);

-- Location: FF_X17_Y15_N9
\inst0|ADC_Register_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|ADC_Register_address[1]~2_combout\,
	ena => \inst0|ADC_Register_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Register_address\(1));

-- Location: LCCOMB_X21_Y4_N14
\inst0|DBus[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[5]~17_combout\ = (\inst0|ADC_Register_address\(1) & ((!\inst0|write_state\(4)) # (!\inst0|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address\(1),
	datac => \inst0|Equal2~2_combout\,
	datad => \inst0|write_state\(4),
	combout => \inst0|DBus[5]~17_combout\);

-- Location: FF_X21_Y4_N15
\inst0|DBus[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[5]~17_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[5]~reg0_q\);

-- Location: LCCOMB_X19_Y1_N8
\inst0|DBus[5]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[5]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[5]~enfeeder_combout\);

-- Location: FF_X19_Y1_N9
\inst0|DBus[5]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[5]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[5]~en_q\);

-- Location: LCCOMB_X17_Y15_N6
\inst0|ADC_Register_address[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[0]~feeder_combout\ = \inst0|init:n[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|init:n[0]~q\,
	combout => \inst0|ADC_Register_address[0]~feeder_combout\);

-- Location: FF_X17_Y15_N7
\inst0|ADC_Register_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|ADC_Register_address[0]~feeder_combout\,
	ena => \inst0|ADC_Register_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Register_address\(0));

-- Location: LCCOMB_X21_Y4_N8
\inst0|DBus[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[4]~18_combout\ = (\inst0|ADC_Register_address\(0) & ((!\inst0|write_state\(4)) # (!\inst0|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address\(0),
	datac => \inst0|Equal2~2_combout\,
	datad => \inst0|write_state\(4),
	combout => \inst0|DBus[4]~18_combout\);

-- Location: FF_X21_Y4_N25
\inst0|DBus[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|DBus[4]~18_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[4]~reg0_q\);

-- Location: LCCOMB_X19_Y1_N18
\inst0|DBus[4]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[4]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[4]~enfeeder_combout\);

-- Location: FF_X19_Y1_N19
\inst0|DBus[4]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[4]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[4]~en_q\);

-- Location: FF_X21_Y4_N23
\inst0|DBus[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|DBus[4]~18_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[3]~reg0_q\);

-- Location: LCCOMB_X19_Y1_N20
\inst0|DBus[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[3]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[3]~enfeeder_combout\);

-- Location: FF_X19_Y1_N21
\inst0|DBus[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[3]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[3]~en_q\);

-- Location: LCCOMB_X19_Y1_N22
\inst0|DBus[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[2]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[2]~enfeeder_combout\);

-- Location: FF_X19_Y1_N23
\inst0|DBus[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[2]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[2]~en_q\);

-- Location: LCCOMB_X21_Y4_N4
\inst0|DBus[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[1]~19_combout\ = (\inst0|ADC_Register_address\(1)) # ((!\inst0|write_state\(4)) # (!\inst0|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address\(1),
	datac => \inst0|Equal2~2_combout\,
	datad => \inst0|write_state\(4),
	combout => \inst0|DBus[1]~19_combout\);

-- Location: FF_X21_Y4_N5
\inst0|DBus[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[1]~19_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[1]~reg0_q\);

-- Location: LCCOMB_X19_Y1_N0
\inst0|DBus[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[1]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[1]~enfeeder_combout\);

-- Location: FF_X19_Y1_N1
\inst0|DBus[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[1]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[1]~en_q\);

-- Location: LCCOMB_X21_Y4_N26
\inst0|DBus[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[0]~20_combout\ = (\inst0|Equal2~2_combout\ & (\inst0|ADC_Register_address\(0) & \inst0|write_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|Equal2~2_combout\,
	datac => \inst0|ADC_Register_address\(0),
	datad => \inst0|write_state\(4),
	combout => \inst0|DBus[0]~20_combout\);

-- Location: FF_X21_Y4_N27
\inst0|DBus[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[0]~20_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[0]~reg0_q\);

-- Location: FF_X21_Y4_N21
\inst0|DBus[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|Equal2~2_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[0]~en_q\);

-- Location: LCCOMB_X1_Y11_N18
\inst4|clk_counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[7]~19_combout\ = \inst4|clk_counter\(7) $ (!\inst4|clk_counter[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(7),
	cin => \inst4|clk_counter[6]~18\,
	combout => \inst4|clk_counter[7]~19_combout\);

-- Location: FF_X1_Y11_N19
\inst4|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst4|clk_counter[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(7));

-- Location: CLKCTRL_G1
\inst4|clk_counter[7]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|clk_counter[7]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|clk_counter[7]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y15_N10
\inst4|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~1_combout\ = (\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & \inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~1_combout\);

-- Location: LCCOMB_X21_Y15_N26
\inst4|clk_I2C~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_I2C~0_combout\ = (!\inst4|clk_I2C\(0) & !\inst4|I2C_start_transfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(0),
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|clk_I2C~0_combout\);

-- Location: FF_X21_Y15_N27
\inst4|clk_I2C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|clk_I2C~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_I2C\(0));

-- Location: LCCOMB_X19_Y15_N8
\inst4|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add3~0_combout\ = \inst4|clk_I2C\(1) $ (\inst4|clk_I2C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|Add3~0_combout\);

-- Location: FF_X19_Y15_N9
\inst4|clk_I2C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Add3~0_combout\,
	sclr => \inst4|I2C_start_transfer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_I2C\(1));

-- Location: LCCOMB_X19_Y14_N4
\inst4|n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~6_combout\ = (\inst4|I2C_transmit:n[2]~q\ & !\inst4|I2C_start_transfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[2]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	combout => \inst4|n~6_combout\);

-- Location: LCCOMB_X19_Y14_N30
\inst4|n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~4_combout\ = (!\inst4|I2C_start_transfer~q\ & \inst4|I2C_transmit:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|n~4_combout\);

-- Location: LCCOMB_X19_Y14_N8
\inst4|I2C_transmit:n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[0]~1_combout\ = (\inst4|n~5_combout\ & (\inst4|n~4_combout\ & VCC)) # (!\inst4|n~5_combout\ & (\inst4|n~4_combout\ $ (VCC)))
-- \inst4|I2C_transmit:n[0]~2\ = CARRY((!\inst4|n~5_combout\ & \inst4|n~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~4_combout\,
	datad => VCC,
	combout => \inst4|I2C_transmit:n[0]~1_combout\,
	cout => \inst4|I2C_transmit:n[0]~2\);

-- Location: LCCOMB_X19_Y14_N10
\inst4|I2C_transmit:n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[1]~1_combout\ = (\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\ & ((\inst4|I2C_transmit:n[0]~2\) # (GND))) # (!\inst4|Mux23~0_combout\ & (!\inst4|I2C_transmit:n[0]~2\)))) # (!\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\ & 
-- (!\inst4|I2C_transmit:n[0]~2\)) # (!\inst4|Mux23~0_combout\ & (\inst4|I2C_transmit:n[0]~2\ & VCC))))
-- \inst4|I2C_transmit:n[1]~2\ = CARRY((\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\) # (!\inst4|I2C_transmit:n[0]~2\))) # (!\inst4|n~5_combout\ & (\inst4|Mux23~0_combout\ & !\inst4|I2C_transmit:n[0]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|Mux23~0_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[0]~2\,
	combout => \inst4|I2C_transmit:n[1]~1_combout\,
	cout => \inst4|I2C_transmit:n[1]~2\);

-- Location: FF_X19_Y14_N11
\inst4|I2C_transmit:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[1]~q\);

-- Location: LCCOMB_X21_Y15_N24
\inst4|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~0_combout\ = (!\inst4|I2C_transmit:n[1]~q\ & !\inst4|I2C_start_transfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_transmit:n[1]~q\,
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|Mux23~0_combout\);

-- Location: LCCOMB_X19_Y14_N12
\inst4|I2C_transmit:n[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[2]~1_combout\ = ((\inst4|n~5_combout\ $ (\inst4|n~6_combout\ $ (\inst4|I2C_transmit:n[1]~2\)))) # (GND)
-- \inst4|I2C_transmit:n[2]~2\ = CARRY((\inst4|n~5_combout\ & (\inst4|n~6_combout\ & !\inst4|I2C_transmit:n[1]~2\)) # (!\inst4|n~5_combout\ & ((\inst4|n~6_combout\) # (!\inst4|I2C_transmit:n[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~6_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[1]~2\,
	combout => \inst4|I2C_transmit:n[2]~1_combout\,
	cout => \inst4|I2C_transmit:n[2]~2\);

-- Location: FF_X19_Y14_N13
\inst4|I2C_transmit:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[2]~q\);

-- Location: LCCOMB_X19_Y14_N22
\inst4|n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~7_combout\ = (\inst4|I2C_transmit:n[4]~q\) # (\inst4|I2C_start_transfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_transmit:n[4]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	combout => \inst4|n~7_combout\);

-- Location: LCCOMB_X19_Y14_N14
\inst4|I2C_transmit:n[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[3]~1_combout\ = (\inst4|n~5_combout\ & ((\inst4|n~3_combout\ & (!\inst4|I2C_transmit:n[2]~2\)) # (!\inst4|n~3_combout\ & ((\inst4|I2C_transmit:n[2]~2\) # (GND))))) # (!\inst4|n~5_combout\ & ((\inst4|n~3_combout\ & 
-- (\inst4|I2C_transmit:n[2]~2\ & VCC)) # (!\inst4|n~3_combout\ & (!\inst4|I2C_transmit:n[2]~2\))))
-- \inst4|I2C_transmit:n[3]~2\ = CARRY((\inst4|n~5_combout\ & ((!\inst4|I2C_transmit:n[2]~2\) # (!\inst4|n~3_combout\))) # (!\inst4|n~5_combout\ & (!\inst4|n~3_combout\ & !\inst4|I2C_transmit:n[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~3_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[2]~2\,
	combout => \inst4|I2C_transmit:n[3]~1_combout\,
	cout => \inst4|I2C_transmit:n[3]~2\);

-- Location: FF_X19_Y14_N15
\inst4|I2C_transmit:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[3]~q\);

-- Location: LCCOMB_X19_Y14_N6
\inst4|n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~3_combout\ = (\inst4|I2C_start_transfer~q\) # (\inst4|I2C_transmit:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_transmit:n[3]~q\,
	combout => \inst4|n~3_combout\);

-- Location: LCCOMB_X19_Y14_N16
\inst4|I2C_transmit:n[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[4]~1_combout\ = \inst4|n~7_combout\ $ (\inst4|I2C_transmit:n[3]~2\ $ (\inst4|n~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~7_combout\,
	datad => \inst4|n~5_combout\,
	cin => \inst4|I2C_transmit:n[3]~2\,
	combout => \inst4|I2C_transmit:n[4]~1_combout\);

-- Location: FF_X19_Y14_N17
\inst4|I2C_transmit:n[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[4]~q\);

-- Location: LCCOMB_X19_Y14_N0
\inst4|Equal7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal7~8_combout\ = (!\inst4|I2C_transmit:n[2]~q\ & (!\inst4|I2C_transmit:n[4]~q\ & (!\inst4|I2C_start_transfer~q\ & !\inst4|I2C_transmit:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[2]~q\,
	datab => \inst4|I2C_transmit:n[4]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[1]~q\,
	combout => \inst4|Equal7~8_combout\);

-- Location: LCCOMB_X19_Y14_N26
\inst4|Equal7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal7~9_combout\ = (\inst4|Equal7~8_combout\ & (!\inst4|I2C_transmit:n[3]~q\ & (!\inst4|I2C_start_transfer~q\ & !\inst4|I2C_transmit:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal7~8_combout\,
	datab => \inst4|I2C_transmit:n[3]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|Equal7~9_combout\);

-- Location: LCCOMB_X19_Y15_N28
\inst4|n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~5_combout\ = (((\inst4|Equal7~9_combout\) # (!\inst4|clk_I2C\(0))) # (!\inst4|clk_I2C\(1))) # (!\inst4|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal3~1_combout\,
	datab => \inst4|clk_I2C\(1),
	datac => \inst4|Equal7~9_combout\,
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|n~5_combout\);

-- Location: FF_X19_Y14_N9
\inst4|I2C_transmit:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[0]~q\);

-- Location: LCCOMB_X19_Y14_N28
\inst4|I2C_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~5_combout\ = (!\inst4|I2C_transmit:n[2]~q\ & (\inst4|I2C_state\(2) & (!\inst4|I2C_start_transfer~q\ & !\inst4|I2C_transmit:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[2]~q\,
	datab => \inst4|I2C_state\(2),
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[1]~q\,
	combout => \inst4|I2C_state~5_combout\);

-- Location: LCCOMB_X19_Y14_N2
\inst4|I2C_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~6_combout\ = (!\inst4|I2C_transmit:n[0]~q\ & (!\inst4|I2C_transmit:n[4]~q\ & (!\inst4|I2C_transmit:n[3]~q\ & \inst4|I2C_state~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[0]~q\,
	datab => \inst4|I2C_transmit:n[4]~q\,
	datac => \inst4|I2C_transmit:n[3]~q\,
	datad => \inst4|I2C_state~5_combout\,
	combout => \inst4|I2C_state~6_combout\);

-- Location: LCCOMB_X19_Y15_N4
\inst4|I2C_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~1_combout\ = (\inst4|clk_I2C\(1) & \inst4|clk_I2C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|I2C_state~1_combout\);

-- Location: LCCOMB_X19_Y15_N0
\inst4|I2C_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~7_combout\ = (\inst4|I2C_state~1_combout\ & (\inst4|I2C_state\(0) & ((\inst4|I2C_state~6_combout\) # (!\inst4|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state~6_combout\,
	datac => \inst4|I2C_state~1_combout\,
	datad => \inst4|I2C_state\(0),
	combout => \inst4|I2C_state~7_combout\);

-- Location: LCCOMB_X19_Y15_N16
\inst4|I2C_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~8_combout\ = (!\inst4|I2C_state~7_combout\ & ((\inst4|I2C_state~3_combout\) # ((\inst4|I2C_state\(0)) # (\inst4|I2C_start_transfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state~3_combout\,
	datab => \inst4|I2C_state~7_combout\,
	datac => \inst4|I2C_state\(0),
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|I2C_state~8_combout\);

-- Location: FF_X19_Y15_N17
\inst4|I2C_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(0));

-- Location: LCCOMB_X23_Y15_N12
\inst4|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~0_combout\ = (!\inst4|I2C_state\(1) & !\inst4|I2C_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_state\(1),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~0_combout\);

-- Location: LCCOMB_X24_Y15_N16
\inst4|n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~0_combout\ = (\inst4|regload:n[1]~q\ & (\inst4|regload:n[3]~q\ $ (((\inst4|regload:n[2]~q\ & \inst4|regload:n[0]~q\))))) # (!\inst4|regload:n[1]~q\ & (\inst4|regload:n[3]~q\ & ((\inst4|regload:n[0]~q\) # (!\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|n~0_combout\);

-- Location: LCCOMB_X23_Y14_N12
\inst12|audio_conf_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|audio_conf_strobe~combout\ = LCELL((!\inst11|inst3|addr\(6) & (\inst11|inst3|addr\(7) & (\inst1|Equal0~0_combout\ & \inst11|inst3|strobe~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst3|addr\(6),
	datab => \inst11|inst3|addr\(7),
	datac => \inst1|Equal0~0_combout\,
	datad => \inst11|inst3|strobe~combout\,
	combout => \inst12|audio_conf_strobe~combout\);

-- Location: LCCOMB_X22_Y14_N26
\inst4|conf_strobe_ff_q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst4|conf_strobe_ff_q~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N16
\inst4|init_done~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|init_done~2_combout\ = (\inst4|Equal3~0_combout\ & (!\inst4|I2C_state\(2) & (!\inst4|I2C_start_transfer~q\ & \inst4|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal3~0_combout\,
	datab => \inst4|I2C_state\(2),
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|Equal2~0_combout\,
	combout => \inst4|init_done~2_combout\);

-- Location: LCCOMB_X23_Y15_N20
\inst4|init_done~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|init_done~3_combout\ = (\inst4|init_done~q\) # ((\inst4|init_done~2_combout\ & (\inst1|POR\(0) & \inst1|POR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|init_done~q\,
	datab => \inst4|init_done~2_combout\,
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst4|init_done~3_combout\);

-- Location: LCCOMB_X23_Y15_N8
\inst4|init_done~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|init_done~feeder_combout\ = \inst4|init_done~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|init_done~3_combout\,
	combout => \inst4|init_done~feeder_combout\);

-- Location: FF_X23_Y15_N9
\inst4|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|init_done~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|init_done~q\);

-- Location: FF_X22_Y14_N27
\inst4|conf_strobe_ff_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|audio_conf_strobe~combout\,
	d => \inst4|conf_strobe_ff_q~feeder_combout\,
	clrn => \inst4|ALT_INV_conf_strobe_ff_reset~q\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|conf_strobe_ff_q~q\);

-- Location: LCCOMB_X23_Y15_N18
\inst4|regload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload~0_combout\ = (\inst1|POR\(1) & (\inst1|POR\(0) & !\inst4|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst4|init_done~q\,
	combout => \inst4|regload~0_combout\);

-- Location: LCCOMB_X23_Y15_N10
\inst4|conf_strobe_ff_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~1_combout\ = (\inst4|regload~0_combout\ & (((\inst4|conf_strobe_ff_reset~q\)))) # (!\inst4|regload~0_combout\ & ((\inst4|conf_strobe_ff_reset~q\ & ((!\inst4|init_done~2_combout\))) # (!\inst4|conf_strobe_ff_reset~q\ & 
-- (\inst4|conf_strobe_ff_q~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|conf_strobe_ff_q~q\,
	datab => \inst4|regload~0_combout\,
	datac => \inst4|conf_strobe_ff_reset~q\,
	datad => \inst4|init_done~2_combout\,
	combout => \inst4|conf_strobe_ff_reset~1_combout\);

-- Location: LCCOMB_X23_Y15_N30
\inst4|conf_strobe_ff_reset~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~feeder_combout\ = \inst4|conf_strobe_ff_reset~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|conf_strobe_ff_reset~1_combout\,
	combout => \inst4|conf_strobe_ff_reset~feeder_combout\);

-- Location: FF_X23_Y15_N31
\inst4|conf_strobe_ff_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|conf_strobe_ff_reset~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|conf_strobe_ff_reset~q\);

-- Location: LCCOMB_X23_Y15_N24
\inst4|conf_strobe_ff_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~0_combout\ = (!\inst4|conf_strobe_ff_reset~q\ & (((\inst4|init_done~q\) # (!\inst1|POR\(1))) # (!\inst1|POR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|POR\(1),
	datac => \inst4|conf_strobe_ff_reset~q\,
	datad => \inst4|init_done~q\,
	combout => \inst4|conf_strobe_ff_reset~0_combout\);

-- Location: LCCOMB_X23_Y15_N26
\inst4|I2C_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~4_combout\ = (!\inst4|I2C_state\(2) & (!\inst4|conf_strobe_ff_reset~0_combout\ & (!\inst4|I2C_start_transfer~q\ & \inst4|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(2),
	datab => \inst4|conf_strobe_ff_reset~0_combout\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|Equal3~0_combout\,
	combout => \inst4|I2C_data~4_combout\);

-- Location: FF_X24_Y15_N17
\inst4|regload:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~0_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[3]~q\);

-- Location: LCCOMB_X24_Y15_N14
\inst4|n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~1_combout\ = (\inst4|regload:n[1]~q\ & ((\inst4|regload:n[2]~q\ $ (\inst4|regload:n[0]~q\)))) # (!\inst4|regload:n[1]~q\ & (\inst4|regload:n[2]~q\ & ((\inst4|regload:n[0]~q\) # (!\inst4|regload:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|n~1_combout\);

-- Location: FF_X24_Y15_N15
\inst4|regload:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~1_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[2]~q\);

-- Location: LCCOMB_X24_Y15_N4
\inst4|n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~2_combout\ = (!\inst4|regload:n[0]~q\ & ((\inst4|regload:n[1]~q\) # ((!\inst4|regload:n[3]~q\) # (!\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[3]~q\,
	combout => \inst4|n~2_combout\);

-- Location: FF_X24_Y15_N5
\inst4|regload:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~2_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[0]~q\);

-- Location: LCCOMB_X24_Y15_N26
\inst4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add1~0_combout\ = \inst4|regload:n[1]~q\ $ (\inst4|regload:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|Add1~0_combout\);

-- Location: FF_X24_Y15_N27
\inst4|regload:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Add1~0_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[1]~q\);

-- Location: LCCOMB_X24_Y15_N8
\inst4|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal2~0_combout\ = (!\inst4|regload:n[1]~q\ & (\inst4|regload:n[3]~q\ & (\inst4|regload:n[2]~q\ & !\inst4|regload:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|Equal2~0_combout\);

-- Location: LCCOMB_X23_Y15_N4
\inst4|regload:m[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~0_combout\ = (!\inst4|I2C_start_transfer~q\ & (((\inst4|I2C_state\(2)) # (\inst4|Equal2~0_combout\)) # (!\inst4|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal3~0_combout\,
	datab => \inst4|I2C_state\(2),
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|Equal2~0_combout\,
	combout => \inst4|regload:m[1]~0_combout\);

-- Location: LCCOMB_X23_Y15_N0
\inst4|regload:m[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~1_combout\ = (\inst4|regload:m[1]~0_combout\) # ((\inst4|conf_strobe_ff_reset~0_combout\) # ((\inst4|regload:m[1]~q\ & \inst4|I2C_start_transfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:m[1]~0_combout\,
	datab => \inst4|regload:m[1]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|conf_strobe_ff_reset~0_combout\,
	combout => \inst4|regload:m[1]~1_combout\);

-- Location: LCCOMB_X23_Y15_N6
\inst4|regload:m[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[0]~0_combout\ = (\inst4|regload:m[1]~1_combout\ & ((\inst4|regload:m[0]~q\))) # (!\inst4|regload:m[1]~1_combout\ & (\inst4|I2C_start_transfer~q\ & !\inst4|regload:m[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|regload:m[1]~1_combout\,
	datac => \inst4|regload:m[0]~q\,
	combout => \inst4|regload:m[0]~0_combout\);

-- Location: FF_X23_Y15_N7
\inst4|regload:m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|regload:m[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:m[0]~q\);

-- Location: LCCOMB_X23_Y15_N14
\inst4|regload:m[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~2_combout\ = (\inst4|regload:m[1]~1_combout\ & (((\inst4|regload:m[1]~q\)))) # (!\inst4|regload:m[1]~1_combout\ & (\inst4|I2C_start_transfer~q\ & (\inst4|regload:m[1]~q\ $ (\inst4|regload:m[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|regload:m[1]~1_combout\,
	datac => \inst4|regload:m[1]~q\,
	datad => \inst4|regload:m[0]~q\,
	combout => \inst4|regload:m[1]~2_combout\);

-- Location: FF_X23_Y15_N15
\inst4|regload:m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|regload:m[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:m[1]~q\);

-- Location: LCCOMB_X24_Y15_N22
\inst4|I2C_start_transfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_start_transfer~0_combout\ = (\inst4|conf_strobe_ff_reset~0_combout\ & (((\inst4|I2C_start_transfer~q\)))) # (!\inst4|conf_strobe_ff_reset~0_combout\ & (!\inst4|regload:m[1]~0_combout\ & ((!\inst4|I2C_start_transfer~q\) # 
-- (!\inst4|regload:m[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:m[1]~q\,
	datab => \inst4|conf_strobe_ff_reset~0_combout\,
	datac => \inst4|regload:m[1]~0_combout\,
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|I2C_start_transfer~0_combout\);

-- Location: FF_X23_Y15_N27
\inst4|I2C_start_transfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	asdata => \inst4|I2C_start_transfer~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_start_transfer~q\);

-- Location: LCCOMB_X19_Y15_N2
\inst4|I2C_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~0_combout\ = (\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & !\inst4|I2C_state\(0))) # (!\inst4|I2C_state\(1) & (!\inst4|I2C_state\(2) & \inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|I2C_state~0_combout\);

-- Location: LCCOMB_X19_Y15_N24
\inst4|I2C_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~2_combout\ = (\inst4|I2C_start_transfer~q\ & (((!\inst4|I2C_state~0_combout\)) # (!\inst4|I2C_state~1_combout\))) # (!\inst4|I2C_start_transfer~q\ & (\inst4|I2C_state\(2) & ((!\inst4|I2C_state~0_combout\) # 
-- (!\inst4|I2C_state~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|I2C_state~1_combout\,
	datac => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state~0_combout\,
	combout => \inst4|I2C_state~2_combout\);

-- Location: FF_X19_Y15_N25
\inst4|I2C_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(2));

-- Location: LCCOMB_X19_Y15_N22
\inst4|I2C_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~3_combout\ = (\inst4|I2C_state\(2) & (\inst4|clk_I2C\(1) & \inst4|clk_I2C\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_state\(2),
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|I2C_state~3_combout\);

-- Location: LCCOMB_X19_Y15_N6
\inst4|I2C_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~4_combout\ = (\inst4|I2C_state\(1) & (!\inst4|I2C_start_transfer~q\ & ((\inst4|I2C_state\(0)) # (!\inst4|I2C_state~3_combout\)))) # (!\inst4|I2C_state\(1) & (\inst4|I2C_state~3_combout\ & ((!\inst4|I2C_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state~3_combout\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_state\(1),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|I2C_state~4_combout\);

-- Location: FF_X19_Y15_N7
\inst4|I2C_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(1));

-- Location: LCCOMB_X19_Y15_N14
\inst4|SDA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~7_combout\ = (\inst4|clk_I2C\(1)) # (!\inst4|clk_I2C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|SDA~7_combout\);

-- Location: LCCOMB_X19_Y15_N20
\inst4|SDA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~8_combout\ = (\inst4|I2C_state\(2) & ((\inst4|I2C_state\(1) & (\inst4|SDA~7_combout\ & !\inst4|I2C_state\(0))) # (!\inst4|I2C_state\(1) & ((\inst4|I2C_state\(0)))))) # (!\inst4|I2C_state\(2) & (((\inst4|SDA~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datac => \inst4|SDA~7_combout\,
	datad => \inst4|I2C_state\(0),
	combout => \inst4|SDA~8_combout\);

-- Location: LCCOMB_X19_Y14_N20
\inst4|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~10_combout\ = (\inst4|I2C_start_transfer~q\) # ((\inst4|I2C_transmit:n[1]~q\ & !\inst4|I2C_transmit:n[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_transmit:n[1]~q\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|Mux23~10_combout\);

-- Location: LCCOMB_X19_Y14_N18
\inst4|SDA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~9_combout\ = (\inst4|n~7_combout\ & (\inst4|Mux23~10_combout\ & (!\inst4|n~6_combout\ & \inst4|n~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~7_combout\,
	datab => \inst4|Mux23~10_combout\,
	datac => \inst4|n~6_combout\,
	datad => \inst4|n~3_combout\,
	combout => \inst4|SDA~9_combout\);

-- Location: LCCOMB_X22_Y15_N6
\inst4|I2C_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~9_combout\ = (\inst4|regload:n[3]~q\) # (\inst4|regload:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~9_combout\);

-- Location: LCCOMB_X24_Y15_N10
\inst4|I2C_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~6_combout\ = (!\inst4|Equal2~0_combout\ & \inst4|I2C_data~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Equal2~0_combout\,
	datac => \inst4|I2C_data~4_combout\,
	combout => \inst4|I2C_data~6_combout\);

-- Location: FF_X22_Y15_N7
\inst4|I2C_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~9_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(12));

-- Location: LCCOMB_X21_Y15_N12
\inst4|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~8_combout\ = (\inst4|I2C_data\(12) & (!\inst4|I2C_transmit:n[0]~q\ & (!\inst4|I2C_transmit:n[1]~q\ & !\inst4|I2C_start_transfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data\(12),
	datab => \inst4|I2C_transmit:n[0]~q\,
	datac => \inst4|I2C_transmit:n[1]~q\,
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|Mux23~8_combout\);

-- Location: LCCOMB_X24_Y15_N12
\inst4|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add1~1_combout\ = (\inst4|regload:n[1]~q\ & \inst4|regload:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|Add1~1_combout\);

-- Location: LCCOMB_X25_Y15_N16
\inst4|I2C_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[6]~1_combout\ = (\inst4|I2C_data~9_combout\ & (\inst4|Add1~1_combout\)) # (!\inst4|I2C_data~9_combout\ & ((!\inst4|regload:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Add1~1_combout\,
	datab => \inst4|regload:n[1]~q\,
	datad => \inst4|I2C_data~9_combout\,
	combout => \inst4|I2C_data[6]~1_combout\);

-- Location: LCCOMB_X29_Y12_N4
\inst11|inst2|Data_word[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[5]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[5]~q\,
	combout => \inst11|inst2|Data_word[5]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N24
\inst11|inst2|Data_word[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[5]~3_combout\ = (\inst11|inst2|Data_word[5]~1_combout\ & (\inst11|inst2|P0:samples[1]~0_combout\ & (\inst11|inst2|Equal16~0_combout\ & \inst11|inst2|P0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word[5]~1_combout\,
	datab => \inst11|inst2|P0:samples[1]~0_combout\,
	datac => \inst11|inst2|Equal16~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|Data_word[5]~3_combout\);

-- Location: FF_X29_Y12_N5
\inst11|inst2|Data_word[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[5]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(5));

-- Location: LCCOMB_X29_Y15_N12
\inst11|inst3|data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[5]~2_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(6)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(5),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(6),
	combout => \inst11|inst3|data[5]~2_combout\);

-- Location: LCCOMB_X25_Y15_N4
\inst4|new_regdata[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][5]~feeder_combout\ = \inst11|inst3|data[5]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[5]~2_combout\,
	combout => \inst4|new_regdata[6][5]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N22
\inst4|conf_strobe_ff_reset~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~2_combout\ = (\inst4|conf_strobe_ff_q~q\ & \inst4|conf_strobe_ff_reset~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|conf_strobe_ff_q~q\,
	datad => \inst4|conf_strobe_ff_reset~0_combout\,
	combout => \inst4|conf_strobe_ff_reset~2_combout\);

-- Location: FF_X25_Y15_N5
\inst4|new_regdata[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][5]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][5]~q\);

-- Location: LCCOMB_X23_Y15_N28
\inst4|I2C_data[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[1]~10_combout\ = (\inst4|regload:n[2]~q\ & ((\inst4|init_done~q\) # ((!\inst1|POR\(1)) # (!\inst1|POR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|init_done~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst4|I2C_data[1]~10_combout\);

-- Location: LCCOMB_X24_Y15_N30
\inst4|I2C_data[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[1]~11_combout\ = (!\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[1]~q\ & \inst4|I2C_data[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[0]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|I2C_data[1]~10_combout\,
	combout => \inst4|I2C_data[1]~11_combout\);

-- Location: FF_X25_Y15_N17
\inst4|I2C_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[6]~1_combout\,
	asdata => \inst4|new_regdata[6][5]~q\,
	sload => \inst4|I2C_data[1]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(6));

-- Location: LCCOMB_X21_Y15_N22
\inst4|I2C_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~14_combout\ = (\inst4|regload:n[1]~q\ & (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[0]~q\ $ (\inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[1]~q\ & (!\inst4|regload:n[0]~q\ & ((\inst4|regload:n[3]~q\) # (!\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~14_combout\);

-- Location: FF_X21_Y15_N23
\inst4|I2C_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~14_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(7));

-- Location: LCCOMB_X29_Y12_N28
\inst11|inst2|Data_word[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[3]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[3]~q\,
	combout => \inst11|inst2|Data_word[3]~feeder_combout\);

-- Location: FF_X29_Y12_N29
\inst11|inst2|Data_word[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[3]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(3));

-- Location: LCCOMB_X29_Y15_N10
\inst11|inst3|data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[3]~4_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(4)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(3),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(4),
	combout => \inst11|inst3|data[3]~4_combout\);

-- Location: FF_X24_Y15_N29
\inst4|new_regdata[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	asdata => \inst11|inst3|data[3]~4_combout\,
	sload => VCC,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][3]~q\);

-- Location: LCCOMB_X24_Y15_N28
\inst4|I2C_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~12_combout\ = (\inst4|I2C_data[1]~10_combout\ & ((\inst4|regload:n[3]~q\) # (\inst4|new_regdata[6][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datac => \inst4|new_regdata[6][3]~q\,
	datad => \inst4|I2C_data[1]~10_combout\,
	combout => \inst4|I2C_data~12_combout\);

-- Location: LCCOMB_X21_Y15_N10
\inst4|I2C_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~13_combout\ = (\inst4|regload:n[1]~q\ & (\inst4|regload:n[3]~q\ $ (((\inst4|regload:n[0]~q\) # (\inst4|I2C_data~12_combout\))))) # (!\inst4|regload:n[1]~q\ & (!\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|I2C_data~12_combout\,
	combout => \inst4|I2C_data~13_combout\);

-- Location: FF_X21_Y15_N11
\inst4|I2C_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~13_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(4));

-- Location: LCCOMB_X29_Y12_N2
\inst11|inst2|Data_word[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[4]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|Data_word[4]~feeder_combout\);

-- Location: FF_X29_Y12_N3
\inst11|inst2|Data_word[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[4]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(4));

-- Location: LCCOMB_X29_Y15_N26
\inst11|inst3|data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[4]~3_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(5)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(4),
	datad => \inst11|inst|indata\(5),
	combout => \inst11|inst3|data[4]~3_combout\);

-- Location: LCCOMB_X26_Y15_N4
\inst4|new_regdata[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][4]~feeder_combout\ = \inst11|inst3|data[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[4]~3_combout\,
	combout => \inst4|new_regdata[6][4]~feeder_combout\);

-- Location: FF_X26_Y15_N5
\inst4|new_regdata[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][4]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][4]~q\);

-- Location: LCCOMB_X22_Y15_N24
\inst4|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux18~0_combout\ = (\inst4|regload:n[0]~q\) # ((\inst4|regload:n[1]~q\ & ((\inst4|new_regdata[6][4]~q\) # (\inst4|regload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|new_regdata[6][4]~q\,
	datab => \inst4|regload~0_combout\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|Mux18~0_combout\);

-- Location: FF_X22_Y15_N25
\inst4|I2C_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Mux18~0_combout\,
	sclr => \inst4|ALT_INV_regload:n[2]~q\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(5));

-- Location: LCCOMB_X21_Y15_N20
\inst4|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~3_combout\ = (\inst4|Mux23~0_combout\ & ((\inst4|n~4_combout\ & ((\inst4|I2C_data\(5)))) # (!\inst4|n~4_combout\ & (\inst4|I2C_data\(4))))) # (!\inst4|Mux23~0_combout\ & (((\inst4|n~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data\(4),
	datab => \inst4|Mux23~0_combout\,
	datac => \inst4|n~4_combout\,
	datad => \inst4|I2C_data\(5),
	combout => \inst4|Mux23~3_combout\);

-- Location: LCCOMB_X21_Y15_N0
\inst4|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~4_combout\ = (\inst4|Mux23~0_combout\ & (((\inst4|Mux23~3_combout\)))) # (!\inst4|Mux23~0_combout\ & ((\inst4|Mux23~3_combout\ & ((\inst4|I2C_data\(7)))) # (!\inst4|Mux23~3_combout\ & (\inst4|I2C_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data\(6),
	datab => \inst4|Mux23~0_combout\,
	datac => \inst4|I2C_data\(7),
	datad => \inst4|Mux23~3_combout\,
	combout => \inst4|Mux23~4_combout\);

-- Location: LCCOMB_X28_Y10_N14
\inst11|inst2|P0:bit_buffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[1]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[2]~q\,
	combout => \inst11|inst2|P0:bit_buffer[1]~feeder_combout\);

-- Location: FF_X28_Y10_N15
\inst11|inst2|P0:bit_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[1]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[1]~q\);

-- Location: LCCOMB_X29_Y12_N10
\inst11|inst2|Data_word[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[1]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[1]~q\,
	combout => \inst11|inst2|Data_word[1]~feeder_combout\);

-- Location: FF_X29_Y12_N11
\inst11|inst2|Data_word[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[1]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(1));

-- Location: LCCOMB_X29_Y15_N24
\inst11|inst3|data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[1]~7_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(2))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(2),
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(1),
	combout => \inst11|inst3|data[1]~7_combout\);

-- Location: LCCOMB_X25_Y15_N12
\inst4|new_regdata[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][1]~feeder_combout\ = \inst11|inst3|data[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[1]~7_combout\,
	combout => \inst4|new_regdata[6][1]~feeder_combout\);

-- Location: FF_X25_Y15_N13
\inst4|new_regdata[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][1]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][1]~q\);

-- Location: LCCOMB_X24_Y15_N24
\inst4|I2C_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~17_combout\ = (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[0]~q\ & ((\inst4|regload:n[1]~q\) # (\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|I2C_data~17_combout\);

-- Location: LCCOMB_X25_Y15_N28
\inst4|I2C_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~18_combout\ = (\inst4|I2C_data~17_combout\) # ((\inst4|new_regdata[6][1]~q\ & \inst4|I2C_data[1]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|new_regdata[6][1]~q\,
	datab => \inst4|I2C_data~17_combout\,
	datad => \inst4|I2C_data[1]~11_combout\,
	combout => \inst4|I2C_data~18_combout\);

-- Location: FF_X25_Y15_N29
\inst4|I2C_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~18_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(2));

-- Location: LCCOMB_X22_Y15_N4
\inst4|I2C_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~16_combout\ = (\inst4|regload:n[2]~q\ & ((\inst4|regload:n[0]~q\) # ((\inst4|regload~0_combout\ & \inst4|regload:n[1]~q\)))) # (!\inst4|regload:n[2]~q\ & (((\inst4|regload:n[0]~q\ & \inst4|regload:n[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[2]~q\,
	datab => \inst4|regload~0_combout\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|I2C_data~16_combout\);

-- Location: LCCOMB_X25_Y15_N8
\inst4|I2C_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[3]~3_combout\ = (\inst4|regload:n[3]~q\ & (\inst4|Add1~0_combout\)) # (!\inst4|regload:n[3]~q\ & ((\inst4|I2C_data~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Add1~0_combout\,
	datab => \inst4|I2C_data~16_combout\,
	datad => \inst4|regload:n[3]~q\,
	combout => \inst4|I2C_data[3]~3_combout\);

-- Location: FF_X29_Y12_N21
\inst11|inst2|Data_word[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(2));

-- Location: LCCOMB_X29_Y15_N16
\inst11|inst3|data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[2]~6_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(3)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(2),
	datac => \inst11|inst|indata\(3),
	datad => \JP1~input_o\,
	combout => \inst11|inst3|data[2]~6_combout\);

-- Location: LCCOMB_X26_Y15_N30
\inst4|new_regdata[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][2]~feeder_combout\ = \inst11|inst3|data[2]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[2]~6_combout\,
	combout => \inst4|new_regdata[6][2]~feeder_combout\);

-- Location: FF_X26_Y15_N31
\inst4|new_regdata[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][2]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][2]~q\);

-- Location: FF_X25_Y15_N9
\inst4|I2C_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[3]~3_combout\,
	asdata => \inst4|new_regdata[6][2]~q\,
	sload => \inst4|I2C_data[1]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(3));

-- Location: LCCOMB_X24_Y15_N6
\inst4|I2C_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~15_combout\ = (\inst4|regload:n[2]~q\ & (\inst4|regload:n[1]~q\ & \inst4|regload:n[0]~q\)) # (!\inst4|regload:n[2]~q\ & ((!\inst4|regload:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|I2C_data~15_combout\);

-- Location: LCCOMB_X25_Y15_N10
\inst4|I2C_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[1]~2_combout\ = (\inst4|regload:n[3]~q\ & (\inst4|Add1~1_combout\)) # (!\inst4|regload:n[3]~q\ & ((\inst4|I2C_data~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Add1~1_combout\,
	datab => \inst4|I2C_data~15_combout\,
	datad => \inst4|regload:n[3]~q\,
	combout => \inst4|I2C_data[1]~2_combout\);

-- Location: FF_X28_Y10_N17
\inst11|inst2|P0:bit_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[0]~q\);

-- Location: FF_X29_Y12_N23
\inst11|inst2|Data_word[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(0));

-- Location: LCCOMB_X29_Y15_N20
\inst11|inst3|data[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[0]~5_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(1)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(0),
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(1),
	combout => \inst11|inst3|data[0]~5_combout\);

-- Location: LCCOMB_X25_Y15_N22
\inst4|new_regdata[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][0]~feeder_combout\ = \inst11|inst3|data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[0]~5_combout\,
	combout => \inst4|new_regdata[6][0]~feeder_combout\);

-- Location: FF_X25_Y15_N23
\inst4|new_regdata[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][0]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][0]~q\);

-- Location: FF_X25_Y15_N11
\inst4|I2C_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[1]~2_combout\,
	asdata => \inst4|new_regdata[6][0]~q\,
	sload => \inst4|I2C_data[1]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(1));

-- Location: LCCOMB_X25_Y15_N18
\inst4|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~5_combout\ = (\inst4|n~4_combout\ & ((\inst4|Mux23~0_combout\ & ((\inst4|I2C_data\(1)))) # (!\inst4|Mux23~0_combout\ & (\inst4|I2C_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~4_combout\,
	datab => \inst4|I2C_data\(3),
	datac => \inst4|Mux23~0_combout\,
	datad => \inst4|I2C_data\(1),
	combout => \inst4|Mux23~5_combout\);

-- Location: LCCOMB_X25_Y15_N14
\inst4|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~6_combout\ = (\inst4|Mux23~5_combout\) # ((!\inst4|n~4_combout\ & (\inst4|I2C_data\(2) & !\inst4|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~4_combout\,
	datab => \inst4|I2C_data\(2),
	datac => \inst4|Mux23~0_combout\,
	datad => \inst4|Mux23~5_combout\,
	combout => \inst4|Mux23~6_combout\);

-- Location: LCCOMB_X21_Y15_N2
\inst4|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~7_combout\ = (\inst4|n~3_combout\ & (((\inst4|n~6_combout\)))) # (!\inst4|n~3_combout\ & ((\inst4|n~6_combout\ & (\inst4|Mux23~4_combout\)) # (!\inst4|n~6_combout\ & ((\inst4|Mux23~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~3_combout\,
	datab => \inst4|Mux23~4_combout\,
	datac => \inst4|n~6_combout\,
	datad => \inst4|Mux23~6_combout\,
	combout => \inst4|Mux23~7_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst4|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal2~1_combout\ = (!\inst4|regload:n[1]~q\ & \inst4|regload:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[2]~q\,
	combout => \inst4|Equal2~1_combout\);

-- Location: LCCOMB_X21_Y15_N28
\inst4|I2C_data[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[10]~0_combout\ = (\inst4|regload:n[3]~q\ & (!\inst4|regload:n[1]~q\)) # (!\inst4|regload:n[3]~q\ & ((!\inst4|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datad => \inst4|Equal2~1_combout\,
	combout => \inst4|I2C_data[10]~0_combout\);

-- Location: LCCOMB_X21_Y15_N4
\inst4|I2C_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~5_combout\ = (\inst4|regload:n[2]~q\) # ((\inst4|regload:n[1]~q\ & !\inst4|regload:n[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~5_combout\);

-- Location: FF_X21_Y15_N29
\inst4|I2C_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[10]~0_combout\,
	asdata => \inst4|I2C_data~5_combout\,
	sload => \inst4|regload:n[0]~q\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(10));

-- Location: LCCOMB_X21_Y15_N18
\inst4|I2C_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~7_combout\ = (\inst4|regload:n[0]~q\ & (\inst4|regload:n[1]~q\ & ((\inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[0]~q\ & ((\inst4|regload:n[3]~q\) # ((!\inst4|regload:n[1]~q\ & \inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~7_combout\);

-- Location: FF_X21_Y15_N19
\inst4|I2C_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~7_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(8));

-- Location: LCCOMB_X21_Y15_N8
\inst4|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~1_combout\ = (\inst4|I2C_transmit:n[1]~q\ & (\inst4|I2C_data\(10))) # (!\inst4|I2C_transmit:n[1]~q\ & ((\inst4|I2C_start_transfer~q\ & (\inst4|I2C_data\(10))) # (!\inst4|I2C_start_transfer~q\ & ((\inst4|I2C_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[1]~q\,
	datab => \inst4|I2C_data\(10),
	datac => \inst4|I2C_data\(8),
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|Mux23~1_combout\);

-- Location: LCCOMB_X21_Y15_N14
\inst4|I2C_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~8_combout\ = (\inst4|regload:n[1]~q\ & (!\inst4|regload:n[3]~q\ & ((!\inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[1]~q\ & ((\inst4|regload:n[0]~q\ & ((!\inst4|regload:n[2]~q\))) # (!\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\ & 
-- \inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~8_combout\);

-- Location: FF_X21_Y15_N15
\inst4|I2C_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~8_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(11));

-- Location: LCCOMB_X21_Y15_N16
\inst4|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~2_combout\ = (\inst4|n~4_combout\ & (((\inst4|I2C_data\(11) & !\inst4|Mux23~0_combout\)))) # (!\inst4|n~4_combout\ & (\inst4|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~4_combout\,
	datab => \inst4|Mux23~1_combout\,
	datac => \inst4|I2C_data\(11),
	datad => \inst4|Mux23~0_combout\,
	combout => \inst4|Mux23~2_combout\);

-- Location: LCCOMB_X21_Y15_N30
\inst4|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~9_combout\ = (\inst4|Mux23~7_combout\ & ((\inst4|Mux23~8_combout\) # ((!\inst4|n~3_combout\)))) # (!\inst4|Mux23~7_combout\ & (((\inst4|n~3_combout\ & \inst4|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~8_combout\,
	datab => \inst4|Mux23~7_combout\,
	datac => \inst4|n~3_combout\,
	datad => \inst4|Mux23~2_combout\,
	combout => \inst4|Mux23~9_combout\);

-- Location: LCCOMB_X21_Y15_N6
\inst4|SDA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~13_combout\ = (\inst4|Mux23~9_combout\ & (!\inst4|I2C_transmit:n[4]~q\ & !\inst4|I2C_start_transfer~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~9_combout\,
	datac => \inst4|I2C_transmit:n[4]~q\,
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|SDA~13_combout\);

-- Location: LCCOMB_X17_Y11_N24
\inst4|SDA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~10_combout\ = (\inst4|SDA~8_combout\) # ((\inst4|Equal3~1_combout\ & ((\inst4|SDA~9_combout\) # (\inst4|SDA~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|SDA~8_combout\,
	datab => \inst4|Equal3~1_combout\,
	datac => \inst4|SDA~9_combout\,
	datad => \inst4|SDA~13_combout\,
	combout => \inst4|SDA~10_combout\);

-- Location: LCCOMB_X19_Y15_N26
\inst4|SDA~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~14_combout\ = (\inst4|I2C_state\(1) & (\inst4|clk_I2C\(0) & ((!\inst4|clk_I2C\(1)) # (!\inst4|I2C_state\(0))))) # (!\inst4|I2C_state\(1) & ((\inst4|I2C_state\(0)) # ((\inst4|clk_I2C\(1) & !\inst4|clk_I2C\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(0),
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|SDA~14_combout\);

-- Location: LCCOMB_X17_Y11_N28
\inst4|SDA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~11_combout\ = (\inst4|I2C_state\(2) & \inst4|SDA~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_state\(2),
	datad => \inst4|SDA~14_combout\,
	combout => \inst4|SDA~11_combout\);

-- Location: FF_X17_Y11_N25
\inst4|SDA~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SDA~10_combout\,
	ena => \inst4|SDA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SDA~reg0_q\);

-- Location: LCCOMB_X19_Y14_N24
\inst4|I2C_transmit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit~0_combout\ = (\inst4|n~4_combout\ & (\inst4|Mux23~0_combout\ & (!\inst4|n~7_combout\ & \inst4|n~3_combout\))) # (!\inst4|n~4_combout\ & (!\inst4|Mux23~0_combout\ & (\inst4|n~7_combout\ & !\inst4|n~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~4_combout\,
	datab => \inst4|Mux23~0_combout\,
	datac => \inst4|n~7_combout\,
	datad => \inst4|n~3_combout\,
	combout => \inst4|I2C_transmit~0_combout\);

-- Location: LCCOMB_X17_Y11_N10
\inst4|SDA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~12_combout\ = ((!\inst4|Equal7~9_combout\ & ((\inst4|n~6_combout\) # (!\inst4|I2C_transmit~0_combout\)))) # (!\inst4|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit~0_combout\,
	datab => \inst4|n~6_combout\,
	datac => \inst4|Equal7~9_combout\,
	datad => \inst4|Equal3~1_combout\,
	combout => \inst4|SDA~12_combout\);

-- Location: FF_X17_Y11_N11
\inst4|SDA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SDA~12_combout\,
	ena => \inst4|SDA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SDA~en_q\);

-- Location: IOIBUF_X32_Y0_N22
\ADC_nDRDY~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_nDRDY,
	o => \ADC_nDRDY~input_o\);

-- Location: LCCOMB_X29_Y7_N0
\inst0|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst0|sample~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N26
\inst0|read_state[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[2]~8_combout\ = (!\inst0|sample~q\ & ((\inst0|read_state\(1)) # (!\inst0|read_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datad => \inst0|sample~q\,
	combout => \inst0|read_state[2]~8_combout\);

-- Location: LCCOMB_X21_Y8_N20
\inst0|read_state[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[0]~1_combout\ = (!\inst0|start_write~q\ & (\inst0|write_state~6_combout\ & \inst0|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state~6_combout\,
	datac => \inst0|init_done~q\,
	combout => \inst0|read_state[0]~1_combout\);

-- Location: LCCOMB_X25_Y8_N14
\inst0|read_state[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[2]~2_combout\ = (!\inst0|sample~q\ & !\inst0|read_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datad => \inst0|read_state\(1),
	combout => \inst0|read_state[2]~2_combout\);

-- Location: LCCOMB_X25_Y8_N4
\inst0|read_state[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[0]~0_combout\ = (\inst0|read_state\(0)) # ((!\inst0|read_state\(1) & ((\inst0|read_state\(2)) # (!\inst0|read_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state\(0),
	combout => \inst0|read_state[0]~0_combout\);

-- Location: LCCOMB_X25_Y8_N20
\inst0|read_state[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[0]~4_combout\ = (\inst0|read_state[0]~3_combout\ & ((\inst0|sample~q\) # ((!\inst0|read_state[0]~0_combout\)))) # (!\inst0|read_state[0]~3_combout\ & (((\inst0|read_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|sample~q\,
	datab => \inst0|read_state[0]~0_combout\,
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state[0]~3_combout\,
	combout => \inst0|read_state[0]~4_combout\);

-- Location: FF_X25_Y8_N21
\inst0|read_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(0));

-- Location: LCCOMB_X25_Y8_N24
\inst0|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal8~0_combout\ = (\inst0|read_state\(3) & (\inst0|read_state\(0) & \inst0|read_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(0),
	datac => \inst0|read_state\(2),
	combout => \inst0|Equal8~0_combout\);

-- Location: LCCOMB_X25_Y8_N0
\inst0|read_state[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[0]~3_combout\ = (\inst0|read_state[0]~1_combout\ & (((\inst15~combout\) # (!\inst0|Equal8~0_combout\)) # (!\inst0|read_state[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state[0]~1_combout\,
	datab => \inst0|read_state[2]~2_combout\,
	datac => \inst15~combout\,
	datad => \inst0|Equal8~0_combout\,
	combout => \inst0|read_state[0]~3_combout\);

-- Location: LCCOMB_X25_Y8_N16
\inst0|read_state[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[2]~7_combout\ = (\inst0|read_state[2]~2_combout\ & (\inst0|read_state\(0) $ (((\inst0|read_state\(2)) # (!\inst0|read_state\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(2),
	datab => \inst0|read_state\(0),
	datac => \inst0|read_state[2]~2_combout\,
	datad => \inst0|read_state\(3),
	combout => \inst0|read_state[2]~7_combout\);

-- Location: LCCOMB_X25_Y8_N28
\inst0|read_state[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[2]~9_combout\ = (\inst0|read_state[0]~3_combout\ & (!\inst0|read_state[2]~7_combout\ & ((\inst0|read_state\(2)) # (!\inst0|read_state[2]~8_combout\)))) # (!\inst0|read_state[0]~3_combout\ & (((\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state[2]~8_combout\,
	datab => \inst0|read_state[0]~3_combout\,
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state[2]~7_combout\,
	combout => \inst0|read_state[2]~9_combout\);

-- Location: FF_X25_Y8_N29
\inst0|read_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(2));

-- Location: LCCOMB_X25_Y8_N6
\inst0|ADC_Clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~0_combout\ = (!\inst0|read_state\(3) & (!\inst0|read_state\(1) & (!\inst0|read_state\(2) & !\inst0|read_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state\(0),
	combout => \inst0|ADC_Clk_en~0_combout\);

-- Location: LCCOMB_X29_Y8_N10
\inst0|sample_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample_ack~0_combout\ = (\inst0|sample~q\) # ((!\inst0|ADC_Clk_en~0_combout\ & \inst0|sample_ack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datac => \inst0|ADC_Clk_en~0_combout\,
	datad => \inst0|sample_ack~q\,
	combout => \inst0|sample_ack~0_combout\);

-- Location: LCCOMB_X29_Y8_N16
\inst0|sample_ack~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample_ack~feeder_combout\ = \inst0|sample_ack~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|sample_ack~0_combout\,
	combout => \inst0|sample_ack~feeder_combout\);

-- Location: FF_X29_Y8_N17
\inst0|sample_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|sample_ack~feeder_combout\,
	ena => \inst0|read_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|sample_ack~q\);

-- Location: FF_X29_Y7_N1
\inst0|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ADC_nDRDY~input_o\,
	d => \inst0|sample~feeder_combout\,
	clrn => \inst0|ALT_INV_sample_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|sample~q\);

-- Location: LCCOMB_X25_Y8_N12
\inst0|read_state[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[3]~10_combout\ = ((!\inst0|read_state\(1) & (!\inst0|read_state\(2) & !\inst0|read_state\(0)))) # (!\inst0|read_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state\(0),
	combout => \inst0|read_state[3]~10_combout\);

-- Location: LCCOMB_X25_Y8_N10
\inst0|read_state[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[3]~11_combout\ = (\inst0|sample~q\) # (!\inst0|read_state[3]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datad => \inst0|read_state[3]~10_combout\,
	combout => \inst0|read_state[3]~11_combout\);

-- Location: FF_X25_Y8_N11
\inst0|read_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state[3]~11_combout\,
	ena => \inst0|read_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(3));

-- Location: LCCOMB_X25_Y8_N22
\inst0|read_state[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[1]~5_combout\ = (\inst0|read_state\(1) & (((\inst0|read_state\(0))))) # (!\inst0|read_state\(1) & (!\inst0|read_state\(0) & ((\inst0|read_state\(3)) # (\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state\(0),
	combout => \inst0|read_state[1]~5_combout\);

-- Location: LCCOMB_X25_Y8_N18
\inst0|read_state[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[1]~6_combout\ = (\inst0|read_state[0]~3_combout\ & (\inst0|read_state[1]~5_combout\ & ((!\inst0|sample~q\)))) # (!\inst0|read_state[0]~3_combout\ & (((\inst0|read_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state[1]~5_combout\,
	datab => \inst0|read_state[0]~3_combout\,
	datac => \inst0|read_state\(1),
	datad => \inst0|sample~q\,
	combout => \inst0|read_state[1]~6_combout\);

-- Location: FF_X25_Y8_N19
\inst0|read_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(1));

-- Location: LCCOMB_X21_Y8_N4
\inst0|nCS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~1_combout\ = (!\inst0|read_state\(1) & (!\inst0|read_state\(0) & (\inst0|init_done~q\ & !\inst0|sample~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(1),
	datab => \inst0|read_state\(0),
	datac => \inst0|init_done~q\,
	datad => \inst0|sample~q\,
	combout => \inst0|nCS~1_combout\);

-- Location: LCCOMB_X21_Y4_N28
\inst0|nCS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~2_combout\ = (!\inst0|write_state\(4) & (\inst0|nCS~1_combout\ & (\inst0|nCS~q\ $ (\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(4),
	datab => \inst0|nCS~1_combout\,
	datac => \inst0|nCS~q\,
	datad => \inst0|read_state\(2),
	combout => \inst0|nCS~2_combout\);

-- Location: LCCOMB_X21_Y4_N2
\inst0|nCS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~0_combout\ = (!\inst0|write_state\(2) & \inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst0|write_state\(2),
	datad => \inst0|write_state\(1),
	combout => \inst0|nCS~0_combout\);

-- Location: LCCOMB_X21_Y4_N6
\inst0|nCS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~3_combout\ = (!\inst0|start_write~q\ & ((\inst0|nCS~0_combout\ & ((\inst0|write_state\(0)))) # (!\inst0|nCS~0_combout\ & (\inst0|nCS~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|nCS~2_combout\,
	datac => \inst0|write_state\(0),
	datad => \inst0|nCS~0_combout\,
	combout => \inst0|nCS~3_combout\);

-- Location: LCCOMB_X21_Y4_N12
\inst0|nCS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~4_combout\ = (\inst0|nCS~3_combout\ & (\inst0|write_state\(3) $ (((!\inst0|nCS~q\ & !\inst0|nCS~0_combout\))))) # (!\inst0|nCS~3_combout\ & (((\inst0|nCS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|nCS~3_combout\,
	datab => \inst0|write_state\(3),
	datac => \inst0|nCS~q\,
	datad => \inst0|nCS~0_combout\,
	combout => \inst0|nCS~4_combout\);

-- Location: FF_X21_Y4_N13
\inst0|nCS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|nCS~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|nCS~q\);

-- Location: LCCOMB_X21_Y4_N18
\inst0|ADC_Data[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~6_combout\ = (!\inst0|write_state\(4) & (!\inst0|write_state\(3) & ((\inst0|write_state\(2)) # (!\inst0|write_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(4),
	datab => \inst0|write_state\(2),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(1),
	combout => \inst0|ADC_Data[23]~6_combout\);

-- Location: LCCOMB_X21_Y8_N10
\inst0|ADC_Data[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~2_combout\ = (!\inst0|read_state\(1) & (\inst0|ADC_Data[23]~6_combout\ & (\inst0|init_done~q\ & !\inst0|sample~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(1),
	datab => \inst0|ADC_Data[23]~6_combout\,
	datac => \inst0|init_done~q\,
	datad => \inst0|sample~q\,
	combout => \inst0|ADC_Data[23]~2_combout\);

-- Location: LCCOMB_X25_Y8_N30
\inst0|nRDWR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~6_combout\ = (\inst0|read_state\(2) & (((!\inst0|read_state\(0))))) # (!\inst0|read_state\(2) & ((\inst0|read_state\(0)) # ((\inst0|read_state\(3) & \inst0|read_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(1),
	datac => \inst0|read_state\(2),
	datad => \inst0|read_state\(0),
	combout => \inst0|nRDWR~6_combout\);

-- Location: LCCOMB_X25_Y8_N2
\inst0|nRDWR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~4_combout\ = ((\inst0|nRDWR~6_combout\) # ((!\inst15~combout\ & \inst0|Equal8~0_combout\))) # (!\inst0|ADC_Data[23]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Data[23]~2_combout\,
	datab => \inst15~combout\,
	datac => \inst0|nRDWR~6_combout\,
	datad => \inst0|Equal8~0_combout\,
	combout => \inst0|nRDWR~4_combout\);

-- Location: LCCOMB_X24_Y4_N28
\inst0|nRDWR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~5_combout\ = (\inst0|start_write~q\) # ((\inst0|nRDWR~4_combout\ & ((\inst0|nRDWR~q\))) # (!\inst0|nRDWR~4_combout\ & (!\inst0|read_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|read_state\(2),
	datac => \inst0|nRDWR~q\,
	datad => \inst0|nRDWR~4_combout\,
	combout => \inst0|nRDWR~5_combout\);

-- Location: FF_X24_Y4_N29
\inst0|nRDWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|nRDWR~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|nRDWR~q\);

-- Location: IOIBUF_X0_Y18_N22
\CODEC_SCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_SCLK,
	o => \CODEC_SCLK~input_o\);

-- Location: IOIBUF_X0_Y9_N8
\CODEC_FS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_FS,
	o => \CODEC_FS~input_o\);

-- Location: LCCOMB_X1_Y18_N4
\inst4|data_transfer:FS_delay~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_transfer:FS_delay~feeder_combout\ = \CODEC_FS~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CODEC_FS~input_o\,
	combout => \inst4|data_transfer:FS_delay~feeder_combout\);

-- Location: FF_X1_Y18_N5
\inst4|data_transfer:FS_delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CODEC_SCLK~input_o\,
	d => \inst4|data_transfer:FS_delay~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_transfer:FS_delay~q\);

-- Location: LCCOMB_X1_Y11_N0
\inst28|clockdiv[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|clockdiv[1]~0_combout\ = \inst28|clockdiv\(1) $ (\inst28|clockdiv\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst28|clockdiv\(1),
	datad => \inst28|clockdiv\(0),
	combout => \inst28|clockdiv[1]~0_combout\);

-- Location: FF_X1_Y11_N1
\inst28|clockdiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst28|clockdiv[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|clockdiv\(1));

-- Location: CLKCTRL_G0
\inst28|clockdiv[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst28|clockdiv[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst28|clockdiv[1]~clkctrl_outclk\);

-- Location: IOIBUF_X34_Y18_N1
\GPIO3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO3,
	o => \GPIO3~input_o\);

-- Location: LCCOMB_X14_Y18_N20
\inst28|receive_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[0]~feeder_combout\ = \GPIO3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO3~input_o\,
	combout => \inst28|receive_reg[0]~feeder_combout\);

-- Location: FF_X14_Y18_N21
\inst28|receive_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(0));

-- Location: LCCOMB_X14_Y18_N10
\inst28|receive_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[1]~feeder_combout\ = \inst28|receive_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(0),
	combout => \inst28|receive_reg[1]~feeder_combout\);

-- Location: FF_X14_Y18_N11
\inst28|receive_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(1));

-- Location: LCCOMB_X14_Y18_N24
\inst28|receive_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[2]~feeder_combout\ = \inst28|receive_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(1),
	combout => \inst28|receive_reg[2]~feeder_combout\);

-- Location: FF_X14_Y18_N25
\inst28|receive_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(2));

-- Location: LCCOMB_X14_Y18_N18
\inst28|receive_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[3]~feeder_combout\ = \inst28|receive_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(2),
	combout => \inst28|receive_reg[3]~feeder_combout\);

-- Location: FF_X14_Y18_N19
\inst28|receive_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(3));

-- Location: LCCOMB_X14_Y18_N16
\inst28|receive_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[4]~feeder_combout\ = \inst28|receive_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(3),
	combout => \inst28|receive_reg[4]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\inst28|receive_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(4));

-- Location: LCCOMB_X14_Y18_N2
\inst28|receive_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[5]~feeder_combout\ = \inst28|receive_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(4),
	combout => \inst28|receive_reg[5]~feeder_combout\);

-- Location: FF_X14_Y18_N3
\inst28|receive_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(5));

-- Location: LCCOMB_X14_Y18_N4
\inst28|receive_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[6]~feeder_combout\ = \inst28|receive_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(5),
	combout => \inst28|receive_reg[6]~feeder_combout\);

-- Location: FF_X14_Y18_N5
\inst28|receive_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(6));

-- Location: FF_X14_Y18_N15
\inst28|receive_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(7));

-- Location: FF_X14_Y18_N1
\inst28|receive_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(8));

-- Location: LCCOMB_X14_Y18_N26
\inst28|receive_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[9]~feeder_combout\ = \inst28|receive_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(8),
	combout => \inst28|receive_reg[9]~feeder_combout\);

-- Location: FF_X14_Y18_N27
\inst28|receive_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(9));

-- Location: FF_X14_Y18_N29
\inst28|receive_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(10));

-- Location: LCCOMB_X14_Y18_N22
\inst28|receive_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[11]~feeder_combout\ = \inst28|receive_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(10),
	combout => \inst28|receive_reg[11]~feeder_combout\);

-- Location: FF_X14_Y18_N23
\inst28|receive_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(11));

-- Location: FF_X14_Y18_N13
\inst28|receive_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(12));

-- Location: LCCOMB_X14_Y18_N6
\inst28|receive_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[13]~feeder_combout\ = \inst28|receive_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(12),
	combout => \inst28|receive_reg[13]~feeder_combout\);

-- Location: FF_X14_Y18_N7
\inst28|receive_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(13));

-- Location: LCCOMB_X14_Y18_N8
\inst28|receive_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[14]~feeder_combout\ = \inst28|receive_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(13),
	combout => \inst28|receive_reg[14]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\inst28|receive_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(14));

-- Location: LCCOMB_X11_Y18_N28
\inst28|receive_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[15]~feeder_combout\ = \inst28|receive_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(14),
	combout => \inst28|receive_reg[15]~feeder_combout\);

-- Location: FF_X11_Y18_N29
\inst28|receive_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(15));

-- Location: LCCOMB_X4_Y18_N2
\inst28|receive_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[16]~feeder_combout\ = \inst28|receive_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(15),
	combout => \inst28|receive_reg[16]~feeder_combout\);

-- Location: FF_X4_Y18_N3
\inst28|receive_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(16));

-- Location: LCCOMB_X4_Y18_N30
\inst28|receive_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[17]~feeder_combout\ = \inst28|receive_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(16),
	combout => \inst28|receive_reg[17]~feeder_combout\);

-- Location: FF_X4_Y18_N31
\inst28|receive_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(17));

-- Location: FF_X4_Y18_N19
\inst28|receive_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(18));

-- Location: LCCOMB_X4_Y18_N6
\inst28|receive_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[19]~feeder_combout\ = \inst28|receive_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(18),
	combout => \inst28|receive_reg[19]~feeder_combout\);

-- Location: FF_X4_Y18_N7
\inst28|receive_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(19));

-- Location: LCCOMB_X4_Y18_N14
\inst28|receive_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[20]~feeder_combout\ = \inst28|receive_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(19),
	combout => \inst28|receive_reg[20]~feeder_combout\);

-- Location: FF_X4_Y18_N15
\inst28|receive_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(20));

-- Location: FF_X4_Y18_N23
\inst28|receive_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(21));

-- Location: FF_X4_Y18_N11
\inst28|receive_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(22));

-- Location: LCCOMB_X4_Y18_N26
\inst28|receive_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[23]~feeder_combout\ = \inst28|receive_reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(22),
	combout => \inst28|receive_reg[23]~feeder_combout\);

-- Location: FF_X4_Y18_N27
\inst28|receive_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(23));

-- Location: LCCOMB_X3_Y17_N24
\inst28|receive_reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[24]~feeder_combout\ = \inst28|receive_reg\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(23),
	combout => \inst28|receive_reg[24]~feeder_combout\);

-- Location: FF_X3_Y17_N25
\inst28|receive_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(24));

-- Location: LCCOMB_X2_Y17_N26
\inst28|receive_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[25]~feeder_combout\ = \inst28|receive_reg\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(24),
	combout => \inst28|receive_reg[25]~feeder_combout\);

-- Location: FF_X2_Y17_N27
\inst28|receive_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(25));

-- Location: FF_X2_Y17_N19
\inst28|receive_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(26));

-- Location: LCCOMB_X2_Y17_N22
\inst28|receive_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[27]~feeder_combout\ = \inst28|receive_reg\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(26),
	combout => \inst28|receive_reg[27]~feeder_combout\);

-- Location: FF_X2_Y17_N23
\inst28|receive_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(27));

-- Location: FF_X2_Y17_N7
\inst28|receive_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(28));

-- Location: LCCOMB_X2_Y17_N10
\inst28|receive_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[29]~feeder_combout\ = \inst28|receive_reg\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(28),
	combout => \inst28|receive_reg[29]~feeder_combout\);

-- Location: FF_X2_Y17_N11
\inst28|receive_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(29));

-- Location: LCCOMB_X2_Y17_N24
\inst28|audio_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[13]~feeder_combout\ = \inst28|receive_reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(29),
	combout => \inst28|audio_out[13]~feeder_combout\);

-- Location: PLL_1
\inst2|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 1,
	c0_initial => 1,
	c0_low => 1,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 4,
	c1_initial => 1,
	c1_low => 4,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 12,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 3,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	inclk0_input_frequency => 50000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 24,
	m => 24,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "no compensation",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 260,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst2|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst2|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y8_N8
\inst0|ADC_Clk_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~1_combout\ = ((!\inst0|read_state\(1) & ((\inst12|tx~q\) # (!\PTTn~input_o\)))) # (!\inst0|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst0|Equal8~0_combout\,
	datac => \inst12|tx~q\,
	datad => \inst0|read_state\(1),
	combout => \inst0|ADC_Clk_en~1_combout\);

-- Location: LCCOMB_X29_Y8_N6
\inst0|ADC_Clk_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~2_combout\ = (\inst0|ADC_Clk_en~q\ & (((\inst0|ADC_Clk_en~1_combout\) # (\inst0|sample~q\)) # (!\inst0|read_state[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Clk_en~q\,
	datab => \inst0|read_state[0]~1_combout\,
	datac => \inst0|ADC_Clk_en~1_combout\,
	datad => \inst0|sample~q\,
	combout => \inst0|ADC_Clk_en~2_combout\);

-- Location: LCCOMB_X29_Y8_N20
\inst0|ADC_Clk_en~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~3_combout\ = (\inst0|ADC_Clk_en~2_combout\) # ((!\inst0|sample~q\ & (\inst0|ADC_Clk_en~0_combout\ & \inst0|read_state[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Clk_en~2_combout\,
	datab => \inst0|sample~q\,
	datac => \inst0|ADC_Clk_en~0_combout\,
	datad => \inst0|read_state[0]~1_combout\,
	combout => \inst0|ADC_Clk_en~3_combout\);

-- Location: FF_X29_Y8_N21
\inst0|ADC_Clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Clk_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Clk_en~q\);

-- Location: LCCOMB_X33_Y12_N2
\inst0|ADC_Clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk~feeder_combout\ = \inst0|ADC_Clk_en~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Clk_en~q\,
	combout => \inst0|ADC_Clk~feeder_combout\);

-- Location: FF_X33_Y12_N3
\inst0|ADC_Clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Clk~q\);

-- Location: CLKCTRL_G9
\inst0|ADC_Clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst0|ADC_Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst0|ADC_Clk~clkctrl_outclk\);

-- Location: LCCOMB_X17_Y8_N20
\inst6|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst6|sample~feeder_combout\);

-- Location: FF_X17_Y8_N21
\inst6|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|sample~feeder_combout\,
	clrn => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|sample~q\);

-- Location: FF_X13_Y6_N25
\inst6|sampled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|sample~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|sampled~q\);

-- Location: LCCOMB_X17_Y10_N2
\inst6|filter:m[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter:m[0]~0_combout\ = !\inst6|filter:m[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:m[0]~q\,
	combout => \inst6|filter:m[0]~0_combout\);

-- Location: FF_X17_Y10_N3
\inst6|filter:m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter:m[0]~0_combout\,
	ena => \inst6|sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:m[0]~q\);

-- Location: LCCOMB_X17_Y10_N12
\inst6|filter:m[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter:m[1]~0_combout\ = \inst6|filter:m[1]~q\ $ (((\inst6|sampled~q\ & \inst6|filter:m[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:m[1]~q\,
	datad => \inst6|filter:m[0]~q\,
	combout => \inst6|filter:m[1]~0_combout\);

-- Location: FF_X17_Y10_N13
\inst6|filter:m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter:m[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:m[1]~q\);

-- Location: LCCOMB_X17_Y10_N30
\inst6|filter:m[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter:m[2]~0_combout\ = \inst6|filter:m[2]~q\ $ (((\inst6|filter:m[1]~q\ & (\inst6|sampled~q\ & \inst6|filter:m[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:m[1]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:m[2]~q\,
	datad => \inst6|filter:m[0]~q\,
	combout => \inst6|filter:m[2]~0_combout\);

-- Location: FF_X17_Y10_N31
\inst6|filter:m[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter:m[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:m[2]~q\);

-- Location: LCCOMB_X17_Y10_N20
\inst6|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal5~0_combout\ = (\inst6|filter:m[1]~q\ & (\inst6|filter:m[2]~q\ & \inst6|filter:m[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:m[1]~q\,
	datac => \inst6|filter:m[2]~q\,
	datad => \inst6|filter:m[0]~q\,
	combout => \inst6|Equal5~0_combout\);

-- Location: LCCOMB_X17_Y10_N0
\inst6|clk_out_next~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|clk_out_next~feeder_combout\ = \inst6|Equal5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|clk_out_next~feeder_combout\);

-- Location: FF_X17_Y10_N1
\inst6|clk_out_next\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|clk_out_next~feeder_combout\,
	ena => \inst6|sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|clk_out_next~q\);

-- Location: FF_X22_Y12_N3
\inst6|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|clk_out_next~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|clk_out~q\);

-- Location: LCCOMB_X22_Y12_N2
\inst8|clk_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|clk_out~combout\ = LCELL((\inst15~combout\ & ((\inst6|clk_out~q\))) # (!\inst15~combout\ & (\CODEC_FS~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CODEC_FS~input_o\,
	datac => \inst6|clk_out~q\,
	datad => \inst15~combout\,
	combout => \inst8|clk_out~combout\);

-- Location: CLKCTRL_G8
\inst8|clk_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst8|clk_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst8|clk_out~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y14_N24
\inst28|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst28|sample~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N4
\inst28|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~0_combout\ = \inst28|bitclk:bitcount[0]~q\ $ (VCC)
-- \inst28|Add1~1\ = CARRY(\inst28|bitclk:bitcount[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[0]~q\,
	datad => VCC,
	combout => \inst28|Add1~0_combout\,
	cout => \inst28|Add1~1\);

-- Location: LCCOMB_X21_Y14_N0
\inst28|bitcount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~4_combout\ = (\inst28|bitclk:bitcount[4]~0_combout\ & (\inst28|data_reg_1[20]~0_combout\)) # (!\inst28|bitclk:bitcount[4]~0_combout\ & ((\inst28|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_1[20]~0_combout\,
	datac => \inst28|Add1~0_combout\,
	datad => \inst28|bitclk:bitcount[4]~0_combout\,
	combout => \inst28|bitcount~4_combout\);

-- Location: FF_X21_Y14_N1
\inst28|bitclk:bitcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[0]~q\);

-- Location: LCCOMB_X21_Y14_N2
\inst28|sample_rst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|sample_rst~0_combout\ = (\inst28|sample_rst~q\ & (((!\inst28|bitclk:bitcount[0]~q\) # (!\inst28|bitclk:bitcount[5]~q\)) # (!\inst28|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|Equal0~0_combout\,
	datab => \inst28|sample_rst~q\,
	datac => \inst28|bitclk:bitcount[5]~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|sample_rst~0_combout\);

-- Location: LCCOMB_X21_Y14_N20
\inst28|sample_rst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|sample_rst~feeder_combout\ = \inst28|sample_rst~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|sample_rst~0_combout\,
	combout => \inst28|sample_rst~feeder_combout\);

-- Location: FF_X21_Y14_N21
\inst28|sample_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|sample_rst~feeder_combout\,
	asdata => VCC,
	sload => \inst28|sample~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|sample_rst~q\);

-- Location: FF_X22_Y14_N25
\inst28|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clk_out~clkctrl_outclk\,
	d => \inst28|sample~feeder_combout\,
	clrn => \inst28|ALT_INV_sample_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|sample~q\);

-- Location: LCCOMB_X25_Y14_N8
\inst28|data_reg_1[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1[20]~0_combout\ = (\inst28|sample~q\) # ((!\inst28|bitclk:bitcount[5]~q\ & (\inst28|Equal0~0_combout\ & !\inst28|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[5]~q\,
	datab => \inst28|Equal0~0_combout\,
	datac => \inst28|sample~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|data_reg_1[20]~0_combout\);

-- Location: LCCOMB_X21_Y14_N6
\inst28|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~2_combout\ = (\inst28|bitclk:bitcount[1]~q\ & (!\inst28|Add1~1\)) # (!\inst28|bitclk:bitcount[1]~q\ & ((\inst28|Add1~1\) # (GND)))
-- \inst28|Add1~3\ = CARRY((!\inst28|Add1~1\) # (!\inst28|bitclk:bitcount[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[1]~q\,
	datad => VCC,
	cin => \inst28|Add1~1\,
	combout => \inst28|Add1~2_combout\,
	cout => \inst28|Add1~3\);

-- Location: LCCOMB_X21_Y14_N30
\inst28|bitcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~0_combout\ = (\inst28|bitclk:bitcount[4]~0_combout\ & (\inst28|data_reg_1[20]~0_combout\)) # (!\inst28|bitclk:bitcount[4]~0_combout\ & ((\inst28|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[4]~0_combout\,
	datac => \inst28|data_reg_1[20]~0_combout\,
	datad => \inst28|Add1~2_combout\,
	combout => \inst28|bitcount~0_combout\);

-- Location: FF_X21_Y14_N31
\inst28|bitclk:bitcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[1]~q\);

-- Location: LCCOMB_X21_Y14_N8
\inst28|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~4_combout\ = (\inst28|bitclk:bitcount[2]~q\ & (\inst28|Add1~3\ $ (GND))) # (!\inst28|bitclk:bitcount[2]~q\ & (!\inst28|Add1~3\ & VCC))
-- \inst28|Add1~5\ = CARRY((\inst28|bitclk:bitcount[2]~q\ & !\inst28|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[2]~q\,
	datad => VCC,
	cin => \inst28|Add1~3\,
	combout => \inst28|Add1~4_combout\,
	cout => \inst28|Add1~5\);

-- Location: LCCOMB_X21_Y14_N28
\inst28|bitcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~1_combout\ = (\inst28|bitclk:bitcount[4]~0_combout\ & (\inst28|data_reg_1[20]~0_combout\)) # (!\inst28|bitclk:bitcount[4]~0_combout\ & ((\inst28|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_1[20]~0_combout\,
	datac => \inst28|Add1~4_combout\,
	datad => \inst28|bitclk:bitcount[4]~0_combout\,
	combout => \inst28|bitcount~1_combout\);

-- Location: FF_X21_Y14_N29
\inst28|bitclk:bitcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[2]~q\);

-- Location: LCCOMB_X21_Y14_N10
\inst28|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~6_combout\ = (\inst28|bitclk:bitcount[3]~q\ & (!\inst28|Add1~5\)) # (!\inst28|bitclk:bitcount[3]~q\ & ((\inst28|Add1~5\) # (GND)))
-- \inst28|Add1~7\ = CARRY((!\inst28|Add1~5\) # (!\inst28|bitclk:bitcount[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[3]~q\,
	datad => VCC,
	cin => \inst28|Add1~5\,
	combout => \inst28|Add1~6_combout\,
	cout => \inst28|Add1~7\);

-- Location: LCCOMB_X21_Y14_N22
\inst28|bitcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~2_combout\ = (\inst28|bitclk:bitcount[4]~0_combout\ & (\inst28|data_reg_1[20]~0_combout\)) # (!\inst28|bitclk:bitcount[4]~0_combout\ & ((\inst28|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[4]~0_combout\,
	datac => \inst28|data_reg_1[20]~0_combout\,
	datad => \inst28|Add1~6_combout\,
	combout => \inst28|bitcount~2_combout\);

-- Location: FF_X21_Y14_N23
\inst28|bitclk:bitcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[3]~q\);

-- Location: LCCOMB_X21_Y14_N12
\inst28|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~8_combout\ = (\inst28|bitclk:bitcount[4]~q\ & (\inst28|Add1~7\ $ (GND))) # (!\inst28|bitclk:bitcount[4]~q\ & (!\inst28|Add1~7\ & VCC))
-- \inst28|Add1~9\ = CARRY((\inst28|bitclk:bitcount[4]~q\ & !\inst28|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[4]~q\,
	datad => VCC,
	cin => \inst28|Add1~7\,
	combout => \inst28|Add1~8_combout\,
	cout => \inst28|Add1~9\);

-- Location: LCCOMB_X21_Y14_N16
\inst28|bitcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~3_combout\ = (\inst28|bitclk:bitcount[4]~0_combout\ & (\inst28|data_reg_1[20]~0_combout\)) # (!\inst28|bitclk:bitcount[4]~0_combout\ & ((\inst28|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[4]~0_combout\,
	datac => \inst28|data_reg_1[20]~0_combout\,
	datad => \inst28|Add1~8_combout\,
	combout => \inst28|bitcount~3_combout\);

-- Location: FF_X21_Y14_N17
\inst28|bitclk:bitcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[4]~q\);

-- Location: LCCOMB_X21_Y14_N26
\inst28|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Equal0~0_combout\ = (\inst28|bitclk:bitcount[1]~q\ & (\inst28|bitclk:bitcount[4]~q\ & (\inst28|bitclk:bitcount[3]~q\ & \inst28|bitclk:bitcount[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[1]~q\,
	datab => \inst28|bitclk:bitcount[4]~q\,
	datac => \inst28|bitclk:bitcount[3]~q\,
	datad => \inst28|bitclk:bitcount[2]~q\,
	combout => \inst28|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y14_N24
\inst28|bitclk:bitcount[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitclk:bitcount[4]~0_combout\ = (\inst28|sample~q\) # ((\inst28|Equal0~0_combout\ & ((\inst28|bitclk:bitcount[0]~q\) # (!\inst28|bitclk:bitcount[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|Equal0~0_combout\,
	datab => \inst28|sample~q\,
	datac => \inst28|bitclk:bitcount[5]~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|bitclk:bitcount[4]~0_combout\);

-- Location: LCCOMB_X21_Y14_N14
\inst28|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|Add1~10_combout\ = \inst28|bitclk:bitcount[5]~q\ $ (\inst28|Add1~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[5]~q\,
	cin => \inst28|Add1~9\,
	combout => \inst28|Add1~10_combout\);

-- Location: LCCOMB_X25_Y14_N14
\inst28|bitcount~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~5_combout\ = (\inst28|sample~q\) # ((!\inst28|bitclk:bitcount[5]~q\ & (\inst28|Equal0~0_combout\ & \inst28|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[5]~q\,
	datab => \inst28|Equal0~0_combout\,
	datac => \inst28|sample~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|bitcount~5_combout\);

-- Location: LCCOMB_X21_Y14_N18
\inst28|bitcount~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|bitcount~6_combout\ = (\inst28|bitcount~5_combout\) # ((!\inst28|bitclk:bitcount[4]~0_combout\ & \inst28|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|bitclk:bitcount[4]~0_combout\,
	datac => \inst28|Add1~10_combout\,
	datad => \inst28|bitcount~5_combout\,
	combout => \inst28|bitcount~6_combout\);

-- Location: FF_X21_Y14_N19
\inst28|bitclk:bitcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|bitcount~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|bitclk:bitcount[5]~q\);

-- Location: LCCOMB_X25_Y14_N2
\inst28|audio_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[15]~0_combout\ = (!\inst28|bitclk:bitcount[5]~q\ & (\inst28|Equal0~0_combout\ & (!\inst28|sample~q\ & \inst28|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[5]~q\,
	datab => \inst28|Equal0~0_combout\,
	datac => \inst28|sample~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|audio_out[15]~0_combout\);

-- Location: FF_X2_Y17_N25
\inst28|audio_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[13]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(13));

-- Location: FF_X2_Y17_N5
\inst28|audio_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(27),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(11));

-- Location: FF_X4_Y18_N13
\inst28|audio_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(21),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(5));

-- Location: FF_X4_Y18_N9
\inst28|audio_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(20),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(4));

-- Location: LCCOMB_X2_Y17_N12
\inst28|audio_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[10]~feeder_combout\ = \inst28|receive_reg\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(26),
	combout => \inst28|audio_out[10]~feeder_combout\);

-- Location: FF_X2_Y17_N13
\inst28|audio_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[10]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(10));

-- Location: FF_X2_Y17_N29
\inst28|audio_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(25),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(9));

-- Location: LCCOMB_X4_Y18_N0
\inst28|audio_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[0]~feeder_combout\ = \inst28|receive_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(16),
	combout => \inst28|audio_out[0]~feeder_combout\);

-- Location: FF_X4_Y18_N1
\inst28|audio_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[0]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(0));

-- Location: LCCOMB_X3_Y18_N10
\inst4|data_to_codec[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[0]~30_combout\ = (\inst28|audio_out\(0) & \inst4|data_transfer:FS_delay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|audio_out\(0),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[0]~30_combout\);

-- Location: FF_X3_Y18_N11
\inst4|data_to_codec[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[0]~30_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(0));

-- Location: FF_X4_Y18_N29
\inst28|audio_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(17),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(1));

-- Location: LCCOMB_X3_Y18_N28
\inst4|data_to_codec[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[1]~29_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(1)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(0),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(1),
	combout => \inst4|data_to_codec[1]~29_combout\);

-- Location: FF_X3_Y18_N29
\inst4|data_to_codec[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[1]~29_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(1));

-- Location: LCCOMB_X4_Y18_N4
\inst28|audio_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[2]~feeder_combout\ = \inst28|receive_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(18),
	combout => \inst28|audio_out[2]~feeder_combout\);

-- Location: FF_X4_Y18_N5
\inst28|audio_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[2]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(2));

-- Location: LCCOMB_X3_Y18_N30
\inst4|data_to_codec[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[2]~28_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(2)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(1),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(2),
	combout => \inst4|data_to_codec[2]~28_combout\);

-- Location: FF_X3_Y18_N31
\inst4|data_to_codec[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[2]~28_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(2));

-- Location: LCCOMB_X4_Y18_N24
\inst28|audio_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[3]~feeder_combout\ = \inst28|receive_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(19),
	combout => \inst28|audio_out[3]~feeder_combout\);

-- Location: FF_X4_Y18_N25
\inst28|audio_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[3]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(3));

-- Location: LCCOMB_X3_Y18_N0
\inst4|data_to_codec[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[3]~27_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(3)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(2),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(3),
	combout => \inst4|data_to_codec[3]~27_combout\);

-- Location: FF_X3_Y18_N1
\inst4|data_to_codec[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[3]~27_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(3));

-- Location: LCCOMB_X3_Y18_N12
\inst4|data_to_codec[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[4]~26_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(4))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(4),
	datad => \inst4|data_to_codec\(3),
	combout => \inst4|data_to_codec[4]~26_combout\);

-- Location: FF_X3_Y18_N13
\inst4|data_to_codec[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[4]~26_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(4));

-- Location: LCCOMB_X3_Y18_N2
\inst4|data_to_codec[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[5]~25_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(5)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(4),
	datab => \inst28|audio_out\(5),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[5]~25_combout\);

-- Location: LCCOMB_X2_Y18_N18
\inst4|data_to_codec[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[5]~feeder_combout\ = \inst4|data_to_codec[5]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[5]~25_combout\,
	combout => \inst4|data_to_codec[5]~feeder_combout\);

-- Location: FF_X2_Y18_N19
\inst4|data_to_codec[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[5]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(5));

-- Location: LCCOMB_X4_Y18_N20
\inst28|audio_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[6]~feeder_combout\ = \inst28|receive_reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(22),
	combout => \inst28|audio_out[6]~feeder_combout\);

-- Location: FF_X4_Y18_N21
\inst28|audio_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[6]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(6));

-- Location: LCCOMB_X1_Y18_N22
\inst4|data_to_codec[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[6]~24_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(6)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(5),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(6),
	combout => \inst4|data_to_codec[6]~24_combout\);

-- Location: FF_X1_Y18_N23
\inst4|data_to_codec[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[6]~24_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(6));

-- Location: FF_X4_Y18_N17
\inst28|audio_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(23),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(7));

-- Location: LCCOMB_X1_Y18_N28
\inst4|data_to_codec[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[7]~23_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(7)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(6),
	datad => \inst28|audio_out\(7),
	combout => \inst4|data_to_codec[7]~23_combout\);

-- Location: FF_X1_Y18_N29
\inst4|data_to_codec[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[7]~23_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(7));

-- Location: LCCOMB_X2_Y17_N0
\inst28|audio_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[8]~feeder_combout\ = \inst28|receive_reg\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(24),
	combout => \inst28|audio_out[8]~feeder_combout\);

-- Location: FF_X2_Y17_N1
\inst28|audio_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[8]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(8));

-- Location: LCCOMB_X2_Y18_N10
\inst4|data_to_codec[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[8]~22_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(8)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(7),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(8),
	combout => \inst4|data_to_codec[8]~22_combout\);

-- Location: FF_X2_Y18_N11
\inst4|data_to_codec[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[8]~22_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(8));

-- Location: LCCOMB_X2_Y18_N4
\inst4|data_to_codec[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[9]~21_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(9))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|audio_out\(9),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(8),
	combout => \inst4|data_to_codec[9]~21_combout\);

-- Location: LCCOMB_X1_Y18_N2
\inst4|data_to_codec[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[9]~feeder_combout\ = \inst4|data_to_codec[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[9]~21_combout\,
	combout => \inst4|data_to_codec[9]~feeder_combout\);

-- Location: FF_X1_Y18_N3
\inst4|data_to_codec[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[9]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(9));

-- Location: LCCOMB_X1_Y18_N24
\inst4|data_to_codec[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[10]~20_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(10))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(10),
	datad => \inst4|data_to_codec\(9),
	combout => \inst4|data_to_codec[10]~20_combout\);

-- Location: FF_X1_Y18_N25
\inst4|data_to_codec[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[10]~20_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(10));

-- Location: LCCOMB_X1_Y18_N18
\inst4|data_to_codec[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[11]~19_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(11))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|audio_out\(11),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(10),
	combout => \inst4|data_to_codec[11]~19_combout\);

-- Location: FF_X1_Y18_N19
\inst4|data_to_codec[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[11]~19_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(11));

-- Location: LCCOMB_X2_Y17_N16
\inst28|audio_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|audio_out[12]~feeder_combout\ = \inst28|receive_reg\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(28),
	combout => \inst28|audio_out[12]~feeder_combout\);

-- Location: FF_X2_Y17_N17
\inst28|audio_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|audio_out[12]~feeder_combout\,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(12));

-- Location: LCCOMB_X2_Y18_N28
\inst4|data_to_codec[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[12]~18_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(12)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(11),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(12),
	combout => \inst4|data_to_codec[12]~18_combout\);

-- Location: FF_X2_Y18_N29
\inst4|data_to_codec[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[12]~18_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(12));

-- Location: LCCOMB_X1_Y18_N8
\inst4|data_to_codec[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[13]~17_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(13))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|audio_out\(13),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(12),
	combout => \inst4|data_to_codec[13]~17_combout\);

-- Location: FF_X1_Y18_N9
\inst4|data_to_codec[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[13]~17_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(13));

-- Location: LCCOMB_X2_Y17_N30
\inst28|receive_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|receive_reg[30]~feeder_combout\ = \inst28|receive_reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst28|receive_reg\(29),
	combout => \inst28|receive_reg[30]~feeder_combout\);

-- Location: FF_X2_Y17_N31
\inst28|receive_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	d => \inst28|receive_reg[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(30));

-- Location: FF_X2_Y17_N21
\inst28|audio_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(30),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(14));

-- Location: LCCOMB_X1_Y18_N10
\inst4|data_to_codec[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[14]~16_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(14)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(13),
	datad => \inst28|audio_out\(14),
	combout => \inst4|data_to_codec[14]~16_combout\);

-- Location: FF_X1_Y18_N11
\inst4|data_to_codec[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[14]~16_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(14));

-- Location: FF_X2_Y17_N15
\inst28|receive_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|receive_reg\(31));

-- Location: FF_X2_Y17_N9
\inst28|audio_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	asdata => \inst28|receive_reg\(31),
	sload => VCC,
	ena => \inst28|audio_out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|audio_out\(15));

-- Location: LCCOMB_X1_Y18_N16
\inst4|data_to_codec[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[15]~15_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(15)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(14),
	datab => \inst28|audio_out\(15),
	datad => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[15]~15_combout\);

-- Location: FF_X2_Y18_N15
\inst4|data_to_codec[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[15]~15_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(15));

-- Location: LCCOMB_X3_Y18_N18
\inst4|data_to_codec[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[16]~14_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(0)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(15),
	datab => \inst28|audio_out\(0),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[16]~14_combout\);

-- Location: FF_X3_Y18_N19
\inst4|data_to_codec[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[16]~14_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(16));

-- Location: LCCOMB_X3_Y18_N20
\inst4|data_to_codec[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[17]~13_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(1)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(16),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(1),
	combout => \inst4|data_to_codec[17]~13_combout\);

-- Location: FF_X3_Y18_N21
\inst4|data_to_codec[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[17]~13_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(17));

-- Location: LCCOMB_X3_Y18_N22
\inst4|data_to_codec[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[18]~12_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(2)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(17),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(2),
	combout => \inst4|data_to_codec[18]~12_combout\);

-- Location: FF_X3_Y18_N23
\inst4|data_to_codec[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[18]~12_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(18));

-- Location: LCCOMB_X3_Y18_N16
\inst4|data_to_codec[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[19]~11_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(3)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(18),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(3),
	combout => \inst4|data_to_codec[19]~11_combout\);

-- Location: FF_X3_Y18_N17
\inst4|data_to_codec[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[19]~11_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(19));

-- Location: LCCOMB_X3_Y18_N24
\inst4|data_to_codec[20]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[20]~10_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(4))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(4),
	datad => \inst4|data_to_codec\(19),
	combout => \inst4|data_to_codec[20]~10_combout\);

-- Location: FF_X3_Y18_N25
\inst4|data_to_codec[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[20]~10_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(20));

-- Location: LCCOMB_X3_Y18_N26
\inst4|data_to_codec[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[21]~9_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(5))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(5),
	datad => \inst4|data_to_codec\(20),
	combout => \inst4|data_to_codec[21]~9_combout\);

-- Location: LCCOMB_X2_Y18_N12
\inst4|data_to_codec[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[21]~feeder_combout\ = \inst4|data_to_codec[21]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[21]~9_combout\,
	combout => \inst4|data_to_codec[21]~feeder_combout\);

-- Location: FF_X2_Y18_N13
\inst4|data_to_codec[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[21]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(21));

-- Location: LCCOMB_X2_Y18_N22
\inst4|data_to_codec[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[22]~8_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(6)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(21),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(6),
	combout => \inst4|data_to_codec[22]~8_combout\);

-- Location: FF_X2_Y18_N23
\inst4|data_to_codec[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[22]~8_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(22));

-- Location: LCCOMB_X1_Y18_N12
\inst4|data_to_codec[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[23]~7_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(7)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(22),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(7),
	combout => \inst4|data_to_codec[23]~7_combout\);

-- Location: FF_X1_Y18_N13
\inst4|data_to_codec[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[23]~7_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(23));

-- Location: LCCOMB_X2_Y18_N26
\inst4|data_to_codec[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[24]~6_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(8)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(23),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(8),
	combout => \inst4|data_to_codec[24]~6_combout\);

-- Location: FF_X2_Y18_N27
\inst4|data_to_codec[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[24]~6_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(24));

-- Location: LCCOMB_X2_Y18_N24
\inst4|data_to_codec[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[25]~5_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(9)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(24),
	datab => \inst28|audio_out\(9),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[25]~5_combout\);

-- Location: LCCOMB_X1_Y18_N30
\inst4|data_to_codec[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[25]~feeder_combout\ = \inst4|data_to_codec[25]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[25]~5_combout\,
	combout => \inst4|data_to_codec[25]~feeder_combout\);

-- Location: FF_X1_Y18_N31
\inst4|data_to_codec[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[25]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(25));

-- Location: LCCOMB_X1_Y18_N20
\inst4|data_to_codec[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[26]~4_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(10)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(25),
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(10),
	combout => \inst4|data_to_codec[26]~4_combout\);

-- Location: FF_X1_Y18_N21
\inst4|data_to_codec[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[26]~4_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(26));

-- Location: LCCOMB_X1_Y18_N14
\inst4|data_to_codec[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[27]~3_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(11))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst28|audio_out\(11),
	datad => \inst4|data_to_codec\(26),
	combout => \inst4|data_to_codec[27]~3_combout\);

-- Location: FF_X1_Y18_N15
\inst4|data_to_codec[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[27]~3_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(27));

-- Location: LCCOMB_X2_Y18_N0
\inst4|data_to_codec[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[28]~2_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(12)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(27),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst28|audio_out\(12),
	combout => \inst4|data_to_codec[28]~2_combout\);

-- Location: FF_X1_Y18_N17
\inst4|data_to_codec[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[28]~2_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(28));

-- Location: LCCOMB_X1_Y18_N26
\inst4|data_to_codec[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[29]~1_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst28|audio_out\(13))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|audio_out\(13),
	datab => \inst4|data_to_codec\(28),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[29]~1_combout\);

-- Location: FF_X1_Y18_N27
\inst4|data_to_codec[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[29]~1_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(29));

-- Location: LCCOMB_X1_Y18_N6
\inst4|data_to_codec[30]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[30]~0_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(14)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(29),
	datad => \inst28|audio_out\(14),
	combout => \inst4|data_to_codec[30]~0_combout\);

-- Location: FF_X1_Y18_N7
\inst4|data_to_codec[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[30]~0_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(30));

-- Location: LCCOMB_X1_Y18_N0
\inst4|DIN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|DIN~0_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst28|audio_out\(15)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(30),
	datab => \inst28|audio_out\(15),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|DIN~0_combout\);

-- Location: FF_X1_Y18_N1
\inst4|DIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|DIN~0_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|DIN~q\);

-- Location: LCCOMB_X19_Y15_N12
\inst4|SCL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~1_combout\ = (\inst4|SCL~q\) # ((!\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & \inst4|I2C_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datac => \inst4|SCL~q\,
	datad => \inst4|I2C_state\(0),
	combout => \inst4|SCL~1_combout\);

-- Location: LCCOMB_X19_Y15_N18
\inst4|SCL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~0_combout\ = (\inst4|I2C_state\(1) & (\inst4|I2C_state\(2))) # (!\inst4|I2C_state\(1) & (!\inst4|I2C_state\(2) & \inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|SCL~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\inst4|SCL~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~2_combout\ = (\inst4|SCL~0_combout\ & ((\inst4|clk_I2C\(0) & (\inst4|SCL~1_combout\)) # (!\inst4|clk_I2C\(0) & ((\inst4|clk_I2C\(1)))))) # (!\inst4|SCL~0_combout\ & (\inst4|SCL~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|SCL~1_combout\,
	datab => \inst4|SCL~0_combout\,
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|SCL~2_combout\);

-- Location: FF_X19_Y15_N31
\inst4|SCL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SCL~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SCL~q\);

-- Location: CLKCTRL_G3
\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y18_N20
\inst3|p0:sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|p0:sel~0_combout\ = !\inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|p0:sel~q\,
	combout => \inst3|p0:sel~0_combout\);

-- Location: FF_X25_Y18_N21
\inst3|p0:sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|p0:sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|p0:sel~q\);

-- Location: LCCOMB_X33_Y12_N10
\inst3|A_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|A_clk~0_combout\ = !\inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|p0:sel~q\,
	combout => \inst3|A_clk~0_combout\);

-- Location: FF_X33_Y12_N11
\inst3|A_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|A_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|A_clk~q\);

-- Location: CLKCTRL_G7
\inst3|A_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|A_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|A_clk~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y20_N0
\inst3|RESETIQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|RESETIQ~0_combout\ = (\inst3|RESETIQ~q\) # ((\inst1|POR\(1) & \inst1|POR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|POR\(1),
	datac => \inst3|RESETIQ~q\,
	datad => \inst1|POR\(0),
	combout => \inst3|RESETIQ~0_combout\);

-- Location: FF_X24_Y20_N1
\inst3|RESETIQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|ALT_INV_A_clk~clkctrl_outclk\,
	d => \inst3|RESETIQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|RESETIQ~q\);

-- Location: LCCOMB_X24_Y17_N28
\inst1|counter[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[10]~34_combout\ = (\inst1|counter\(10) & (!\inst1|counter[9]~33\)) # (!\inst1|counter\(10) & ((\inst1|counter[9]~33\) # (GND)))
-- \inst1|counter[10]~35\ = CARRY((!\inst1|counter[9]~33\) # (!\inst1|counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(10),
	datad => VCC,
	cin => \inst1|counter[9]~33\,
	combout => \inst1|counter[10]~34_combout\,
	cout => \inst1|counter[10]~35\);

-- Location: LCCOMB_X24_Y17_N2
\inst1|counter[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[10]~feeder_combout\ = \inst1|counter[10]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter[10]~34_combout\,
	combout => \inst1|counter[10]~feeder_combout\);

-- Location: FF_X24_Y17_N3
\inst1|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(10));

-- Location: LCCOMB_X24_Y17_N30
\inst1|counter[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[11]~36_combout\ = (\inst1|counter\(11) & (\inst1|counter[10]~35\ $ (GND))) # (!\inst1|counter\(11) & (!\inst1|counter[10]~35\ & VCC))
-- \inst1|counter[11]~37\ = CARRY((\inst1|counter\(11) & !\inst1|counter[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(11),
	datad => VCC,
	cin => \inst1|counter[10]~35\,
	combout => \inst1|counter[11]~36_combout\,
	cout => \inst1|counter[11]~37\);

-- Location: LCCOMB_X24_Y17_N6
\inst1|counter[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[11]~feeder_combout\ = \inst1|counter[11]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter[11]~36_combout\,
	combout => \inst1|counter[11]~feeder_combout\);

-- Location: FF_X24_Y17_N7
\inst1|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(11));

-- Location: LCCOMB_X24_Y16_N0
\inst1|counter[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[12]~38_combout\ = (\inst1|counter\(12) & (!\inst1|counter[11]~37\)) # (!\inst1|counter\(12) & ((\inst1|counter[11]~37\) # (GND)))
-- \inst1|counter[12]~39\ = CARRY((!\inst1|counter[11]~37\) # (!\inst1|counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(12),
	datad => VCC,
	cin => \inst1|counter[11]~37\,
	combout => \inst1|counter[12]~38_combout\,
	cout => \inst1|counter[12]~39\);

-- Location: LCCOMB_X24_Y16_N30
\inst1|counter[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[12]~feeder_combout\ = \inst1|counter[12]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|counter[12]~38_combout\,
	combout => \inst1|counter[12]~feeder_combout\);

-- Location: FF_X24_Y16_N31
\inst1|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(12));

-- Location: LCCOMB_X24_Y16_N2
\inst1|counter[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[13]~40_combout\ = (\inst1|counter\(13) & (\inst1|counter[12]~39\ $ (GND))) # (!\inst1|counter\(13) & (!\inst1|counter[12]~39\ & VCC))
-- \inst1|counter[13]~41\ = CARRY((\inst1|counter\(13) & !\inst1|counter[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(13),
	datad => VCC,
	cin => \inst1|counter[12]~39\,
	combout => \inst1|counter[13]~40_combout\,
	cout => \inst1|counter[13]~41\);

-- Location: FF_X24_Y16_N1
\inst1|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[13]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(13));

-- Location: LCCOMB_X24_Y16_N4
\inst1|counter[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[14]~42_combout\ = (\inst1|counter\(14) & (!\inst1|counter[13]~41\)) # (!\inst1|counter\(14) & ((\inst1|counter[13]~41\) # (GND)))
-- \inst1|counter[14]~43\ = CARRY((!\inst1|counter[13]~41\) # (!\inst1|counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(14),
	datad => VCC,
	cin => \inst1|counter[13]~41\,
	combout => \inst1|counter[14]~42_combout\,
	cout => \inst1|counter[14]~43\);

-- Location: FF_X24_Y16_N3
\inst1|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[14]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(14));

-- Location: LCCOMB_X24_Y16_N6
\inst1|counter[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[15]~44_combout\ = (\inst1|counter\(15) & (\inst1|counter[14]~43\ $ (GND))) # (!\inst1|counter\(15) & (!\inst1|counter[14]~43\ & VCC))
-- \inst1|counter[15]~45\ = CARRY((\inst1|counter\(15) & !\inst1|counter[14]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(15),
	datad => VCC,
	cin => \inst1|counter[14]~43\,
	combout => \inst1|counter[15]~44_combout\,
	cout => \inst1|counter[15]~45\);

-- Location: LCCOMB_X24_Y16_N28
\inst1|counter[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[15]~feeder_combout\ = \inst1|counter[15]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter[15]~44_combout\,
	combout => \inst1|counter[15]~feeder_combout\);

-- Location: FF_X24_Y16_N29
\inst1|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(15));

-- Location: LCCOMB_X24_Y16_N8
\inst1|counter[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[16]~46_combout\ = (\inst1|counter\(16) & (!\inst1|counter[15]~45\)) # (!\inst1|counter\(16) & ((\inst1|counter[15]~45\) # (GND)))
-- \inst1|counter[16]~47\ = CARRY((!\inst1|counter[15]~45\) # (!\inst1|counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(16),
	datad => VCC,
	cin => \inst1|counter[15]~45\,
	combout => \inst1|counter[16]~46_combout\,
	cout => \inst1|counter[16]~47\);

-- Location: LCCOMB_X24_Y16_N26
\inst1|counter[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[16]~feeder_combout\ = \inst1|counter[16]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter[16]~46_combout\,
	combout => \inst1|counter[16]~feeder_combout\);

-- Location: FF_X24_Y16_N27
\inst1|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(16));

-- Location: LCCOMB_X24_Y16_N10
\inst1|counter[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[17]~48_combout\ = (\inst1|counter\(17) & (\inst1|counter[16]~47\ $ (GND))) # (!\inst1|counter\(17) & (!\inst1|counter[16]~47\ & VCC))
-- \inst1|counter[17]~49\ = CARRY((\inst1|counter\(17) & !\inst1|counter[16]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(17),
	datad => VCC,
	cin => \inst1|counter[16]~47\,
	combout => \inst1|counter[17]~48_combout\,
	cout => \inst1|counter[17]~49\);

-- Location: FF_X24_Y16_N5
\inst1|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[17]~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(17));

-- Location: LCCOMB_X24_Y16_N12
\inst1|counter[18]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[18]~50_combout\ = (\inst1|counter\(18) & (!\inst1|counter[17]~49\)) # (!\inst1|counter\(18) & ((\inst1|counter[17]~49\) # (GND)))
-- \inst1|counter[18]~51\ = CARRY((!\inst1|counter[17]~49\) # (!\inst1|counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(18),
	datad => VCC,
	cin => \inst1|counter[17]~49\,
	combout => \inst1|counter[18]~50_combout\,
	cout => \inst1|counter[18]~51\);

-- Location: LCCOMB_X24_Y16_N24
\inst1|counter[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[18]~feeder_combout\ = \inst1|counter[18]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|counter[18]~50_combout\,
	combout => \inst1|counter[18]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\inst1|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(18));

-- Location: LCCOMB_X24_Y16_N14
\inst1|counter[19]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[19]~52_combout\ = (\inst1|counter\(19) & (\inst1|counter[18]~51\ $ (GND))) # (!\inst1|counter\(19) & (!\inst1|counter[18]~51\ & VCC))
-- \inst1|counter[19]~53\ = CARRY((\inst1|counter\(19) & !\inst1|counter[18]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(19),
	datad => VCC,
	cin => \inst1|counter[18]~51\,
	combout => \inst1|counter[19]~52_combout\,
	cout => \inst1|counter[19]~53\);

-- Location: FF_X24_Y16_N17
\inst1|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[19]~52_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(19));

-- Location: LCCOMB_X24_Y16_N16
\inst1|counter[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[20]~54_combout\ = (\inst1|counter\(20) & (!\inst1|counter[19]~53\)) # (!\inst1|counter\(20) & ((\inst1|counter[19]~53\) # (GND)))
-- \inst1|counter[20]~55\ = CARRY((!\inst1|counter[19]~53\) # (!\inst1|counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(20),
	datad => VCC,
	cin => \inst1|counter[19]~53\,
	combout => \inst1|counter[20]~54_combout\,
	cout => \inst1|counter[20]~55\);

-- Location: FF_X24_Y16_N9
\inst1|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[20]~54_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(20));

-- Location: LCCOMB_X24_Y16_N18
\inst1|counter[21]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[21]~56_combout\ = (\inst1|counter\(21) & (\inst1|counter[20]~55\ $ (GND))) # (!\inst1|counter\(21) & (!\inst1|counter[20]~55\ & VCC))
-- \inst1|counter[21]~57\ = CARRY((\inst1|counter\(21) & !\inst1|counter[20]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(21),
	datad => VCC,
	cin => \inst1|counter[20]~55\,
	combout => \inst1|counter[21]~56_combout\,
	cout => \inst1|counter[21]~57\);

-- Location: LCCOMB_X24_Y16_N22
\inst1|counter[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[21]~feeder_combout\ = \inst1|counter[21]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter[21]~56_combout\,
	combout => \inst1|counter[21]~feeder_combout\);

-- Location: FF_X24_Y16_N23
\inst1|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(21));

-- Location: LCCOMB_X24_Y16_N20
\inst1|counter[22]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[22]~58_combout\ = \inst1|counter[21]~57\ $ (\inst1|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|counter\(22),
	cin => \inst1|counter[21]~57\,
	combout => \inst1|counter[22]~58_combout\);

-- Location: FF_X24_Y16_N19
\inst1|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[22]~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(22));

-- Location: IOIBUF_X34_Y9_N15
\JP3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JP3,
	o => \JP3~input_o\);

-- Location: LCCOMB_X25_Y14_N0
\inst28|lrclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|lrclk~0_combout\ = (\inst28|lrclk~q\) # ((!\inst28|bitclk:bitcount[5]~q\ & (\inst28|Equal0~0_combout\ & !\inst28|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[5]~q\,
	datab => \inst28|Equal0~0_combout\,
	datac => \inst28|lrclk~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|lrclk~0_combout\);

-- Location: FF_X25_Y14_N1
\inst28|lrclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|lrclk~0_combout\,
	sclr => \inst28|sample~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|lrclk~q\);

-- Location: LCCOMB_X25_Y14_N24
\inst28|data_reg_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~0_combout\ = (\inst28|Equal0~0_combout\ & (!\inst28|sample~q\ & \inst28|bitclk:bitcount[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|Equal0~0_combout\,
	datac => \inst28|sample~q\,
	datad => \inst28|bitclk:bitcount[0]~q\,
	combout => \inst28|data_reg_2~0_combout\);

-- Location: LCCOMB_X12_Y6_N12
\inst6|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~0_combout\ = \inst6|filter:n[0]~q\ $ (VCC)
-- \inst6|Add4~1\ = CARRY(\inst6|filter:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datad => VCC,
	combout => \inst6|Add4~0_combout\,
	cout => \inst6|Add4~1\);

-- Location: LCCOMB_X12_Y6_N26
\inst6|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~14_combout\ = (\inst6|filter:n[7]~q\ & (!\inst6|Add4~13\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|Add4~13\) # (GND)))
-- \inst6|Add4~15\ = CARRY((!\inst6|Add4~13\) # (!\inst6|filter:n[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datad => VCC,
	cin => \inst6|Add4~13\,
	combout => \inst6|Add4~14_combout\,
	cout => \inst6|Add4~15\);

-- Location: LCCOMB_X12_Y6_N28
\inst6|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~16_combout\ = (\inst6|filter:n[8]~q\ & (\inst6|Add4~15\ $ (GND))) # (!\inst6|filter:n[8]~q\ & (!\inst6|Add4~15\ & VCC))
-- \inst6|Add4~17\ = CARRY((\inst6|filter:n[8]~q\ & !\inst6|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[8]~q\,
	datad => VCC,
	cin => \inst6|Add4~15\,
	combout => \inst6|Add4~16_combout\,
	cout => \inst6|Add4~17\);

-- Location: LCCOMB_X12_Y6_N10
\inst6|n~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~17_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~16_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[8]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|Add4~16_combout\,
	combout => \inst6|n~17_combout\);

-- Location: FF_X12_Y6_N11
\inst6|filter:n[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[8]~q\);

-- Location: LCCOMB_X13_Y6_N10
\inst6|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan0~0_combout\ = (!\inst6|filter:n[7]~q\ & !\inst6|filter:n[8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filter:n[8]~q\,
	combout => \inst6|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y6_N26
\inst6|n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~13_combout\ = (\inst6|n~3_combout\ & (((\inst6|filter:n[9]~q\)))) # (!\inst6|n~3_combout\ & (!\inst6|Equal6~2_combout\ & (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:n[9]~q\,
	datad => \inst6|n~3_combout\,
	combout => \inst6|n~13_combout\);

-- Location: LCCOMB_X12_Y6_N30
\inst6|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~18_combout\ = \inst6|filter:n[9]~q\ $ (\inst6|Add4~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[9]~q\,
	cin => \inst6|Add4~17\,
	combout => \inst6|Add4~18_combout\);

-- Location: LCCOMB_X13_Y6_N22
\inst6|n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~14_combout\ = (\inst6|n~13_combout\ & (((\inst6|Add4~18_combout\) # (\inst6|n~3_combout\)) # (!\inst6|n~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~13_combout\,
	datab => \inst6|n~1_combout\,
	datac => \inst6|Add4~18_combout\,
	datad => \inst6|n~3_combout\,
	combout => \inst6|n~14_combout\);

-- Location: FF_X13_Y6_N27
\inst6|filter:n[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|n~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[9]~q\);

-- Location: LCCOMB_X12_Y6_N14
\inst6|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~2_combout\ = (\inst6|filter:n[1]~q\ & (!\inst6|Add4~1\)) # (!\inst6|filter:n[1]~q\ & ((\inst6|Add4~1\) # (GND)))
-- \inst6|Add4~3\ = CARRY((!\inst6|Add4~1\) # (!\inst6|filter:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datad => VCC,
	cin => \inst6|Add4~1\,
	combout => \inst6|Add4~2_combout\,
	cout => \inst6|Add4~3\);

-- Location: LCCOMB_X13_Y6_N14
\inst6|n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~7_combout\ = (!\inst6|sampled~q\ & (!\inst6|Equal6~2_combout\ & ((\inst6|Add4~2_combout\) # (!\inst6|n~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add4~2_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|n~1_combout\,
	combout => \inst6|n~7_combout\);

-- Location: LCCOMB_X14_Y6_N8
\inst6|n~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~8_combout\ = (\inst6|n~3_combout\ & ((\inst6|filter:n[1]~q\))) # (!\inst6|n~3_combout\ & (\inst6|n~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~7_combout\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|n~3_combout\,
	combout => \inst6|n~8_combout\);

-- Location: LCCOMB_X14_Y6_N0
\inst6|filter:n[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter:n[1]~feeder_combout\ = \inst6|n~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|n~8_combout\,
	combout => \inst6|filter:n[1]~feeder_combout\);

-- Location: FF_X14_Y6_N1
\inst6|filter:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter:n[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[1]~q\);

-- Location: LCCOMB_X12_Y6_N16
\inst6|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~4_combout\ = (\inst6|filter:n[2]~q\ & (\inst6|Add4~3\ $ (GND))) # (!\inst6|filter:n[2]~q\ & (!\inst6|Add4~3\ & VCC))
-- \inst6|Add4~5\ = CARRY((\inst6|filter:n[2]~q\ & !\inst6|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[2]~q\,
	datad => VCC,
	cin => \inst6|Add4~3\,
	combout => \inst6|Add4~4_combout\,
	cout => \inst6|Add4~5\);

-- Location: LCCOMB_X12_Y6_N4
\inst6|n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~10_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~4_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[2]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|Add4~4_combout\,
	combout => \inst6|n~10_combout\);

-- Location: FF_X12_Y6_N5
\inst6|filter:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[2]~q\);

-- Location: LCCOMB_X12_Y6_N18
\inst6|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~6_combout\ = (\inst6|filter:n[3]~q\ & (!\inst6|Add4~5\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|Add4~5\) # (GND)))
-- \inst6|Add4~7\ = CARRY((!\inst6|Add4~5\) # (!\inst6|filter:n[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datad => VCC,
	cin => \inst6|Add4~5\,
	combout => \inst6|Add4~6_combout\,
	cout => \inst6|Add4~7\);

-- Location: LCCOMB_X12_Y6_N20
\inst6|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~8_combout\ = (\inst6|filter:n[4]~q\ & (\inst6|Add4~7\ $ (GND))) # (!\inst6|filter:n[4]~q\ & (!\inst6|Add4~7\ & VCC))
-- \inst6|Add4~9\ = CARRY((\inst6|filter:n[4]~q\ & !\inst6|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[4]~q\,
	datad => VCC,
	cin => \inst6|Add4~7\,
	combout => \inst6|Add4~8_combout\,
	cout => \inst6|Add4~9\);

-- Location: LCCOMB_X12_Y6_N8
\inst6|n~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~12_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~8_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[4]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[4]~q\,
	datad => \inst6|Add4~8_combout\,
	combout => \inst6|n~12_combout\);

-- Location: FF_X12_Y6_N9
\inst6|filter:n[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[4]~q\);

-- Location: LCCOMB_X12_Y6_N22
\inst6|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~10_combout\ = (\inst6|filter:n[5]~q\ & (!\inst6|Add4~9\)) # (!\inst6|filter:n[5]~q\ & ((\inst6|Add4~9\) # (GND)))
-- \inst6|Add4~11\ = CARRY((!\inst6|Add4~9\) # (!\inst6|filter:n[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[5]~q\,
	datad => VCC,
	cin => \inst6|Add4~9\,
	combout => \inst6|Add4~10_combout\,
	cout => \inst6|Add4~11\);

-- Location: LCCOMB_X12_Y6_N2
\inst6|n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~15_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~10_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[5]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|Add4~10_combout\,
	combout => \inst6|n~15_combout\);

-- Location: FF_X12_Y6_N3
\inst6|filter:n[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[5]~q\);

-- Location: LCCOMB_X13_Y6_N8
\inst6|n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~0_combout\ = (!\inst6|filter:n[8]~q\ & (!\inst6|filter:n[5]~q\ & (!\inst6|filter:n[6]~q\ & !\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[8]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|n~0_combout\);

-- Location: LCCOMB_X13_Y6_N18
\inst6|n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~1_combout\ = (\inst6|LessThan0~0_combout\) # (((\inst6|n~0_combout\ & \inst6|Equal6~0_combout\)) # (!\inst6|filter:n[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan0~0_combout\,
	datab => \inst6|filter:n[9]~q\,
	datac => \inst6|n~0_combout\,
	datad => \inst6|Equal6~0_combout\,
	combout => \inst6|n~1_combout\);

-- Location: LCCOMB_X13_Y6_N0
\inst6|n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~2_combout\ = (!\inst6|sampled~q\ & ((\inst6|Equal6~2_combout\) # ((\inst6|Add4~0_combout\ & \inst6|n~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add4~0_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|n~1_combout\,
	combout => \inst6|n~2_combout\);

-- Location: LCCOMB_X13_Y6_N6
\inst6|n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~4_combout\ = (\inst6|n~3_combout\ & ((\inst6|filter:n[0]~q\))) # (!\inst6|n~3_combout\ & (\inst6|n~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|n~2_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|n~3_combout\,
	combout => \inst6|n~4_combout\);

-- Location: FF_X13_Y6_N7
\inst6|filter:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[0]~q\);

-- Location: LCCOMB_X13_Y6_N28
\inst6|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal8~0_combout\ = (\inst6|filter:n[8]~q\) # (((\inst6|filter:n[6]~q\) # (\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[8]~q\,
	datab => \inst6|filter:n[9]~q\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|Equal8~0_combout\);

-- Location: LCCOMB_X13_Y6_N2
\inst6|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal8~1_combout\ = ((\inst6|Equal8~0_combout\) # ((!\inst6|Equal6~0_combout\) # (!\inst6|filter:n[7]~q\))) # (!\inst6|filter:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|Equal8~0_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|Equal6~0_combout\,
	combout => \inst6|Equal8~1_combout\);

-- Location: LCCOMB_X13_Y6_N24
\inst6|n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~3_combout\ = (\inst6|sampled~q\ & (!\inst6|Equal5~0_combout\)) # (!\inst6|sampled~q\ & (((\inst6|Equal8~1_combout\ & !\inst6|n~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal5~0_combout\,
	datab => \inst6|Equal8~1_combout\,
	datac => \inst6|sampled~q\,
	datad => \inst6|n~1_combout\,
	combout => \inst6|n~3_combout\);

-- Location: LCCOMB_X12_Y6_N6
\inst6|n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~11_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~6_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[3]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|Add4~6_combout\,
	combout => \inst6|n~11_combout\);

-- Location: FF_X12_Y6_N7
\inst6|filter:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[3]~q\);

-- Location: LCCOMB_X14_Y6_N26
\inst6|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal6~0_combout\ = (!\inst6|filter:n[3]~q\ & (!\inst6|filter:n[2]~q\ & (!\inst6|filter:n[4]~q\ & !\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[4]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|Equal6~0_combout\);

-- Location: LCCOMB_X11_Y6_N4
\inst6|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal6~1_combout\ = (!\inst6|filter:n[5]~q\ & (!\inst6|filter:n[8]~q\ & (!\inst6|filter:n[6]~q\ & !\inst6|filter:n[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[8]~q\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|Equal6~1_combout\);

-- Location: LCCOMB_X13_Y6_N4
\inst6|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal6~2_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|Equal6~0_combout\ & (\inst6|Equal6~1_combout\ & !\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|Equal6~0_combout\,
	datac => \inst6|Equal6~1_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|Equal6~2_combout\);

-- Location: LCCOMB_X13_Y6_N16
\inst6|n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~9_combout\ = (!\inst6|sampled~q\ & (!\inst6|Equal6~2_combout\ & \inst6|n~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|n~1_combout\,
	combout => \inst6|n~9_combout\);

-- Location: LCCOMB_X12_Y6_N24
\inst6|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add4~12_combout\ = (\inst6|filter:n[6]~q\ & (\inst6|Add4~11\ $ (GND))) # (!\inst6|filter:n[6]~q\ & (!\inst6|Add4~11\ & VCC))
-- \inst6|Add4~13\ = CARRY((\inst6|filter:n[6]~q\ & !\inst6|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[6]~q\,
	datad => VCC,
	cin => \inst6|Add4~11\,
	combout => \inst6|Add4~12_combout\,
	cout => \inst6|Add4~13\);

-- Location: LCCOMB_X12_Y6_N0
\inst6|n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~16_combout\ = (\inst6|n~9_combout\ & ((\inst6|Add4~12_combout\) # ((\inst6|n~3_combout\ & \inst6|filter:n[6]~q\)))) # (!\inst6|n~9_combout\ & (\inst6|n~3_combout\ & (\inst6|filter:n[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~9_combout\,
	datab => \inst6|n~3_combout\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|Add4~12_combout\,
	combout => \inst6|n~16_combout\);

-- Location: FF_X12_Y6_N1
\inst6|filter:n[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[6]~q\);

-- Location: LCCOMB_X13_Y6_N30
\inst6|n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~5_combout\ = (\inst6|n~3_combout\ & (\inst6|filter:n[7]~q\)) # (!\inst6|n~3_combout\ & (((!\inst6|sampled~q\ & !\inst6|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|n~3_combout\,
	combout => \inst6|n~5_combout\);

-- Location: LCCOMB_X13_Y6_N12
\inst6|n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~6_combout\ = (\inst6|n~5_combout\ & ((\inst6|Add4~14_combout\) # ((\inst6|n~3_combout\) # (!\inst6|n~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add4~14_combout\,
	datab => \inst6|n~1_combout\,
	datac => \inst6|n~5_combout\,
	datad => \inst6|n~3_combout\,
	combout => \inst6|n~6_combout\);

-- Location: FF_X13_Y6_N21
\inst6|filter:n[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|n~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:n[7]~q\);

-- Location: LCCOMB_X11_Y6_N28
\inst6|filtk[23]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[23]~224_combout\ = (!\inst6|sampled~q\ & (((!\inst6|filter:n[7]~q\ & !\inst6|filter:n[8]~q\)) # (!\inst6|filter:n[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|filtk[23]~224_combout\);

-- Location: LCCOMB_X14_Y10_N6
\inst6|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~0_combout\ = \inst6|write_pointer\(0) $ (VCC)
-- \inst6|Add1~1\ = CARRY(\inst6|write_pointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer\(0),
	datad => VCC,
	combout => \inst6|Add1~0_combout\,
	cout => \inst6|Add1~1\);

-- Location: LCCOMB_X17_Y8_N18
\inst6|Qa~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~66_combout\ = (!\inst6|sample~q\ & \inst6|sampled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sample~q\,
	datac => \inst6|sampled~q\,
	combout => \inst6|Qa~66_combout\);

-- Location: FF_X14_Y10_N7
\inst6|write_pointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add1~0_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(0));

-- Location: LCCOMB_X14_Y10_N8
\inst6|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~2_combout\ = (\inst6|write_pointer\(1) & (\inst6|Add1~1\ & VCC)) # (!\inst6|write_pointer\(1) & (!\inst6|Add1~1\))
-- \inst6|Add1~3\ = CARRY((!\inst6|write_pointer\(1) & !\inst6|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(1),
	datad => VCC,
	cin => \inst6|Add1~1\,
	combout => \inst6|Add1~2_combout\,
	cout => \inst6|Add1~3\);

-- Location: FF_X14_Y10_N9
\inst6|write_pointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add1~2_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(1));

-- Location: LCCOMB_X14_Y10_N10
\inst6|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~4_combout\ = (\inst6|write_pointer\(2) & ((GND) # (!\inst6|Add1~3\))) # (!\inst6|write_pointer\(2) & (\inst6|Add1~3\ $ (GND)))
-- \inst6|Add1~5\ = CARRY((\inst6|write_pointer\(2)) # (!\inst6|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer\(2),
	datad => VCC,
	cin => \inst6|Add1~3\,
	combout => \inst6|Add1~4_combout\,
	cout => \inst6|Add1~5\);

-- Location: LCCOMB_X14_Y10_N26
\inst6|write_pointer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~0_combout\ = (!\inst6|Equal4~2_combout\ & \inst6|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal4~2_combout\,
	datad => \inst6|Add1~4_combout\,
	combout => \inst6|write_pointer~0_combout\);

-- Location: FF_X14_Y10_N27
\inst6|write_pointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~0_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(2));

-- Location: LCCOMB_X14_Y10_N12
\inst6|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~6_combout\ = (\inst6|write_pointer\(3) & (\inst6|Add1~5\ & VCC)) # (!\inst6|write_pointer\(3) & (!\inst6|Add1~5\))
-- \inst6|Add1~7\ = CARRY((!\inst6|write_pointer\(3) & !\inst6|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(3),
	datad => VCC,
	cin => \inst6|Add1~5\,
	combout => \inst6|Add1~6_combout\,
	cout => \inst6|Add1~7\);

-- Location: LCCOMB_X14_Y10_N2
\inst6|write_pointer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~1_combout\ = (!\inst6|Equal4~2_combout\ & \inst6|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal4~2_combout\,
	datad => \inst6|Add1~6_combout\,
	combout => \inst6|write_pointer~1_combout\);

-- Location: FF_X14_Y10_N3
\inst6|write_pointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~1_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(3));

-- Location: LCCOMB_X16_Y7_N10
\inst6|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal4~0_combout\ = (!\inst6|write_pointer\(1) & (!\inst6|write_pointer\(3) & (!\inst6|write_pointer\(0) & !\inst6|write_pointer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer\(1),
	datab => \inst6|write_pointer\(3),
	datac => \inst6|write_pointer\(0),
	datad => \inst6|write_pointer\(2),
	combout => \inst6|Equal4~0_combout\);

-- Location: LCCOMB_X14_Y10_N20
\inst6|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~14_combout\ = (\inst6|write_pointer\(7) & (\inst6|Add1~13\ & VCC)) # (!\inst6|write_pointer\(7) & (!\inst6|Add1~13\))
-- \inst6|Add1~15\ = CARRY((!\inst6|write_pointer\(7) & !\inst6|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(7),
	datad => VCC,
	cin => \inst6|Add1~13\,
	combout => \inst6|Add1~14_combout\,
	cout => \inst6|Add1~15\);

-- Location: LCCOMB_X14_Y10_N22
\inst6|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~16_combout\ = (\inst6|write_pointer\(8) & ((GND) # (!\inst6|Add1~15\))) # (!\inst6|write_pointer\(8) & (\inst6|Add1~15\ $ (GND)))
-- \inst6|Add1~17\ = CARRY((\inst6|write_pointer\(8)) # (!\inst6|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(8),
	datad => VCC,
	cin => \inst6|Add1~15\,
	combout => \inst6|Add1~16_combout\,
	cout => \inst6|Add1~17\);

-- Location: LCCOMB_X14_Y10_N0
\inst6|write_pointer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~4_combout\ = (!\inst6|Equal4~2_combout\ & \inst6|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~2_combout\,
	datac => \inst6|Add1~16_combout\,
	combout => \inst6|write_pointer~4_combout\);

-- Location: FF_X14_Y10_N1
\inst6|write_pointer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~4_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(8));

-- Location: LCCOMB_X14_Y10_N24
\inst6|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~18_combout\ = \inst6|write_pointer\(9) $ (!\inst6|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(9),
	cin => \inst6|Add1~17\,
	combout => \inst6|Add1~18_combout\);

-- Location: FF_X14_Y10_N25
\inst6|write_pointer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add1~18_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(9));

-- Location: LCCOMB_X14_Y10_N14
\inst6|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~8_combout\ = (\inst6|write_pointer\(4) & ((GND) # (!\inst6|Add1~7\))) # (!\inst6|write_pointer\(4) & (\inst6|Add1~7\ $ (GND)))
-- \inst6|Add1~9\ = CARRY((\inst6|write_pointer\(4)) # (!\inst6|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(4),
	datad => VCC,
	cin => \inst6|Add1~7\,
	combout => \inst6|Add1~8_combout\,
	cout => \inst6|Add1~9\);

-- Location: FF_X14_Y10_N15
\inst6|write_pointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add1~8_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(4));

-- Location: LCCOMB_X14_Y10_N16
\inst6|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~10_combout\ = (\inst6|write_pointer\(5) & (\inst6|Add1~9\ & VCC)) # (!\inst6|write_pointer\(5) & (!\inst6|Add1~9\))
-- \inst6|Add1~11\ = CARRY((!\inst6|write_pointer\(5) & !\inst6|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer\(5),
	datad => VCC,
	cin => \inst6|Add1~9\,
	combout => \inst6|Add1~10_combout\,
	cout => \inst6|Add1~11\);

-- Location: LCCOMB_X14_Y10_N30
\inst6|write_pointer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~2_combout\ = (!\inst6|Equal4~2_combout\ & \inst6|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal4~2_combout\,
	datad => \inst6|Add1~10_combout\,
	combout => \inst6|write_pointer~2_combout\);

-- Location: FF_X14_Y10_N31
\inst6|write_pointer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~2_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(5));

-- Location: LCCOMB_X16_Y6_N28
\inst6|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal4~1_combout\ = (!\inst6|write_pointer\(7) & (!\inst6|write_pointer\(4) & (!\inst6|write_pointer\(5) & !\inst6|write_pointer\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer\(7),
	datab => \inst6|write_pointer\(4),
	datac => \inst6|write_pointer\(5),
	datad => \inst6|write_pointer\(6),
	combout => \inst6|Equal4~1_combout\);

-- Location: LCCOMB_X17_Y10_N8
\inst6|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal4~2_combout\ = (\inst6|Equal4~0_combout\ & (!\inst6|write_pointer\(9) & (!\inst6|write_pointer\(8) & \inst6|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|write_pointer\(9),
	datac => \inst6|write_pointer\(8),
	datad => \inst6|Equal4~1_combout\,
	combout => \inst6|Equal4~2_combout\);

-- Location: LCCOMB_X14_Y10_N18
\inst6|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add1~12_combout\ = (\inst6|write_pointer\(6) & ((GND) # (!\inst6|Add1~11\))) # (!\inst6|write_pointer\(6) & (\inst6|Add1~11\ $ (GND)))
-- \inst6|Add1~13\ = CARRY((\inst6|write_pointer\(6)) # (!\inst6|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|write_pointer\(6),
	datad => VCC,
	cin => \inst6|Add1~11\,
	combout => \inst6|Add1~12_combout\,
	cout => \inst6|Add1~13\);

-- Location: LCCOMB_X14_Y10_N4
\inst6|write_pointer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~3_combout\ = (!\inst6|Equal4~2_combout\ & \inst6|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal4~2_combout\,
	datad => \inst6|Add1~12_combout\,
	combout => \inst6|write_pointer~3_combout\);

-- Location: FF_X14_Y10_N5
\inst6|write_pointer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~3_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(6));

-- Location: FF_X14_Y10_N21
\inst6|write_pointer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add1~14_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer\(7));

-- Location: LCCOMB_X17_Y8_N16
\inst6|write_pointer_last[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer_last[7]~feeder_combout\ = \inst6|write_pointer\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(7),
	combout => \inst6|write_pointer_last[7]~feeder_combout\);

-- Location: FF_X17_Y8_N17
\inst6|write_pointer_last[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer_last[7]~feeder_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(7));

-- Location: FF_X17_Y10_N17
\inst6|filter:filter_start_pointer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[7]~q\);

-- Location: LCCOMB_X17_Y10_N16
\inst6|filter_start_pointer~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~5_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(7))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[7]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sampled~q\,
	datab => \inst6|write_pointer_last\(7),
	datac => \inst6|filter:filter_start_pointer[7]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~5_combout\);

-- Location: FF_X14_Y10_N11
\inst6|write_pointer_last[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(6),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(6));

-- Location: FF_X17_Y10_N27
\inst6|filter:filter_start_pointer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[6]~q\);

-- Location: LCCOMB_X17_Y10_N26
\inst6|filter_start_pointer~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~6_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(6))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[6]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer_last\(6),
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[6]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~6_combout\);

-- Location: LCCOMB_X16_Y11_N20
\inst6|write_pointer_last[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer_last[5]~feeder_combout\ = \inst6|write_pointer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(5),
	combout => \inst6|write_pointer_last[5]~feeder_combout\);

-- Location: FF_X16_Y11_N21
\inst6|write_pointer_last[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer_last[5]~feeder_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(5));

-- Location: FF_X17_Y10_N25
\inst6|filter:filter_start_pointer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[5]~q\);

-- Location: LCCOMB_X17_Y10_N24
\inst6|filter_start_pointer~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~7_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(5))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[5]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer_last\(5),
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[5]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~7_combout\);

-- Location: FF_X14_Y10_N13
\inst6|write_pointer_last[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(4),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(4));

-- Location: FF_X17_Y10_N11
\inst6|filter:filter_start_pointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[4]~q\);

-- Location: LCCOMB_X17_Y10_N10
\inst6|filter_start_pointer~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~8_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(4))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[4]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer_last\(4),
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[4]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~8_combout\);

-- Location: FF_X18_Y6_N13
\inst6|filter:filter_start_pointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[3]~q\);

-- Location: LCCOMB_X18_Y6_N14
\inst6|write_pointer_last[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer_last[3]~feeder_combout\ = \inst6|write_pointer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(3),
	combout => \inst6|write_pointer_last[3]~feeder_combout\);

-- Location: FF_X18_Y6_N15
\inst6|write_pointer_last[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer_last[3]~feeder_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(3));

-- Location: LCCOMB_X18_Y6_N12
\inst6|filter_start_pointer~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~9_combout\ = (\inst6|Equal5~0_combout\ & ((\inst6|sampled~q\ & ((\inst6|write_pointer_last\(3)))) # (!\inst6|sampled~q\ & (\inst6|filter:filter_start_pointer[3]~q\)))) # (!\inst6|Equal5~0_combout\ & 
-- (((\inst6|filter:filter_start_pointer[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal5~0_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[3]~q\,
	datad => \inst6|write_pointer_last\(3),
	combout => \inst6|filter_start_pointer~9_combout\);

-- Location: FF_X17_Y10_N29
\inst6|filter:filter_start_pointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[2]~q\);

-- Location: FF_X16_Y10_N25
\inst6|write_pointer_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(2),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(2));

-- Location: LCCOMB_X17_Y10_N28
\inst6|filter_start_pointer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~2_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & ((\inst6|write_pointer_last\(2)))) # (!\inst6|Equal5~0_combout\ & (\inst6|filter:filter_start_pointer[2]~q\)))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sampled~q\,
	datab => \inst6|Equal5~0_combout\,
	datac => \inst6|filter:filter_start_pointer[2]~q\,
	datad => \inst6|write_pointer_last\(2),
	combout => \inst6|filter_start_pointer~2_combout\);

-- Location: FF_X17_Y6_N5
\inst6|write_pointer_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(1),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(1));

-- Location: FF_X18_Y6_N3
\inst6|filter:filter_start_pointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[1]~q\);

-- Location: LCCOMB_X18_Y6_N2
\inst6|filter_start_pointer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~1_combout\ = (\inst6|Equal5~0_combout\ & ((\inst6|sampled~q\ & (\inst6|write_pointer_last\(1))) # (!\inst6|sampled~q\ & ((\inst6|filter:filter_start_pointer[1]~q\))))) # (!\inst6|Equal5~0_combout\ & 
-- (((\inst6|filter:filter_start_pointer[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal5~0_combout\,
	datab => \inst6|write_pointer_last\(1),
	datac => \inst6|filter:filter_start_pointer[1]~q\,
	datad => \inst6|sampled~q\,
	combout => \inst6|filter_start_pointer~1_combout\);

-- Location: FF_X14_Y10_N29
\inst6|write_pointer_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(0),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(0));

-- Location: FF_X17_Y10_N15
\inst6|filter:filter_start_pointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[0]~q\);

-- Location: LCCOMB_X17_Y10_N14
\inst6|filter_start_pointer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~0_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(0))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[0]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|write_pointer_last\(0),
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[0]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~0_combout\);

-- Location: LCCOMB_X17_Y6_N0
\inst6|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~0_combout\ = (\inst6|filter_start_pointer~0_combout\ & (\inst6|n~4_combout\ $ (VCC))) # (!\inst6|filter_start_pointer~0_combout\ & (\inst6|n~4_combout\ & VCC))
-- \inst6|Add15~1\ = CARRY((\inst6|filter_start_pointer~0_combout\ & \inst6|n~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter_start_pointer~0_combout\,
	datab => \inst6|n~4_combout\,
	datad => VCC,
	combout => \inst6|Add15~0_combout\,
	cout => \inst6|Add15~1\);

-- Location: LCCOMB_X17_Y6_N2
\inst6|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~2_combout\ = (\inst6|filter_start_pointer~1_combout\ & ((\inst6|n~8_combout\ & (\inst6|Add15~1\ & VCC)) # (!\inst6|n~8_combout\ & (!\inst6|Add15~1\)))) # (!\inst6|filter_start_pointer~1_combout\ & ((\inst6|n~8_combout\ & (!\inst6|Add15~1\)) # 
-- (!\inst6|n~8_combout\ & ((\inst6|Add15~1\) # (GND)))))
-- \inst6|Add15~3\ = CARRY((\inst6|filter_start_pointer~1_combout\ & (!\inst6|n~8_combout\ & !\inst6|Add15~1\)) # (!\inst6|filter_start_pointer~1_combout\ & ((!\inst6|Add15~1\) # (!\inst6|n~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter_start_pointer~1_combout\,
	datab => \inst6|n~8_combout\,
	datad => VCC,
	cin => \inst6|Add15~1\,
	combout => \inst6|Add15~2_combout\,
	cout => \inst6|Add15~3\);

-- Location: LCCOMB_X17_Y6_N4
\inst6|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~4_combout\ = ((\inst6|filter_start_pointer~2_combout\ $ (\inst6|n~10_combout\ $ (!\inst6|Add15~3\)))) # (GND)
-- \inst6|Add15~5\ = CARRY((\inst6|filter_start_pointer~2_combout\ & ((\inst6|n~10_combout\) # (!\inst6|Add15~3\))) # (!\inst6|filter_start_pointer~2_combout\ & (\inst6|n~10_combout\ & !\inst6|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter_start_pointer~2_combout\,
	datab => \inst6|n~10_combout\,
	datad => VCC,
	cin => \inst6|Add15~3\,
	combout => \inst6|Add15~4_combout\,
	cout => \inst6|Add15~5\);

-- Location: LCCOMB_X17_Y6_N6
\inst6|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~6_combout\ = (\inst6|n~11_combout\ & ((\inst6|filter_start_pointer~9_combout\ & (\inst6|Add15~5\ & VCC)) # (!\inst6|filter_start_pointer~9_combout\ & (!\inst6|Add15~5\)))) # (!\inst6|n~11_combout\ & ((\inst6|filter_start_pointer~9_combout\ & 
-- (!\inst6|Add15~5\)) # (!\inst6|filter_start_pointer~9_combout\ & ((\inst6|Add15~5\) # (GND)))))
-- \inst6|Add15~7\ = CARRY((\inst6|n~11_combout\ & (!\inst6|filter_start_pointer~9_combout\ & !\inst6|Add15~5\)) # (!\inst6|n~11_combout\ & ((!\inst6|Add15~5\) # (!\inst6|filter_start_pointer~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~11_combout\,
	datab => \inst6|filter_start_pointer~9_combout\,
	datad => VCC,
	cin => \inst6|Add15~5\,
	combout => \inst6|Add15~6_combout\,
	cout => \inst6|Add15~7\);

-- Location: LCCOMB_X17_Y6_N8
\inst6|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~8_combout\ = ((\inst6|n~12_combout\ $ (\inst6|filter_start_pointer~8_combout\ $ (!\inst6|Add15~7\)))) # (GND)
-- \inst6|Add15~9\ = CARRY((\inst6|n~12_combout\ & ((\inst6|filter_start_pointer~8_combout\) # (!\inst6|Add15~7\))) # (!\inst6|n~12_combout\ & (\inst6|filter_start_pointer~8_combout\ & !\inst6|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~12_combout\,
	datab => \inst6|filter_start_pointer~8_combout\,
	datad => VCC,
	cin => \inst6|Add15~7\,
	combout => \inst6|Add15~8_combout\,
	cout => \inst6|Add15~9\);

-- Location: LCCOMB_X17_Y6_N10
\inst6|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~10_combout\ = (\inst6|filter_start_pointer~7_combout\ & ((\inst6|n~15_combout\ & (\inst6|Add15~9\ & VCC)) # (!\inst6|n~15_combout\ & (!\inst6|Add15~9\)))) # (!\inst6|filter_start_pointer~7_combout\ & ((\inst6|n~15_combout\ & 
-- (!\inst6|Add15~9\)) # (!\inst6|n~15_combout\ & ((\inst6|Add15~9\) # (GND)))))
-- \inst6|Add15~11\ = CARRY((\inst6|filter_start_pointer~7_combout\ & (!\inst6|n~15_combout\ & !\inst6|Add15~9\)) # (!\inst6|filter_start_pointer~7_combout\ & ((!\inst6|Add15~9\) # (!\inst6|n~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter_start_pointer~7_combout\,
	datab => \inst6|n~15_combout\,
	datad => VCC,
	cin => \inst6|Add15~9\,
	combout => \inst6|Add15~10_combout\,
	cout => \inst6|Add15~11\);

-- Location: LCCOMB_X17_Y6_N12
\inst6|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~12_combout\ = ((\inst6|n~16_combout\ $ (\inst6|filter_start_pointer~6_combout\ $ (!\inst6|Add15~11\)))) # (GND)
-- \inst6|Add15~13\ = CARRY((\inst6|n~16_combout\ & ((\inst6|filter_start_pointer~6_combout\) # (!\inst6|Add15~11\))) # (!\inst6|n~16_combout\ & (\inst6|filter_start_pointer~6_combout\ & !\inst6|Add15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~16_combout\,
	datab => \inst6|filter_start_pointer~6_combout\,
	datad => VCC,
	cin => \inst6|Add15~11\,
	combout => \inst6|Add15~12_combout\,
	cout => \inst6|Add15~13\);

-- Location: LCCOMB_X17_Y6_N14
\inst6|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~14_combout\ = (\inst6|n~6_combout\ & ((\inst6|filter_start_pointer~5_combout\ & (\inst6|Add15~13\ & VCC)) # (!\inst6|filter_start_pointer~5_combout\ & (!\inst6|Add15~13\)))) # (!\inst6|n~6_combout\ & ((\inst6|filter_start_pointer~5_combout\ & 
-- (!\inst6|Add15~13\)) # (!\inst6|filter_start_pointer~5_combout\ & ((\inst6|Add15~13\) # (GND)))))
-- \inst6|Add15~15\ = CARRY((\inst6|n~6_combout\ & (!\inst6|filter_start_pointer~5_combout\ & !\inst6|Add15~13\)) # (!\inst6|n~6_combout\ & ((!\inst6|Add15~13\) # (!\inst6|filter_start_pointer~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~6_combout\,
	datab => \inst6|filter_start_pointer~5_combout\,
	datad => VCC,
	cin => \inst6|Add15~13\,
	combout => \inst6|Add15~14_combout\,
	cout => \inst6|Add15~15\);

-- Location: FF_X18_Y6_N5
\inst6|filter:filter_start_pointer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[9]~q\);

-- Location: LCCOMB_X18_Y6_N26
\inst6|write_pointer_last[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer_last[9]~feeder_combout\ = \inst6|write_pointer\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(9),
	combout => \inst6|write_pointer_last[9]~feeder_combout\);

-- Location: FF_X18_Y6_N27
\inst6|write_pointer_last[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer_last[9]~feeder_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(9));

-- Location: LCCOMB_X18_Y6_N4
\inst6|filter_start_pointer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~3_combout\ = (\inst6|Equal5~0_combout\ & ((\inst6|sampled~q\ & ((\inst6|write_pointer_last\(9)))) # (!\inst6|sampled~q\ & (\inst6|filter:filter_start_pointer[9]~q\)))) # (!\inst6|Equal5~0_combout\ & 
-- (((\inst6|filter:filter_start_pointer[9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal5~0_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|filter:filter_start_pointer[9]~q\,
	datad => \inst6|write_pointer_last\(9),
	combout => \inst6|filter_start_pointer~3_combout\);

-- Location: FF_X17_Y6_N15
\inst6|write_pointer_last[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(8),
	sload => VCC,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|write_pointer_last\(8));

-- Location: FF_X17_Y10_N23
\inst6|filter:filter_start_pointer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|filter_start_pointer~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filter:filter_start_pointer[8]~q\);

-- Location: LCCOMB_X17_Y10_N22
\inst6|filter_start_pointer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filter_start_pointer~4_combout\ = (\inst6|sampled~q\ & ((\inst6|Equal5~0_combout\ & (\inst6|write_pointer_last\(8))) # (!\inst6|Equal5~0_combout\ & ((\inst6|filter:filter_start_pointer[8]~q\))))) # (!\inst6|sampled~q\ & 
-- (((\inst6|filter:filter_start_pointer[8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sampled~q\,
	datab => \inst6|write_pointer_last\(8),
	datac => \inst6|filter:filter_start_pointer[8]~q\,
	datad => \inst6|Equal5~0_combout\,
	combout => \inst6|filter_start_pointer~4_combout\);

-- Location: LCCOMB_X17_Y6_N16
\inst6|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~16_combout\ = ((\inst6|n~17_combout\ $ (\inst6|filter_start_pointer~4_combout\ $ (!\inst6|Add15~15\)))) # (GND)
-- \inst6|Add15~17\ = CARRY((\inst6|n~17_combout\ & ((\inst6|filter_start_pointer~4_combout\) # (!\inst6|Add15~15\))) # (!\inst6|n~17_combout\ & (\inst6|filter_start_pointer~4_combout\ & !\inst6|Add15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~17_combout\,
	datab => \inst6|filter_start_pointer~4_combout\,
	datad => VCC,
	cin => \inst6|Add15~15\,
	combout => \inst6|Add15~16_combout\,
	cout => \inst6|Add15~17\);

-- Location: LCCOMB_X17_Y6_N18
\inst6|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~18_combout\ = (\inst6|filter_start_pointer~3_combout\ & ((\inst6|n~14_combout\ & (\inst6|Add15~17\ & VCC)) # (!\inst6|n~14_combout\ & (!\inst6|Add15~17\)))) # (!\inst6|filter_start_pointer~3_combout\ & ((\inst6|n~14_combout\ & 
-- (!\inst6|Add15~17\)) # (!\inst6|n~14_combout\ & ((\inst6|Add15~17\) # (GND)))))
-- \inst6|Add15~19\ = CARRY((\inst6|filter_start_pointer~3_combout\ & (!\inst6|n~14_combout\ & !\inst6|Add15~17\)) # (!\inst6|filter_start_pointer~3_combout\ & ((!\inst6|Add15~17\) # (!\inst6|n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter_start_pointer~3_combout\,
	datab => \inst6|n~14_combout\,
	datad => VCC,
	cin => \inst6|Add15~17\,
	combout => \inst6|Add15~18_combout\,
	cout => \inst6|Add15~19\);

-- Location: LCCOMB_X17_Y6_N20
\inst6|Add15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add15~20_combout\ = !\inst6|Add15~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Add15~19\,
	combout => \inst6|Add15~20_combout\);

-- Location: LCCOMB_X17_Y6_N22
\inst6|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~0_combout\ = (\inst6|Add15~12_combout\) # ((\inst6|Add15~8_combout\ & ((\inst6|Add15~6_combout\) # (\inst6|Add15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~6_combout\,
	datab => \inst6|Add15~4_combout\,
	datac => \inst6|Add15~8_combout\,
	datad => \inst6|Add15~12_combout\,
	combout => \inst6|LessThan2~0_combout\);

-- Location: LCCOMB_X16_Y6_N4
\inst6|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~1_combout\ = (\inst6|Add15~14_combout\ & ((\inst6|Add15~10_combout\) # (\inst6|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~14_combout\,
	datab => \inst6|Add15~10_combout\,
	datad => \inst6|LessThan2~0_combout\,
	combout => \inst6|LessThan2~1_combout\);

-- Location: LCCOMB_X16_Y6_N2
\inst6|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~2_combout\ = (\inst6|Add15~20_combout\) # ((\inst6|Add15~18_combout\ & ((\inst6|Add15~16_combout\) # (\inst6|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~20_combout\,
	datab => \inst6|Add15~16_combout\,
	datac => \inst6|LessThan2~1_combout\,
	datad => \inst6|Add15~18_combout\,
	combout => \inst6|LessThan2~2_combout\);

-- Location: LCCOMB_X16_Y6_N8
\inst6|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~0_combout\ = (\inst6|Add15~4_combout\ & (\inst6|LessThan2~2_combout\ $ (VCC))) # (!\inst6|Add15~4_combout\ & (\inst6|LessThan2~2_combout\ & VCC))
-- \inst6|Add16~1\ = CARRY((\inst6|Add15~4_combout\ & \inst6|LessThan2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~4_combout\,
	datab => \inst6|LessThan2~2_combout\,
	datad => VCC,
	combout => \inst6|Add16~0_combout\,
	cout => \inst6|Add16~1\);

-- Location: LCCOMB_X16_Y6_N10
\inst6|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~2_combout\ = (\inst6|Add15~6_combout\ & ((\inst6|LessThan2~2_combout\ & (\inst6|Add16~1\ & VCC)) # (!\inst6|LessThan2~2_combout\ & (!\inst6|Add16~1\)))) # (!\inst6|Add15~6_combout\ & ((\inst6|LessThan2~2_combout\ & (!\inst6|Add16~1\)) # 
-- (!\inst6|LessThan2~2_combout\ & ((\inst6|Add16~1\) # (GND)))))
-- \inst6|Add16~3\ = CARRY((\inst6|Add15~6_combout\ & (!\inst6|LessThan2~2_combout\ & !\inst6|Add16~1\)) # (!\inst6|Add15~6_combout\ & ((!\inst6|Add16~1\) # (!\inst6|LessThan2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~6_combout\,
	datab => \inst6|LessThan2~2_combout\,
	datad => VCC,
	cin => \inst6|Add16~1\,
	combout => \inst6|Add16~2_combout\,
	cout => \inst6|Add16~3\);

-- Location: LCCOMB_X16_Y6_N12
\inst6|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~4_combout\ = (\inst6|Add15~8_combout\ & (\inst6|Add16~3\ $ (GND))) # (!\inst6|Add15~8_combout\ & (!\inst6|Add16~3\ & VCC))
-- \inst6|Add16~5\ = CARRY((\inst6|Add15~8_combout\ & !\inst6|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add15~8_combout\,
	datad => VCC,
	cin => \inst6|Add16~3\,
	combout => \inst6|Add16~4_combout\,
	cout => \inst6|Add16~5\);

-- Location: LCCOMB_X16_Y6_N14
\inst6|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~6_combout\ = (\inst6|LessThan2~2_combout\ & ((\inst6|Add15~10_combout\ & (\inst6|Add16~5\ & VCC)) # (!\inst6|Add15~10_combout\ & (!\inst6|Add16~5\)))) # (!\inst6|LessThan2~2_combout\ & ((\inst6|Add15~10_combout\ & (!\inst6|Add16~5\)) # 
-- (!\inst6|Add15~10_combout\ & ((\inst6|Add16~5\) # (GND)))))
-- \inst6|Add16~7\ = CARRY((\inst6|LessThan2~2_combout\ & (!\inst6|Add15~10_combout\ & !\inst6|Add16~5\)) # (!\inst6|LessThan2~2_combout\ & ((!\inst6|Add16~5\) # (!\inst6|Add15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan2~2_combout\,
	datab => \inst6|Add15~10_combout\,
	datad => VCC,
	cin => \inst6|Add16~5\,
	combout => \inst6|Add16~6_combout\,
	cout => \inst6|Add16~7\);

-- Location: LCCOMB_X16_Y6_N16
\inst6|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~8_combout\ = ((\inst6|Add15~12_combout\ $ (\inst6|LessThan2~2_combout\ $ (!\inst6|Add16~7\)))) # (GND)
-- \inst6|Add16~9\ = CARRY((\inst6|Add15~12_combout\ & ((\inst6|LessThan2~2_combout\) # (!\inst6|Add16~7\))) # (!\inst6|Add15~12_combout\ & (\inst6|LessThan2~2_combout\ & !\inst6|Add16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~12_combout\,
	datab => \inst6|LessThan2~2_combout\,
	datad => VCC,
	cin => \inst6|Add16~7\,
	combout => \inst6|Add16~8_combout\,
	cout => \inst6|Add16~9\);

-- Location: LCCOMB_X16_Y6_N18
\inst6|Add16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~10_combout\ = (\inst6|Add15~14_combout\ & (!\inst6|Add16~9\)) # (!\inst6|Add15~14_combout\ & ((\inst6|Add16~9\) # (GND)))
-- \inst6|Add16~11\ = CARRY((!\inst6|Add16~9\) # (!\inst6|Add15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add15~14_combout\,
	datad => VCC,
	cin => \inst6|Add16~9\,
	combout => \inst6|Add16~10_combout\,
	cout => \inst6|Add16~11\);

-- Location: LCCOMB_X17_Y9_N30
\inst6|Ia_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[16]~feeder_combout\ = \inst6|Add16~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add16~10_combout\,
	combout => \inst6|Ia_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X17_Y9_N31
\inst6|Ia_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(16));

-- Location: LCCOMB_X17_Y9_N14
\inst6|Ia_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[13]~feeder_combout\ = \inst6|write_pointer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(6),
	combout => \inst6|Ia_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X17_Y9_N15
\inst6|Ia_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(13));

-- Location: FF_X17_Y9_N13
\inst6|Ia_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(14));

-- Location: FF_X17_Y9_N17
\inst6|Ia_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(15));

-- Location: LCCOMB_X17_Y9_N12
\inst6|Ia~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~38_combout\ = (\inst6|Ia_rtl_0_bypass\(16) & (\inst6|Ia_rtl_0_bypass\(15) & (\inst6|Ia_rtl_0_bypass\(13) $ (!\inst6|Ia_rtl_0_bypass\(14))))) # (!\inst6|Ia_rtl_0_bypass\(16) & (!\inst6|Ia_rtl_0_bypass\(15) & (\inst6|Ia_rtl_0_bypass\(13) $ 
-- (!\inst6|Ia_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(16),
	datab => \inst6|Ia_rtl_0_bypass\(13),
	datac => \inst6|Ia_rtl_0_bypass\(14),
	datad => \inst6|Ia_rtl_0_bypass\(15),
	combout => \inst6|Ia~38_combout\);

-- Location: LCCOMB_X16_Y9_N12
\inst6|Ia_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[7]~feeder_combout\ = \inst6|write_pointer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(3),
	combout => \inst6|Ia_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X16_Y9_N13
\inst6|Ia_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(7));

-- Location: LCCOMB_X17_Y9_N18
\inst6|Ia_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[8]~feeder_combout\ = \inst6|Add16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add16~2_combout\,
	combout => \inst6|Ia_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X17_Y9_N19
\inst6|Ia_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(8));

-- Location: FF_X17_Y9_N9
\inst6|Ia_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(6));

-- Location: LCCOMB_X17_Y9_N28
\inst6|Ia_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[5]~feeder_combout\ = \inst6|write_pointer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(2),
	combout => \inst6|Ia_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X17_Y9_N29
\inst6|Ia_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(5));

-- Location: LCCOMB_X17_Y9_N8
\inst6|Ia~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~36_combout\ = (\inst6|Ia_rtl_0_bypass\(7) & (\inst6|Ia_rtl_0_bypass\(8) & (\inst6|Ia_rtl_0_bypass\(6) $ (!\inst6|Ia_rtl_0_bypass\(5))))) # (!\inst6|Ia_rtl_0_bypass\(7) & (!\inst6|Ia_rtl_0_bypass\(8) & (\inst6|Ia_rtl_0_bypass\(6) $ 
-- (!\inst6|Ia_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(7),
	datab => \inst6|Ia_rtl_0_bypass\(8),
	datac => \inst6|Ia_rtl_0_bypass\(6),
	datad => \inst6|Ia_rtl_0_bypass\(5),
	combout => \inst6|Ia~36_combout\);

-- Location: LCCOMB_X17_Y9_N24
\inst6|Ia_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[4]~feeder_combout\ = \inst6|Add15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Add15~2_combout\,
	combout => \inst6|Ia_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X17_Y9_N25
\inst6|Ia_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(4));

-- Location: FF_X17_Y9_N5
\inst6|Ia_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(1));

-- Location: FF_X17_Y9_N27
\inst6|Ia_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add15~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(2));

-- Location: FF_X17_Y9_N3
\inst6|Ia_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(3));

-- Location: LCCOMB_X17_Y9_N26
\inst6|Ia~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~35_combout\ = (\inst6|Ia_rtl_0_bypass\(4) & (\inst6|Ia_rtl_0_bypass\(3) & (\inst6|Ia_rtl_0_bypass\(1) $ (!\inst6|Ia_rtl_0_bypass\(2))))) # (!\inst6|Ia_rtl_0_bypass\(4) & (!\inst6|Ia_rtl_0_bypass\(3) & (\inst6|Ia_rtl_0_bypass\(1) $ 
-- (!\inst6|Ia_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(4),
	datab => \inst6|Ia_rtl_0_bypass\(1),
	datac => \inst6|Ia_rtl_0_bypass\(2),
	datad => \inst6|Ia_rtl_0_bypass\(3),
	combout => \inst6|Ia~35_combout\);

-- Location: FF_X17_Y9_N11
\inst6|Ia_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(12));

-- Location: FF_X17_Y9_N1
\inst6|Ia_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(11));

-- Location: FF_X17_Y9_N21
\inst6|Ia_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(10));

-- Location: LCCOMB_X17_Y9_N6
\inst6|Ia_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[9]~feeder_combout\ = \inst6|write_pointer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(4),
	combout => \inst6|Ia_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X17_Y9_N7
\inst6|Ia_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(9));

-- Location: LCCOMB_X17_Y9_N20
\inst6|Ia~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~37_combout\ = (\inst6|Ia_rtl_0_bypass\(12) & (\inst6|Ia_rtl_0_bypass\(11) & (\inst6|Ia_rtl_0_bypass\(10) $ (!\inst6|Ia_rtl_0_bypass\(9))))) # (!\inst6|Ia_rtl_0_bypass\(12) & (!\inst6|Ia_rtl_0_bypass\(11) & (\inst6|Ia_rtl_0_bypass\(10) $ 
-- (!\inst6|Ia_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(12),
	datab => \inst6|Ia_rtl_0_bypass\(11),
	datac => \inst6|Ia_rtl_0_bypass\(10),
	datad => \inst6|Ia_rtl_0_bypass\(9),
	combout => \inst6|Ia~37_combout\);

-- Location: LCCOMB_X17_Y9_N22
\inst6|Ia~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~39_combout\ = (\inst6|Ia~38_combout\ & (\inst6|Ia~36_combout\ & (\inst6|Ia~35_combout\ & \inst6|Ia~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~38_combout\,
	datab => \inst6|Ia~36_combout\,
	datac => \inst6|Ia~35_combout\,
	datad => \inst6|Ia~37_combout\,
	combout => \inst6|Ia~39_combout\);

-- Location: LCCOMB_X16_Y8_N20
\inst6|downconversion:ns[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion:ns[0]~0_combout\ = !\inst6|downconversion:ns[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|downconversion:ns[0]~0_combout\);

-- Location: FF_X16_Y8_N21
\inst6|downconversion:ns[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|downconversion:ns[0]~0_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:ns[0]~q\);

-- Location: LCCOMB_X16_Y8_N14
\inst6|ns~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ns~0_combout\ = \inst6|downconversion:ns[1]~q\ $ (\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[1]~q\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|ns~0_combout\);

-- Location: FF_X16_Y8_N15
\inst6|downconversion:ns[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|ns~0_combout\,
	ena => \inst6|Qa~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:ns[1]~q\);

-- Location: IOIBUF_X23_Y0_N15
\ADC_DBus[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(10),
	o => \ADC_DBus[10]~input_o\);

-- Location: LCCOMB_X22_Y4_N4
\inst0|ADC_Data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[18]~feeder_combout\ = \ADC_DBus[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[10]~input_o\,
	combout => \inst0|ADC_Data[18]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N6
\inst0|ADC_Data[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~3_combout\ = (\inst0|ADC_Data[23]~2_combout\ & (\inst0|read_state\(0) & (!\inst0|start_write~q\ & !\inst0|read_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Data[23]~2_combout\,
	datab => \inst0|read_state\(0),
	datac => \inst0|start_write~q\,
	datad => \inst0|read_state\(2),
	combout => \inst0|ADC_Data[23]~3_combout\);

-- Location: LCCOMB_X22_Y4_N6
\inst0|ADC_Data[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~4_combout\ = (\inst0|ADC_Data[23]~3_combout\ & \inst0|read_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Data[23]~3_combout\,
	datad => \inst0|read_state\(3),
	combout => \inst0|ADC_Data[23]~4_combout\);

-- Location: FF_X22_Y4_N5
\inst0|ADC_Data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[18]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(18));

-- Location: FF_X19_Y4_N13
\inst6|inbuffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(18),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(18));

-- Location: IOIBUF_X21_Y0_N8
\ADC_DBus[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(9),
	o => \ADC_DBus[9]~input_o\);

-- Location: LCCOMB_X22_Y4_N26
\inst0|ADC_Data[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[17]~feeder_combout\ = \ADC_DBus[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[9]~input_o\,
	combout => \inst0|ADC_Data[17]~feeder_combout\);

-- Location: FF_X22_Y4_N27
\inst0|ADC_Data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[17]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(17));

-- Location: FF_X19_Y4_N11
\inst6|inbuffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(17),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(17));

-- Location: IOIBUF_X18_Y0_N15
\ADC_DBus[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(8),
	o => \ADC_DBus[8]~input_o\);

-- Location: LCCOMB_X19_Y4_N24
\inst0|ADC_Data[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[16]~feeder_combout\ = \ADC_DBus[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[8]~input_o\,
	combout => \inst0|ADC_Data[16]~feeder_combout\);

-- Location: FF_X19_Y4_N25
\inst0|ADC_Data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[16]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(16));

-- Location: FF_X19_Y4_N9
\inst6|inbuffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(16),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(16));

-- Location: IOIBUF_X18_Y0_N22
\ADC_DBus[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(7),
	o => \ADC_DBus[7]~input_o\);

-- Location: LCCOMB_X18_Y3_N24
\inst0|ADC_Data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[15]~feeder_combout\ = \ADC_DBus[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[7]~input_o\,
	combout => \inst0|ADC_Data[15]~feeder_combout\);

-- Location: FF_X18_Y3_N25
\inst0|ADC_Data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[15]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(15));

-- Location: FF_X19_Y4_N7
\inst6|inbuffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(15),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(15));

-- Location: IOIBUF_X16_Y0_N1
\ADC_DBus[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(6),
	o => \ADC_DBus[6]~input_o\);

-- Location: LCCOMB_X19_Y4_N26
\inst0|ADC_Data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[14]~feeder_combout\ = \ADC_DBus[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[6]~input_o\,
	combout => \inst0|ADC_Data[14]~feeder_combout\);

-- Location: FF_X19_Y4_N27
\inst0|ADC_Data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[14]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(14));

-- Location: FF_X19_Y4_N5
\inst6|inbuffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(14),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(14));

-- Location: IOIBUF_X16_Y0_N8
\ADC_DBus[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(5),
	o => \ADC_DBus[5]~input_o\);

-- Location: LCCOMB_X18_Y2_N20
\inst0|ADC_Data[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[13]~feeder_combout\ = \ADC_DBus[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[5]~input_o\,
	combout => \inst0|ADC_Data[13]~feeder_combout\);

-- Location: FF_X18_Y2_N21
\inst0|ADC_Data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[13]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(13));

-- Location: FF_X19_Y4_N3
\inst6|inbuffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(13),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(13));

-- Location: IOIBUF_X16_Y0_N22
\ADC_DBus[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(4),
	o => \ADC_DBus[4]~input_o\);

-- Location: LCCOMB_X19_Y4_N28
\inst0|ADC_Data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[12]~feeder_combout\ = \ADC_DBus[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[4]~input_o\,
	combout => \inst0|ADC_Data[12]~feeder_combout\);

-- Location: FF_X19_Y4_N29
\inst0|ADC_Data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[12]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(12));

-- Location: FF_X19_Y4_N1
\inst6|inbuffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(12),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(12));

-- Location: IOIBUF_X13_Y0_N1
\ADC_DBus[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(3),
	o => \ADC_DBus[3]~input_o\);

-- Location: FF_X19_Y5_N3
\inst0|ADC_Data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[3]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(11));

-- Location: FF_X19_Y5_N31
\inst6|inbuffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(11),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(11));

-- Location: IOIBUF_X13_Y0_N15
\ADC_DBus[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(2),
	o => \ADC_DBus[2]~input_o\);

-- Location: LCCOMB_X19_Y5_N4
\inst0|ADC_Data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[10]~feeder_combout\ = \ADC_DBus[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[2]~input_o\,
	combout => \inst0|ADC_Data[10]~feeder_combout\);

-- Location: FF_X19_Y5_N5
\inst0|ADC_Data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[10]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(10));

-- Location: FF_X19_Y5_N29
\inst6|inbuffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(10),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(10));

-- Location: IOIBUF_X7_Y0_N1
\ADC_DBus[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(1),
	o => \ADC_DBus[1]~input_o\);

-- Location: LCCOMB_X18_Y2_N18
\inst0|ADC_Data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[9]~feeder_combout\ = \ADC_DBus[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[1]~input_o\,
	combout => \inst0|ADC_Data[9]~feeder_combout\);

-- Location: FF_X18_Y2_N19
\inst0|ADC_Data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[9]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(9));

-- Location: FF_X19_Y5_N27
\inst6|inbuffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(9),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(9));

-- Location: IOIBUF_X5_Y0_N15
\ADC_DBus[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(0),
	o => \ADC_DBus[0]~input_o\);

-- Location: LCCOMB_X18_Y2_N16
\inst0|ADC_Data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[8]~feeder_combout\ = \ADC_DBus[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[0]~input_o\,
	combout => \inst0|ADC_Data[8]~feeder_combout\);

-- Location: FF_X18_Y2_N17
\inst0|ADC_Data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[8]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(8));

-- Location: FF_X19_Y5_N25
\inst6|inbuffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(8),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(8));

-- Location: IOIBUF_X30_Y0_N22
\ADC_DBus[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(15),
	o => \ADC_DBus[15]~input_o\);

-- Location: LCCOMB_X22_Y4_N20
\inst0|ADC_Data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[7]~feeder_combout\ = \ADC_DBus[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[15]~input_o\,
	combout => \inst0|ADC_Data[7]~feeder_combout\);

-- Location: LCCOMB_X22_Y4_N2
\inst0|ADC_Data[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[0]~5_combout\ = (\inst0|ADC_Data[23]~3_combout\ & !\inst0|read_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst0|ADC_Data[23]~3_combout\,
	datad => \inst0|read_state\(3),
	combout => \inst0|ADC_Data[0]~5_combout\);

-- Location: FF_X22_Y4_N21
\inst0|ADC_Data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[7]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(7));

-- Location: FF_X19_Y5_N23
\inst6|inbuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(7),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(7));

-- Location: IOIBUF_X28_Y0_N1
\ADC_DBus[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(14),
	o => \ADC_DBus[14]~input_o\);

-- Location: FF_X22_Y4_N19
\inst0|ADC_Data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[14]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(6));

-- Location: FF_X19_Y5_N21
\inst6|inbuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(6),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(6));

-- Location: IOIBUF_X28_Y0_N22
\ADC_DBus[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(13),
	o => \ADC_DBus[13]~input_o\);

-- Location: LCCOMB_X22_Y4_N28
\inst0|ADC_Data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[5]~feeder_combout\ = \ADC_DBus[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[13]~input_o\,
	combout => \inst0|ADC_Data[5]~feeder_combout\);

-- Location: FF_X22_Y4_N29
\inst0|ADC_Data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[5]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(5));

-- Location: FF_X19_Y5_N19
\inst6|inbuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(5),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(5));

-- Location: IOIBUF_X25_Y0_N1
\ADC_DBus[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(12),
	o => \ADC_DBus[12]~input_o\);

-- Location: LCCOMB_X22_Y4_N30
\inst0|ADC_Data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[4]~feeder_combout\ = \ADC_DBus[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[12]~input_o\,
	combout => \inst0|ADC_Data[4]~feeder_combout\);

-- Location: FF_X22_Y4_N31
\inst0|ADC_Data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[4]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(4));

-- Location: FF_X19_Y5_N17
\inst6|inbuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(4),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(4));

-- Location: IOIBUF_X23_Y0_N8
\ADC_DBus[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(11),
	o => \ADC_DBus[11]~input_o\);

-- Location: FF_X22_Y4_N9
\inst0|ADC_Data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[11]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(3));

-- Location: FF_X19_Y5_N15
\inst6|inbuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(3),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(3));

-- Location: LCCOMB_X22_Y4_N22
\inst0|ADC_Data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[2]~feeder_combout\ = \ADC_DBus[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[10]~input_o\,
	combout => \inst0|ADC_Data[2]~feeder_combout\);

-- Location: FF_X22_Y4_N23
\inst0|ADC_Data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[2]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(2));

-- Location: FF_X19_Y5_N13
\inst6|inbuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(2),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(2));

-- Location: LCCOMB_X22_Y4_N16
\inst0|ADC_Data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[1]~feeder_combout\ = \ADC_DBus[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[9]~input_o\,
	combout => \inst0|ADC_Data[1]~feeder_combout\);

-- Location: FF_X22_Y4_N17
\inst0|ADC_Data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[1]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(1));

-- Location: FF_X19_Y5_N11
\inst6|inbuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(1),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(1));

-- Location: LCCOMB_X22_Y4_N10
\inst0|ADC_Data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[0]~feeder_combout\ = \ADC_DBus[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[8]~input_o\,
	combout => \inst0|ADC_Data[0]~feeder_combout\);

-- Location: FF_X22_Y4_N11
\inst0|ADC_Data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[0]~feeder_combout\,
	ena => \inst0|ADC_Data[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(0));

-- Location: FF_X19_Y5_N1
\inst6|inbuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(0),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(0));

-- Location: LCCOMB_X19_Y5_N0
\inst6|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~0_combout\ = \inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[1]~q\,
	datac => \inst6|inbuffer\(0),
	combout => \inst6|Add0~0_combout\);

-- Location: LCCOMB_X19_Y5_N8
\inst6|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~1_combout\ = (\inst6|Add0~0_combout\ & (\inst6|downconversion:ns[1]~q\ $ (VCC))) # (!\inst6|Add0~0_combout\ & (\inst6|downconversion:ns[1]~q\ & VCC))
-- \inst6|Add0~2\ = CARRY((\inst6|Add0~0_combout\ & \inst6|downconversion:ns[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~0_combout\,
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	combout => \inst6|Add0~1_combout\,
	cout => \inst6|Add0~2\);

-- Location: LCCOMB_X19_Y5_N10
\inst6|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~3_combout\ = (\inst6|Add0~2\ & (\inst6|inbuffer\(1) $ ((!\inst6|downconversion:ns[1]~q\)))) # (!\inst6|Add0~2\ & ((\inst6|inbuffer\(1) $ (\inst6|downconversion:ns[1]~q\)) # (GND)))
-- \inst6|Add0~4\ = CARRY((\inst6|inbuffer\(1) $ (!\inst6|downconversion:ns[1]~q\)) # (!\inst6|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(1),
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	cin => \inst6|Add0~2\,
	combout => \inst6|Add0~3_combout\,
	cout => \inst6|Add0~4\);

-- Location: LCCOMB_X19_Y5_N12
\inst6|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~5_combout\ = (\inst6|Add0~4\ & ((\inst6|inbuffer\(2) $ (\inst6|downconversion:ns[1]~q\)))) # (!\inst6|Add0~4\ & (\inst6|inbuffer\(2) $ (\inst6|downconversion:ns[1]~q\ $ (VCC))))
-- \inst6|Add0~6\ = CARRY((!\inst6|Add0~4\ & (\inst6|inbuffer\(2) $ (\inst6|downconversion:ns[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(2),
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	cin => \inst6|Add0~4\,
	combout => \inst6|Add0~5_combout\,
	cout => \inst6|Add0~6\);

-- Location: LCCOMB_X19_Y5_N14
\inst6|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~7_combout\ = (\inst6|Add0~6\ & (\inst6|inbuffer\(3) $ ((!\inst6|downconversion:ns[1]~q\)))) # (!\inst6|Add0~6\ & ((\inst6|inbuffer\(3) $ (\inst6|downconversion:ns[1]~q\)) # (GND)))
-- \inst6|Add0~8\ = CARRY((\inst6|inbuffer\(3) $ (!\inst6|downconversion:ns[1]~q\)) # (!\inst6|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(3),
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	cin => \inst6|Add0~6\,
	combout => \inst6|Add0~7_combout\,
	cout => \inst6|Add0~8\);

-- Location: LCCOMB_X19_Y5_N16
\inst6|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~9_combout\ = (\inst6|Add0~8\ & ((\inst6|inbuffer\(4) $ (\inst6|downconversion:ns[1]~q\)))) # (!\inst6|Add0~8\ & (\inst6|inbuffer\(4) $ (\inst6|downconversion:ns[1]~q\ $ (VCC))))
-- \inst6|Add0~10\ = CARRY((!\inst6|Add0~8\ & (\inst6|inbuffer\(4) $ (\inst6|downconversion:ns[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(4),
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	cin => \inst6|Add0~8\,
	combout => \inst6|Add0~9_combout\,
	cout => \inst6|Add0~10\);

-- Location: LCCOMB_X19_Y5_N18
\inst6|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~11_combout\ = (\inst6|Add0~10\ & (\inst6|inbuffer\(5) $ ((!\inst6|downconversion:ns[1]~q\)))) # (!\inst6|Add0~10\ & ((\inst6|inbuffer\(5) $ (\inst6|downconversion:ns[1]~q\)) # (GND)))
-- \inst6|Add0~12\ = CARRY((\inst6|inbuffer\(5) $ (!\inst6|downconversion:ns[1]~q\)) # (!\inst6|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(5),
	datab => \inst6|downconversion:ns[1]~q\,
	datad => VCC,
	cin => \inst6|Add0~10\,
	combout => \inst6|Add0~11_combout\,
	cout => \inst6|Add0~12\);

-- Location: LCCOMB_X19_Y5_N20
\inst6|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~13_combout\ = (\inst6|Add0~12\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(6))))) # (!\inst6|Add0~12\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(6) $ (VCC))))
-- \inst6|Add0~14\ = CARRY((!\inst6|Add0~12\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(6),
	datad => VCC,
	cin => \inst6|Add0~12\,
	combout => \inst6|Add0~13_combout\,
	cout => \inst6|Add0~14\);

-- Location: LCCOMB_X19_Y5_N22
\inst6|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~15_combout\ = (\inst6|Add0~14\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(7))))) # (!\inst6|Add0~14\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(7))) # (GND)))
-- \inst6|Add0~16\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(7))) # (!\inst6|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(7),
	datad => VCC,
	cin => \inst6|Add0~14\,
	combout => \inst6|Add0~15_combout\,
	cout => \inst6|Add0~16\);

-- Location: LCCOMB_X19_Y5_N24
\inst6|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~17_combout\ = (\inst6|Add0~16\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(8))))) # (!\inst6|Add0~16\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(8) $ (VCC))))
-- \inst6|Add0~18\ = CARRY((!\inst6|Add0~16\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(8),
	datad => VCC,
	cin => \inst6|Add0~16\,
	combout => \inst6|Add0~17_combout\,
	cout => \inst6|Add0~18\);

-- Location: LCCOMB_X19_Y5_N26
\inst6|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~19_combout\ = (\inst6|Add0~18\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(9))))) # (!\inst6|Add0~18\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(9))) # (GND)))
-- \inst6|Add0~20\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(9))) # (!\inst6|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(9),
	datad => VCC,
	cin => \inst6|Add0~18\,
	combout => \inst6|Add0~19_combout\,
	cout => \inst6|Add0~20\);

-- Location: LCCOMB_X19_Y5_N28
\inst6|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~21_combout\ = (\inst6|Add0~20\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(10))))) # (!\inst6|Add0~20\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(10) $ (VCC))))
-- \inst6|Add0~22\ = CARRY((!\inst6|Add0~20\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(10),
	datad => VCC,
	cin => \inst6|Add0~20\,
	combout => \inst6|Add0~21_combout\,
	cout => \inst6|Add0~22\);

-- Location: LCCOMB_X19_Y5_N30
\inst6|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~23_combout\ = (\inst6|Add0~22\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(11))))) # (!\inst6|Add0~22\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(11))) # (GND)))
-- \inst6|Add0~24\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(11))) # (!\inst6|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(11),
	datad => VCC,
	cin => \inst6|Add0~22\,
	combout => \inst6|Add0~23_combout\,
	cout => \inst6|Add0~24\);

-- Location: LCCOMB_X19_Y4_N0
\inst6|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~25_combout\ = (\inst6|Add0~24\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(12))))) # (!\inst6|Add0~24\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(12) $ (VCC))))
-- \inst6|Add0~26\ = CARRY((!\inst6|Add0~24\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(12),
	datad => VCC,
	cin => \inst6|Add0~24\,
	combout => \inst6|Add0~25_combout\,
	cout => \inst6|Add0~26\);

-- Location: LCCOMB_X19_Y4_N2
\inst6|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~27_combout\ = (\inst6|Add0~26\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(13))))) # (!\inst6|Add0~26\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(13))) # (GND)))
-- \inst6|Add0~28\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(13))) # (!\inst6|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(13),
	datad => VCC,
	cin => \inst6|Add0~26\,
	combout => \inst6|Add0~27_combout\,
	cout => \inst6|Add0~28\);

-- Location: LCCOMB_X19_Y4_N4
\inst6|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~29_combout\ = (\inst6|Add0~28\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(14))))) # (!\inst6|Add0~28\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(14) $ (VCC))))
-- \inst6|Add0~30\ = CARRY((!\inst6|Add0~28\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(14),
	datad => VCC,
	cin => \inst6|Add0~28\,
	combout => \inst6|Add0~29_combout\,
	cout => \inst6|Add0~30\);

-- Location: LCCOMB_X19_Y4_N6
\inst6|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~31_combout\ = (\inst6|Add0~30\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(15))))) # (!\inst6|Add0~30\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(15))) # (GND)))
-- \inst6|Add0~32\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(15))) # (!\inst6|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(15),
	datad => VCC,
	cin => \inst6|Add0~30\,
	combout => \inst6|Add0~31_combout\,
	cout => \inst6|Add0~32\);

-- Location: LCCOMB_X19_Y4_N8
\inst6|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~33_combout\ = (\inst6|Add0~32\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(16))))) # (!\inst6|Add0~32\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(16) $ (VCC))))
-- \inst6|Add0~34\ = CARRY((!\inst6|Add0~32\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(16),
	datad => VCC,
	cin => \inst6|Add0~32\,
	combout => \inst6|Add0~33_combout\,
	cout => \inst6|Add0~34\);

-- Location: LCCOMB_X19_Y4_N10
\inst6|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~35_combout\ = (\inst6|Add0~34\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(17))))) # (!\inst6|Add0~34\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(17))) # (GND)))
-- \inst6|Add0~36\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(17))) # (!\inst6|Add0~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(17),
	datad => VCC,
	cin => \inst6|Add0~34\,
	combout => \inst6|Add0~35_combout\,
	cout => \inst6|Add0~36\);

-- Location: LCCOMB_X19_Y4_N12
\inst6|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~37_combout\ = (\inst6|Add0~36\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(18))))) # (!\inst6|Add0~36\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(18) $ (VCC))))
-- \inst6|Add0~38\ = CARRY((!\inst6|Add0~36\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(18),
	datad => VCC,
	cin => \inst6|Add0~36\,
	combout => \inst6|Add0~37_combout\,
	cout => \inst6|Add0~38\);

-- Location: LCCOMB_X19_Y9_N16
\inst6|Ia~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~66_combout\ = (\inst6|Add0~37_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~37_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~66_combout\);

-- Location: FF_X19_Y9_N17
\inst6|Ia_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(39));

-- Location: FF_X16_Y9_N11
\inst6|Ia_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~66_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(0));

-- Location: LCCOMB_X16_Y6_N20
\inst6|Add16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~12_combout\ = ((\inst6|LessThan2~2_combout\ $ (\inst6|Add15~16_combout\ $ (!\inst6|Add16~11\)))) # (GND)
-- \inst6|Add16~13\ = CARRY((\inst6|LessThan2~2_combout\ & ((\inst6|Add15~16_combout\) # (!\inst6|Add16~11\))) # (!\inst6|LessThan2~2_combout\ & (\inst6|Add15~16_combout\ & !\inst6|Add16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan2~2_combout\,
	datab => \inst6|Add15~16_combout\,
	datad => VCC,
	cin => \inst6|Add16~11\,
	combout => \inst6|Add16~12_combout\,
	cout => \inst6|Add16~13\);

-- Location: FF_X16_Y9_N7
\inst6|Ia_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(18));

-- Location: LCCOMB_X16_Y6_N22
\inst6|Add16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add16~14_combout\ = \inst6|Add16~13\ $ (\inst6|Add15~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add15~18_combout\,
	cin => \inst6|Add16~13\,
	combout => \inst6|Add16~14_combout\);

-- Location: FF_X16_Y9_N29
\inst6|Ia_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(20));

-- Location: FF_X16_Y9_N21
\inst6|Ia_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(17));

-- Location: FF_X16_Y9_N19
\inst6|Ia_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(19));

-- Location: LCCOMB_X16_Y9_N20
\inst6|Ia~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~40_combout\ = (\inst6|Ia_rtl_0_bypass\(18) & (\inst6|Ia_rtl_0_bypass\(17) & (\inst6|Ia_rtl_0_bypass\(20) $ (!\inst6|Ia_rtl_0_bypass\(19))))) # (!\inst6|Ia_rtl_0_bypass\(18) & (!\inst6|Ia_rtl_0_bypass\(17) & (\inst6|Ia_rtl_0_bypass\(20) $ 
-- (!\inst6|Ia_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(18),
	datab => \inst6|Ia_rtl_0_bypass\(20),
	datac => \inst6|Ia_rtl_0_bypass\(17),
	datad => \inst6|Ia_rtl_0_bypass\(19),
	combout => \inst6|Ia~40_combout\);

-- Location: LCCOMB_X16_Y9_N10
\inst6|Ia~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~41_combout\ = (\inst6|Ia_rtl_0_bypass\(0) & \inst6|Ia~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Ia_rtl_0_bypass\(0),
	datad => \inst6|Ia~40_combout\,
	combout => \inst6|Ia~41_combout\);

-- Location: LCCOMB_X19_Y8_N14
\inst6|Ia~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~72_combout\ = (\inst6|Add0~1_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~1_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~72_combout\);

-- Location: LCCOMB_X16_Y9_N18
\inst6|Ia~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~73_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~3_combout\,
	combout => \inst6|Ia~73_combout\);

-- Location: LCCOMB_X17_Y9_N10
\inst6|Ia~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~74_combout\ = (\inst6|Add0~5_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~5_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~74_combout\);

-- Location: FF_X22_Y4_N13
\inst0|ADC_Data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[11]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(19));

-- Location: FF_X19_Y4_N15
\inst6|inbuffer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(19),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(19));

-- Location: LCCOMB_X19_Y4_N14
\inst6|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~39_combout\ = (\inst6|Add0~38\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(19))))) # (!\inst6|Add0~38\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(19))) # (GND)))
-- \inst6|Add0~40\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(19))) # (!\inst6|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(19),
	datad => VCC,
	cin => \inst6|Add0~38\,
	combout => \inst6|Add0~39_combout\,
	cout => \inst6|Add0~40\);

-- Location: LCCOMB_X16_Y8_N10
\inst6|Ia~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~67_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~39_combout\,
	combout => \inst6|Ia~67_combout\);

-- Location: LCCOMB_X22_Y4_N14
\inst0|ADC_Data[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[20]~feeder_combout\ = \ADC_DBus[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[12]~input_o\,
	combout => \inst0|ADC_Data[20]~feeder_combout\);

-- Location: FF_X22_Y4_N15
\inst0|ADC_Data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[20]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(20));

-- Location: FF_X19_Y4_N17
\inst6|inbuffer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(20),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(20));

-- Location: LCCOMB_X19_Y4_N16
\inst6|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~41_combout\ = (\inst6|Add0~40\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(20))))) # (!\inst6|Add0~40\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(20) $ (VCC))))
-- \inst6|Add0~42\ = CARRY((!\inst6|Add0~40\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(20),
	datad => VCC,
	cin => \inst6|Add0~40\,
	combout => \inst6|Add0~41_combout\,
	cout => \inst6|Add0~42\);

-- Location: LCCOMB_X16_Y9_N28
\inst6|Ia~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~68_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~41_combout\,
	combout => \inst6|Ia~68_combout\);

-- Location: LCCOMB_X22_Y4_N24
\inst0|ADC_Data[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[21]~feeder_combout\ = \ADC_DBus[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[13]~input_o\,
	combout => \inst0|ADC_Data[21]~feeder_combout\);

-- Location: FF_X22_Y4_N25
\inst0|ADC_Data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[21]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(21));

-- Location: FF_X19_Y4_N19
\inst6|inbuffer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(21),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(21));

-- Location: LCCOMB_X19_Y4_N18
\inst6|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~43_combout\ = (\inst6|Add0~42\ & (\inst6|downconversion:ns[1]~q\ $ ((!\inst6|inbuffer\(21))))) # (!\inst6|Add0~42\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(21))) # (GND)))
-- \inst6|Add0~44\ = CARRY((\inst6|downconversion:ns[1]~q\ $ (!\inst6|inbuffer\(21))) # (!\inst6|Add0~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(21),
	datad => VCC,
	cin => \inst6|Add0~42\,
	combout => \inst6|Add0~43_combout\,
	cout => \inst6|Add0~44\);

-- Location: LCCOMB_X19_Y9_N4
\inst6|Ia~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~69_combout\ = (\inst6|Add0~43_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~43_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~69_combout\);

-- Location: FF_X22_Y4_N7
\inst0|ADC_Data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[14]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(22));

-- Location: FF_X19_Y4_N21
\inst6|inbuffer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(22),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(22));

-- Location: LCCOMB_X19_Y4_N20
\inst6|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~45_combout\ = (\inst6|Add0~44\ & ((\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(22))))) # (!\inst6|Add0~44\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(22) $ (VCC))))
-- \inst6|Add0~46\ = CARRY((!\inst6|Add0~44\ & (\inst6|downconversion:ns[1]~q\ $ (\inst6|inbuffer\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datab => \inst6|inbuffer\(22),
	datad => VCC,
	cin => \inst6|Add0~44\,
	combout => \inst6|Add0~45_combout\,
	cout => \inst6|Add0~46\);

-- Location: LCCOMB_X16_Y8_N4
\inst6|Ia~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~70_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~45_combout\,
	combout => \inst6|Ia~70_combout\);

-- Location: LCCOMB_X22_Y4_N0
\inst0|ADC_Data[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~feeder_combout\ = \ADC_DBus[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[15]~input_o\,
	combout => \inst0|ADC_Data[23]~feeder_combout\);

-- Location: FF_X22_Y4_N1
\inst0|ADC_Data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[23]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(23));

-- Location: FF_X19_Y4_N23
\inst6|inbuffer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(23),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(23));

-- Location: LCCOMB_X19_Y4_N22
\inst6|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~47_combout\ = \inst6|downconversion:ns[1]~q\ $ (\inst6|Add0~46\ $ (\inst6|inbuffer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[1]~q\,
	datad => \inst6|inbuffer\(23),
	cin => \inst6|Add0~46\,
	combout => \inst6|Add0~47_combout\);

-- Location: LCCOMB_X16_Y9_N6
\inst6|Ia~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~71_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~47_combout\,
	combout => \inst6|Ia~71_combout\);

-- Location: M9K_X15_Y9_N0
\inst6|Ia_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Ia_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y9_N26
\inst6|Ia~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~42_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(39))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a18\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(39),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a18\,
	combout => \inst6|Ia~42_combout\);

-- Location: FF_X16_Y9_N1
\inst6|Ia_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~67_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(40));

-- Location: LCCOMB_X16_Y9_N0
\inst6|Ia~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~43_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(40))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a19\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(40),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a19\,
	combout => \inst6|Ia~43_combout\);

-- Location: FF_X16_Y9_N23
\inst6|Ia_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~68_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(41));

-- Location: LCCOMB_X16_Y9_N22
\inst6|Ia~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~44_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(41))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a20\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(41),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a20\,
	combout => \inst6|Ia~44_combout\);

-- Location: FF_X19_Y9_N13
\inst6|Ia_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~69_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(42));

-- Location: LCCOMB_X19_Y9_N12
\inst6|Ia~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~45_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0_bypass\(42)))) # (!\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a21\)))) # (!\inst6|Ia~41_combout\ & 
-- (\inst6|Ia_rtl_0|auto_generated|ram_block1a21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst6|Ia~41_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(42),
	datad => \inst6|Ia~39_combout\,
	combout => \inst6|Ia~45_combout\);

-- Location: FF_X16_Y9_N17
\inst6|Ia_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~70_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(43));

-- Location: LCCOMB_X16_Y9_N16
\inst6|Ia~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~46_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(43))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a22\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(43),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a22\,
	combout => \inst6|Ia~46_combout\);

-- Location: FF_X16_Y9_N31
\inst6|Ia_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~71_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(44));

-- Location: LCCOMB_X16_Y9_N30
\inst6|Ia~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~47_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(44))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a23\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(44),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a23\,
	combout => \inst6|Ia~47_combout\);

-- Location: LCCOMB_X11_Y6_N10
\inst6|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan1~0_combout\ = (!\inst6|filter:n[9]~q\ & (((!\inst6|filter:n[7]~q\ & !\inst6|filter:n[6]~q\)) # (!\inst6|filter:n[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[6]~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|LessThan1~0_combout\);

-- Location: LCCOMB_X7_Y6_N8
\inst6|nn~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~6_combout\ = \inst6|LessThan1~0_combout\ $ (\inst6|filter:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[3]~q\,
	combout => \inst6|nn~6_combout\);

-- Location: LCCOMB_X13_Y10_N8
\inst6|filtk~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~202_combout\ = \inst6|filter:n[2]~q\ $ (\inst6|filter:n[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~202_combout\);

-- Location: LCCOMB_X11_Y6_N26
\inst6|nn~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~4_combout\ = (\inst6|filter:n[7]~q\ & (!\inst6|filter:n[8]~q\ & \inst6|filter:n[9]~q\)) # (!\inst6|filter:n[7]~q\ & (\inst6|filter:n[8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|nn~4_combout\);

-- Location: LCCOMB_X9_Y6_N8
\inst6|nn~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~5_combout\ = \inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|nn~5_combout\);

-- Location: LCCOMB_X10_Y10_N0
\inst6|nn~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~2_combout\ = \inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	combout => \inst6|nn~2_combout\);

-- Location: LCCOMB_X8_Y9_N20
\inst6|nn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~0_combout\ = \inst6|filter:n[0]~q\ $ (\inst6|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|nn~0_combout\);

-- Location: LCCOMB_X13_Y9_N0
\inst6|nn~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~1_combout\ = \inst6|filter:n[1]~q\ $ (\inst6|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|nn~1_combout\);

-- Location: LCCOMB_X12_Y11_N20
\inst6|filtk~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~201_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|nn~0_combout\ & ((!\inst6|nn~1_combout\))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~1_combout\) # (!\inst6|nn~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~201_combout\);

-- Location: LCCOMB_X13_Y10_N2
\inst6|filtk~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~203_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~201_combout\) # ((!\inst6|filtk~202_combout\ & \inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~202_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~201_combout\,
	combout => \inst6|filtk~203_combout\);

-- Location: LCCOMB_X11_Y6_N24
\inst6|nn~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~3_combout\ = (\inst6|filter:n[6]~q\ & (((\inst6|filter:n[8]~q\) # (\inst6|filter:n[9]~q\)))) # (!\inst6|filter:n[6]~q\ & (!\inst6|filter:n[9]~q\ & ((!\inst6|filter:n[8]~q\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[6]~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|nn~3_combout\);

-- Location: LCCOMB_X10_Y7_N20
\inst6|filtk~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~195_combout\ = ((\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # (\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~195_combout\);

-- Location: LCCOMB_X10_Y10_N22
\inst6|filtk~899\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~899_combout\ = (!\inst6|nn~3_combout\ & (\inst6|filtk~195_combout\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~195_combout\,
	combout => \inst6|filtk~899_combout\);

-- Location: LCCOMB_X11_Y6_N16
\inst6|filtk~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~196_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|filter:n[6]~q\ & ((\inst6|filter:n[8]~q\) # (\inst6|filter:n[9]~q\))) # (!\inst6|filter:n[6]~q\ & ((!\inst6|filter:n[9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[6]~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|filtk~196_combout\);

-- Location: LCCOMB_X12_Y10_N12
\inst6|filtk~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~197_combout\ = (\inst6|filtk~196_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filtk~196_combout\,
	combout => \inst6|filtk~197_combout\);

-- Location: LCCOMB_X11_Y6_N30
\inst6|filtk~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~198_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filter:n[6]~q\ $ (((!\inst6|filter:n[8]~q\ & !\inst6|filter:n[9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[8]~q\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|filtk~198_combout\);

-- Location: LCCOMB_X10_Y10_N24
\inst6|filtk~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~199_combout\ = (\inst6|filtk~899_combout\) # ((!\inst6|nn~5_combout\ & ((\inst6|filtk~197_combout\) # (\inst6|filtk~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~899_combout\,
	datab => \inst6|filtk~197_combout\,
	datac => \inst6|filtk~198_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~199_combout\);

-- Location: LCCOMB_X10_Y10_N12
\inst6|filtk~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~193_combout\ = (\inst6|nn~5_combout\) # ((!\inst6|filter:n[7]~q\ & ((\inst6|nn~1_combout\) # (\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~193_combout\);

-- Location: LCCOMB_X10_Y10_N14
\inst6|filtk~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~192_combout\ = (!\inst6|nn~5_combout\ & (\inst6|filter:n[7]~q\ & (\inst6|nn~3_combout\ & !\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~192_combout\);

-- Location: LCCOMB_X10_Y10_N6
\inst6|filtk~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~194_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~192_combout\) # ((\inst6|filtk~193_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~193_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~192_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~194_combout\);

-- Location: LCCOMB_X13_Y10_N30
\inst6|filtk~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~200_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|filtk~194_combout\) # ((\inst6|filtk~199_combout\ & !\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~199_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~194_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~200_combout\);

-- Location: LCCOMB_X13_Y10_N20
\inst6|filtk~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~189_combout\ = (\inst6|filter:n[7]~q\) # ((\inst6|nn~1_combout\ & (\inst6|nn~4_combout\ & \inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~189_combout\);

-- Location: LCCOMB_X13_Y10_N10
\inst6|filtk~897\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~897_combout\ = (\inst6|filtk~189_combout\ & ((\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\ & \inst6|filter:n[5]~q\)) # (!\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\ & !\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~189_combout\,
	combout => \inst6|filtk~897_combout\);

-- Location: LCCOMB_X13_Y10_N26
\inst6|filtk~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~190_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[1]~q\)))) # (!\inst6|filter:n[5]~q\ & (\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~190_combout\);

-- Location: LCCOMB_X13_Y10_N28
\inst6|filtk~898\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~898_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\ & \inst6|filtk~190_combout\)) # (!\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\ & !\inst6|filtk~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~190_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~898_combout\);

-- Location: LCCOMB_X13_Y7_N8
\inst6|filtk~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~185_combout\ = (\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~185_combout\);

-- Location: LCCOMB_X10_Y9_N14
\inst6|filtk~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~186_combout\ = (\inst6|filtk~185_combout\ & (\inst6|LessThan1~0_combout\ $ ((!\inst6|filter:n[5]~q\)))) # (!\inst6|filtk~185_combout\ & ((\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filtk~185_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~186_combout\);

-- Location: LCCOMB_X10_Y9_N28
\inst6|filtk~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~184_combout\ = (\inst6|filter:n[7]~q\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~1_combout\)) # (!\inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~184_combout\);

-- Location: LCCOMB_X10_Y9_N0
\inst6|filtk~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~187_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~186_combout\) # (\inst6|filtk~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~186_combout\,
	datad => \inst6|filtk~184_combout\,
	combout => \inst6|filtk~187_combout\);

-- Location: LCCOMB_X13_Y10_N0
\inst6|filtk~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~191_combout\ = (\inst6|filtk~187_combout\) # ((\inst6|nn~3_combout\ & ((\inst6|filtk~897_combout\) # (\inst6|filtk~898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~897_combout\,
	datab => \inst6|filtk~898_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~187_combout\,
	combout => \inst6|filtk~191_combout\);

-- Location: LCCOMB_X13_Y10_N24
\inst6|filtk~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~204_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~191_combout\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~203_combout\) # ((\inst6|filtk~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~203_combout\,
	datac => \inst6|filtk~200_combout\,
	datad => \inst6|filtk~191_combout\,
	combout => \inst6|filtk~204_combout\);

-- Location: LCCOMB_X6_Y9_N12
\inst6|filtk~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~205_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ & !\inst6|filter:n[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~205_combout\);

-- Location: LCCOMB_X6_Y9_N0
\inst6|filtk~961\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~961_combout\ = (\inst6|filtk~205_combout\ & ((\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[5]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filtk~205_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~961_combout\);

-- Location: LCCOMB_X5_Y9_N16
\inst6|filtk~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~222_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~2_combout\ $ (((!\inst6|nn~5_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\ & ((!\inst6|nn~5_combout\))) # (!\inst6|nn~6_combout\ & ((\inst6|nn~5_combout\) # 
-- (!\inst6|nn~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~222_combout\);

-- Location: LCCOMB_X7_Y6_N18
\inst6|filtk~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~217_combout\ = \inst6|filter:n[3]~q\ $ (((\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[6]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & \inst6|filter:n[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|filter:n[6]~q\,
	combout => \inst6|filtk~217_combout\);

-- Location: LCCOMB_X7_Y6_N20
\inst6|filtk~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~218_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\ & !\inst6|filter:n[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~218_combout\);

-- Location: LCCOMB_X7_Y6_N6
\inst6|filtk~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~219_combout\ = (\inst6|filtk~217_combout\) # ((\inst6|nn~5_combout\ & (\inst6|nn~3_combout\ $ (!\inst6|filtk~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~217_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~219_combout\);

-- Location: LCCOMB_X9_Y8_N10
\inst6|filtk~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~216_combout\ = \inst6|filter:n[6]~q\ $ (((\inst6|filter:n[5]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[5]~q\ & (\inst6|filter:n[2]~q\ & \inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|filter:n[6]~q\,
	combout => \inst6|filtk~216_combout\);

-- Location: LCCOMB_X9_Y8_N8
\inst6|filtk~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~220_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~216_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filtk~216_combout\,
	combout => \inst6|filtk~220_combout\);

-- Location: LCCOMB_X8_Y6_N12
\inst6|filtk~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~211_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~211_combout\);

-- Location: LCCOMB_X8_Y6_N14
\inst6|filtk~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~212_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~211_combout\))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~211_combout\,
	combout => \inst6|filtk~212_combout\);

-- Location: LCCOMB_X6_Y10_N12
\inst6|filtk~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~209_combout\ = (\inst6|filter:n[0]~q\ & (((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\) # ((\inst6|filter:n[2]~q\) # 
-- (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~209_combout\);

-- Location: LCCOMB_X9_Y6_N26
\inst6|filtk~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~207_combout\ = \inst6|filter:n[5]~q\ $ (((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~207_combout\);

-- Location: LCCOMB_X6_Y10_N0
\inst6|filtk~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~206_combout\ = (\inst6|filter:n[5]~q\ & (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~206_combout\);

-- Location: LCCOMB_X6_Y10_N2
\inst6|filtk~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~208_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & ((\inst6|filtk~206_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~207_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~206_combout\,
	combout => \inst6|filtk~208_combout\);

-- Location: LCCOMB_X6_Y10_N26
\inst6|filtk~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~210_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~208_combout\ & (\inst6|filtk~209_combout\)) # (!\inst6|filtk~208_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~209_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~208_combout\,
	combout => \inst6|filtk~210_combout\);

-- Location: LCCOMB_X8_Y8_N20
\inst6|filtk~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~213_combout\ = (\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\ & \inst6|filter:n[5]~q\))) # (!\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\ & !\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~213_combout\);

-- Location: LCCOMB_X9_Y10_N20
\inst6|filtk~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~188_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & !\inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~188_combout\);

-- Location: LCCOMB_X8_Y8_N10
\inst6|filtk~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~214_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~213_combout\) # ((!\inst6|nn~6_combout\ & !\inst6|filtk~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~213_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~188_combout\,
	combout => \inst6|filtk~214_combout\);

-- Location: LCCOMB_X9_Y8_N24
\inst6|filtk~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~215_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~210_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~212_combout\) # ((\inst6|filtk~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~212_combout\,
	datac => \inst6|filtk~210_combout\,
	datad => \inst6|filtk~214_combout\,
	combout => \inst6|filtk~215_combout\);

-- Location: LCCOMB_X9_Y8_N26
\inst6|filtk~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~221_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~4_combout\) # ((\inst6|filtk~215_combout\)))) # (!\inst6|nn~1_combout\ & (!\inst6|nn~4_combout\ & (!\inst6|filtk~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~220_combout\,
	datad => \inst6|filtk~215_combout\,
	combout => \inst6|filtk~221_combout\);

-- Location: LCCOMB_X6_Y9_N14
\inst6|filtk~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~223_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~221_combout\ & ((\inst6|filtk~222_combout\))) # (!\inst6|filtk~221_combout\ & (\inst6|filtk~961_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~961_combout\,
	datac => \inst6|filtk~222_combout\,
	datad => \inst6|filtk~221_combout\,
	combout => \inst6|filtk~223_combout\);

-- Location: LCCOMB_X14_Y9_N16
\inst6|filtk~900\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~900_combout\ = (\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & ((\inst6|filtk~223_combout\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~204_combout\)))) # (!\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- (\inst6|filtk~204_combout\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filtk~223_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~204_combout\,
	datad => \inst6|filtk~223_combout\,
	combout => \inst6|filtk~900_combout\);

-- Location: LCCOMB_X14_Y9_N10
\inst6|filtk[18]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[18]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~900_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~900_combout\,
	combout => \inst6|filtk[18]~SCLR_LUT_combout\);

-- Location: LCCOMB_X6_Y9_N28
\inst6|filtk~968\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~968_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\ & (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[2]~q\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\ & ((!\inst6|filter:n[2]~q\))) # 
-- (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~968_combout\);

-- Location: LCCOMB_X6_Y9_N2
\inst6|filtk~969\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~969_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\ & ((\inst6|filtk~968_combout\))) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[5]~q\)))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\ & (!\inst6|filter:n[5]~q\)) # 
-- (!\inst6|filter:n[0]~q\ & ((\inst6|filtk~968_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filtk~968_combout\,
	combout => \inst6|filtk~969_combout\);

-- Location: LCCOMB_X5_Y9_N26
\inst6|filtk~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~234_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\) # ((\inst6|nn~0_combout\ & !\inst6|nn~6_combout\)))) # (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|nn~6_combout\))) # (!\inst6|nn~5_combout\ & 
-- (!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~234_combout\);

-- Location: LCCOMB_X6_Y9_N20
\inst6|filtk~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~235_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~221_combout\ & ((\inst6|filtk~234_combout\))) # (!\inst6|filtk~221_combout\ & (\inst6|filtk~969_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~969_combout\,
	datac => \inst6|filtk~234_combout\,
	datad => \inst6|filtk~221_combout\,
	combout => \inst6|filtk~235_combout\);

-- Location: LCCOMB_X10_Y9_N2
\inst6|filtk~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~225_combout\ = (\inst6|nn~1_combout\ & (!\inst6|nn~5_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~225_combout\);

-- Location: LCCOMB_X10_Y9_N24
\inst6|filtk~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~226_combout\ = (\inst6|filtk~200_combout\) # ((\inst6|nn~4_combout\ & ((\inst6|filtk~225_combout\) # (!\inst6|filtk~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~185_combout\,
	datac => \inst6|filtk~200_combout\,
	datad => \inst6|filtk~225_combout\,
	combout => \inst6|filtk~226_combout\);

-- Location: LCCOMB_X12_Y9_N6
\inst6|filtk~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~228_combout\ = (\inst6|filter:n[1]~q\ & (!\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\ & (\inst6|filter:n[5]~q\ & !\inst6|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~228_combout\);

-- Location: LCCOMB_X12_Y9_N4
\inst6|filtk~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~227_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~227_combout\);

-- Location: LCCOMB_X12_Y9_N12
\inst6|filtk~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~229_combout\ = (\inst6|filtk~227_combout\ & ((\inst6|nn~0_combout\ & (!\inst6|filtk~228_combout\)) # (!\inst6|nn~0_combout\ & ((!\inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~228_combout\,
	datab => \inst6|filtk~227_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~229_combout\);

-- Location: LCCOMB_X7_Y7_N16
\inst6|filtk~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~230_combout\ = (\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[5]~q\) # (\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~230_combout\);

-- Location: LCCOMB_X10_Y9_N30
\inst6|filtk~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~231_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~229_combout\) # ((\inst6|filtk~218_combout\ & !\inst6|filtk~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~218_combout\,
	datac => \inst6|filtk~229_combout\,
	datad => \inst6|filtk~230_combout\,
	combout => \inst6|filtk~231_combout\);

-- Location: LCCOMB_X10_Y9_N16
\inst6|filtk~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~232_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~231_combout\) # ((\inst6|filtk~188_combout\ & \inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~188_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~231_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~232_combout\);

-- Location: LCCOMB_X10_Y9_N6
\inst6|filtk~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~233_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~187_combout\) # (\inst6|filtk~232_combout\)))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~226_combout\,
	datac => \inst6|filtk~187_combout\,
	datad => \inst6|filtk~232_combout\,
	combout => \inst6|filtk~233_combout\);

-- Location: LCCOMB_X14_Y9_N2
\inst6|filtk~901\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~901_combout\ = (\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filtk~235_combout\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filtk~233_combout\))))) # (!\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- ((\inst6|filtk~233_combout\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~235_combout\,
	datad => \inst6|filtk~233_combout\,
	combout => \inst6|filtk~901_combout\);

-- Location: LCCOMB_X14_Y9_N24
\inst6|filtk[19]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[19]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~901_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~901_combout\,
	combout => \inst6|filtk[19]~SCLR_LUT_combout\);

-- Location: LCCOMB_X12_Y10_N2
\inst6|filtk~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~244_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~244_combout\);

-- Location: LCCOMB_X10_Y9_N18
\inst6|filtk~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~245_combout\ = (\inst6|nn~2_combout\ & (!\inst6|nn~5_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~228_combout\) # ((!\inst6|nn~5_combout\ & !\inst6|filtk~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~228_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~244_combout\,
	combout => \inst6|filtk~245_combout\);

-- Location: LCCOMB_X10_Y9_N12
\inst6|filtk~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~246_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|filtk~200_combout\) # ((\inst6|nn~4_combout\ & \inst6|filtk~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~200_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~245_combout\,
	combout => \inst6|filtk~246_combout\);

-- Location: LCCOMB_X11_Y12_N20
\inst6|nn~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~7_combout\ = \inst6|filter:n[4]~q\ $ (\inst6|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[4]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|nn~7_combout\);

-- Location: LCCOMB_X8_Y7_N20
\inst6|filtk~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~239_combout\ = \inst6|filter:n[3]~q\ $ (\inst6|filter:n[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~239_combout\);

-- Location: LCCOMB_X12_Y9_N22
\inst6|filtk~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~240_combout\ = (\inst6|filtk~239_combout\ & (((\inst6|nn~2_combout\)))) # (!\inst6|filtk~239_combout\ & ((\inst6|nn~5_combout\) # ((!\inst6|nn~0_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~239_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~240_combout\);

-- Location: LCCOMB_X9_Y6_N24
\inst6|filtk~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~236_combout\ = (\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\ & \inst6|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~236_combout\);

-- Location: LCCOMB_X6_Y8_N20
\inst6|filtk~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~237_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~237_combout\);

-- Location: LCCOMB_X9_Y6_N22
\inst6|filtk~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~238_combout\ = (\inst6|nn~5_combout\ & (\inst6|nn~6_combout\)) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~236_combout\) # (!\inst6|filtk~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~236_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~237_combout\,
	combout => \inst6|filtk~238_combout\);

-- Location: LCCOMB_X10_Y9_N4
\inst6|filtk~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~241_combout\ = (\inst6|filtk~221_combout\ & ((\inst6|filtk~240_combout\) # ((!\inst6|nn~4_combout\)))) # (!\inst6|filtk~221_combout\ & (((\inst6|nn~4_combout\ & \inst6|filtk~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~240_combout\,
	datab => \inst6|filtk~221_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~238_combout\,
	combout => \inst6|filtk~241_combout\);

-- Location: LCCOMB_X10_Y9_N22
\inst6|filtk~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~242_combout\ = (\inst6|filtk~897_combout\) # ((\inst6|nn~4_combout\ & (\inst6|filtk~218_combout\ & !\inst6|filtk~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~218_combout\,
	datac => \inst6|filtk~897_combout\,
	datad => \inst6|filtk~230_combout\,
	combout => \inst6|filtk~242_combout\);

-- Location: LCCOMB_X10_Y9_N20
\inst6|filtk~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~243_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~187_combout\) # ((\inst6|nn~3_combout\ & \inst6|filtk~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~242_combout\,
	datad => \inst6|filtk~187_combout\,
	combout => \inst6|filtk~243_combout\);

-- Location: LCCOMB_X10_Y9_N26
\inst6|filtk~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~247_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~246_combout\) # ((\inst6|filtk~243_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~246_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~241_combout\,
	datad => \inst6|filtk~243_combout\,
	combout => \inst6|filtk~247_combout\);

-- Location: LCCOMB_X14_Y9_N30
\inst6|filtk[20]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[20]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~247_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~247_combout\,
	combout => \inst6|filtk[20]~SCLR_LUT_combout\);

-- Location: LCCOMB_X6_Y9_N8
\inst6|filtk~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~251_combout\ = (\inst6|LessThan1~0_combout\ & (((!\inst6|filter:n[3]~q\ & !\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # ((\inst6|filter:n[3]~q\ & \inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~251_combout\);

-- Location: LCCOMB_X6_Y9_N6
\inst6|filtk~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~250_combout\ = (\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[3]~q\)))) # (!\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\) # (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~250_combout\);

-- Location: LCCOMB_X6_Y9_N26
\inst6|filtk~962\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~962_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filtk~250_combout\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[3]~q\))))) # (!\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- ((!\inst6|filter:n[3]~q\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~250_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~962_combout\);

-- Location: LCCOMB_X6_Y9_N10
\inst6|filtk~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~252_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~221_combout\ & (\inst6|filtk~251_combout\)) # (!\inst6|filtk~221_combout\ & ((\inst6|filtk~962_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~251_combout\,
	datac => \inst6|filtk~962_combout\,
	datad => \inst6|filtk~221_combout\,
	combout => \inst6|filtk~252_combout\);

-- Location: LCCOMB_X10_Y9_N8
\inst6|filtk~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~248_combout\ = (\inst6|filtk~200_combout\) # ((\inst6|nn~4_combout\ & ((!\inst6|nn~5_combout\) # (!\inst6|filtk~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~185_combout\,
	datac => \inst6|filtk~200_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~248_combout\);

-- Location: LCCOMB_X10_Y9_N10
\inst6|filtk~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~249_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~243_combout\) # ((!\inst6|nn~6_combout\ & \inst6|filtk~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~248_combout\,
	datad => \inst6|filtk~243_combout\,
	combout => \inst6|filtk~249_combout\);

-- Location: LCCOMB_X14_Y9_N28
\inst6|filtk~902\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~902_combout\ = (\inst6|filtk~249_combout\) # ((\inst6|filtk~252_combout\ & (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|filtk~252_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~249_combout\,
	combout => \inst6|filtk~902_combout\);

-- Location: LCCOMB_X14_Y9_N12
\inst6|filtk[21]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[21]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~902_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~902_combout\,
	combout => \inst6|filtk[21]~SCLR_LUT_combout\);

-- Location: LCCOMB_X6_Y9_N4
\inst6|filtk~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~253_combout\ = (\inst6|filter:n[0]~q\ & (!\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[0]~q\ & (((\inst6|LessThan1~0_combout\ & !\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~253_combout\);

-- Location: LCCOMB_X6_Y9_N22
\inst6|filtk~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~254_combout\ = \inst6|filter:n[3]~q\ $ (\inst6|filtk~253_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datac => \inst6|filtk~253_combout\,
	combout => \inst6|filtk~254_combout\);

-- Location: LCCOMB_X6_Y9_N18
\inst6|filtk~903\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~903_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[5]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))))) # (!\inst6|filter:n[3]~q\ & 
-- ((\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~903_combout\);

-- Location: LCCOMB_X6_Y9_N16
\inst6|filtk~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~255_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~221_combout\ & ((\inst6|filtk~903_combout\))) # (!\inst6|filtk~221_combout\ & (\inst6|filtk~254_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~254_combout\,
	datab => \inst6|filtk~903_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~221_combout\,
	combout => \inst6|filtk~255_combout\);

-- Location: LCCOMB_X14_Y9_N18
\inst6|filtk~904\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~904_combout\ = (\inst6|filtk~249_combout\) # ((\inst6|filtk~255_combout\ & (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|filtk~249_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~255_combout\,
	combout => \inst6|filtk~904_combout\);

-- Location: LCCOMB_X14_Y9_N22
\inst6|filtk[22]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[22]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~904_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~904_combout\,
	combout => \inst6|filtk[22]~SCLR_LUT_combout\);

-- Location: LCCOMB_X5_Y9_N24
\inst6|filtk~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~256_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~5_combout\) # ((\inst6|nn~0_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~256_combout\);

-- Location: LCCOMB_X6_Y9_N30
\inst6|filtk~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~257_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~257_combout\);

-- Location: LCCOMB_X6_Y9_N24
\inst6|filtk~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~258_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~221_combout\ & ((\inst6|filtk~257_combout\))) # (!\inst6|filtk~221_combout\ & (\inst6|filtk~256_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~256_combout\,
	datac => \inst6|filtk~257_combout\,
	datad => \inst6|filtk~221_combout\,
	combout => \inst6|filtk~258_combout\);

-- Location: LCCOMB_X14_Y9_N0
\inst6|filtk~905\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~905_combout\ = (\inst6|filtk~249_combout\) # ((\inst6|filtk~258_combout\ & (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|filtk~258_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~249_combout\,
	combout => \inst6|filtk~905_combout\);

-- Location: LCCOMB_X14_Y9_N4
\inst6|filtk[23]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[23]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~905_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~905_combout\,
	combout => \inst6|filtk[23]~SCLR_LUT_combout\);

-- Location: DSPMULT_X20_Y5_N1
\inst6|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y5_N3
\inst6|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X9_Y10_N12
\inst6|filtk~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~309_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~309_combout\);

-- Location: LCCOMB_X12_Y10_N4
\inst6|filtk~947\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~947_combout\ = (!\inst6|filtk~309_combout\ & (!\inst6|nn~3_combout\ & (\inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~309_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~947_combout\);

-- Location: LCCOMB_X11_Y10_N20
\inst6|filtk~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~383_combout\ = \inst6|filter:n[1]~q\ $ (\inst6|filter:n[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|filter:n[6]~q\,
	combout => \inst6|filtk~383_combout\);

-- Location: LCCOMB_X12_Y10_N28
\inst6|filtk~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~773_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~383_combout\ & ((!\inst6|nn~0_combout\))) # (!\inst6|filtk~383_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~383_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~773_combout\);

-- Location: LCCOMB_X12_Y10_N26
\inst6|filtk~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~774_combout\ = (\inst6|filtk~947_combout\) # ((!\inst6|nn~5_combout\ & ((\inst6|filtk~197_combout\) # (\inst6|filtk~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~197_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~947_combout\,
	datad => \inst6|filtk~773_combout\,
	combout => \inst6|filtk~774_combout\);

-- Location: LCCOMB_X10_Y11_N8
\inst6|filtk~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~771_combout\ = (\inst6|nn~0_combout\ & (((\inst6|nn~5_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~1_combout\) # (\inst6|filter:n[7]~q\ $ (\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~771_combout\);

-- Location: LCCOMB_X10_Y11_N12
\inst6|filtk~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~428_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filter:n[5]~q\ $ (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~428_combout\);

-- Location: LCCOMB_X10_Y11_N26
\inst6|filtk~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~772_combout\ = (\inst6|nn~3_combout\ & (\inst6|nn~0_combout\ & ((\inst6|filtk~428_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|filtk~771_combout\,
	datad => \inst6|filtk~428_combout\,
	combout => \inst6|filtk~772_combout\);

-- Location: LCCOMB_X11_Y9_N30
\inst6|filtk~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~775_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|nn~2_combout\ & ((\inst6|filtk~772_combout\))) # (!\inst6|nn~2_combout\ & (\inst6|filtk~774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~774_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~772_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~775_combout\);

-- Location: LCCOMB_X11_Y9_N0
\inst6|filtk~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~776_combout\ = (\inst6|nn~1_combout\ & (!\inst6|nn~0_combout\ & (\inst6|nn~5_combout\ $ (!\inst6|nn~2_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|nn~0_combout\ $ (((!\inst6|nn~5_combout\ & !\inst6|nn~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~776_combout\);

-- Location: LCCOMB_X11_Y9_N26
\inst6|filtk~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~777_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|filtk~775_combout\) # ((\inst6|nn~4_combout\ & \inst6|filtk~776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~775_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~776_combout\,
	combout => \inst6|filtk~777_combout\);

-- Location: LCCOMB_X11_Y6_N20
\inst6|filtk~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~403_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|filter:n[6]~q\ & (!\inst6|filter:n[8]~q\ & !\inst6|filter:n[9]~q\)) # (!\inst6|filter:n[6]~q\ & ((\inst6|filter:n[9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[8]~q\,
	datac => \inst6|filter:n[6]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|filtk~403_combout\);

-- Location: LCCOMB_X11_Y9_N6
\inst6|filtk~946\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~946_combout\ = (\inst6|filtk~403_combout\ & ((\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[5]~q\)) # (!\inst6|filtk~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filtk~403_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~185_combout\,
	combout => \inst6|filtk~946_combout\);

-- Location: LCCOMB_X11_Y10_N22
\inst6|filtk~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~274_combout\ = \inst6|filter:n[1]~q\ $ (\inst6|filter:n[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~274_combout\);

-- Location: LCCOMB_X12_Y7_N8
\inst6|filtk~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~762_combout\ = (\inst6|filtk~227_combout\ & ((\inst6|nn~0_combout\ & (!\inst6|filtk~230_combout\)) # (!\inst6|nn~0_combout\ & ((\inst6|filtk~274_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~230_combout\,
	datac => \inst6|filtk~227_combout\,
	datad => \inst6|filtk~274_combout\,
	combout => \inst6|filtk~762_combout\);

-- Location: LCCOMB_X11_Y9_N24
\inst6|filtk~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~763_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & (!\inst6|nn~1_combout\ & !\inst6|nn~0_combout\)) # (!\inst6|nn~5_combout\ & (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~763_combout\);

-- Location: LCCOMB_X11_Y9_N22
\inst6|filtk~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~764_combout\ = (\inst6|nn~3_combout\ & (\inst6|nn~4_combout\ & ((\inst6|filtk~762_combout\) # (\inst6|filtk~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~762_combout\,
	datad => \inst6|filtk~763_combout\,
	combout => \inst6|filtk~764_combout\);

-- Location: LCCOMB_X10_Y7_N10
\inst6|filtk~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~387_combout\ = \inst6|filter:n[0]~q\ $ (\inst6|filter:n[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~387_combout\);

-- Location: LCCOMB_X12_Y13_N4
\inst6|filtk~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~765_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~387_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|nn~1_combout\ & ((!\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~387_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~765_combout\);

-- Location: LCCOMB_X11_Y9_N8
\inst6|filtk~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~766_combout\ = (\inst6|filtk~765_combout\) # ((\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|filtk~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~244_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~765_combout\,
	combout => \inst6|filtk~766_combout\);

-- Location: LCCOMB_X11_Y9_N14
\inst6|filtk~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~767_combout\ = (\inst6|filtk~764_combout\) # ((\inst6|nn~2_combout\ & (\inst6|filtk~766_combout\ & \inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~764_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~766_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~767_combout\);

-- Location: LCCOMB_X12_Y11_N30
\inst6|filtk~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~268_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ & \inst6|filter:n[5]~q\)) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[2]~q\ & !\inst6|filter:n[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~268_combout\);

-- Location: LCCOMB_X11_Y9_N20
\inst6|filtk~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~768_combout\ = (\inst6|filtk~309_combout\ & (!\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & !\inst6|nn~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~309_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~768_combout\);

-- Location: LCCOMB_X11_Y9_N2
\inst6|filtk~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~769_combout\ = (\inst6|filtk~268_combout\ & ((\inst6|filtk~768_combout\) # ((!\inst6|nn~3_combout\ & !\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~268_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~768_combout\,
	combout => \inst6|filtk~769_combout\);

-- Location: LCCOMB_X11_Y9_N28
\inst6|filtk~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~770_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~946_combout\) # ((\inst6|filtk~767_combout\) # (\inst6|filtk~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~946_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~767_combout\,
	datad => \inst6|filtk~769_combout\,
	combout => \inst6|filtk~770_combout\);

-- Location: LCCOMB_X10_Y12_N20
\inst6|filtk~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~339_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\)))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[3]~q\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~339_combout\);

-- Location: LCCOMB_X10_Y6_N2
\inst6|filtk~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~502_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[3]~q\))) # (!\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[3]~q\) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~502_combout\);

-- Location: LCCOMB_X10_Y8_N4
\inst6|filtk~927\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~927_combout\ = \inst6|filter:n[3]~q\ $ (((\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~927_combout\);

-- Location: LCCOMB_X10_Y12_N22
\inst6|filtk~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~760_combout\ = (\inst6|nn~5_combout\ & (!\inst6|filtk~339_combout\ & (\inst6|filtk~502_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~339_combout\,
	datac => \inst6|filtk~502_combout\,
	datad => \inst6|filtk~927_combout\,
	combout => \inst6|filtk~760_combout\);

-- Location: LCCOMB_X8_Y6_N6
\inst6|filtk~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~753_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~211_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~211_combout\,
	combout => \inst6|filtk~753_combout\);

-- Location: LCCOMB_X9_Y10_N24
\inst6|filtk~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~751_combout\ = (\inst6|filter:n[3]~q\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~751_combout\);

-- Location: LCCOMB_X8_Y6_N24
\inst6|filtk~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~752_combout\ = ((\inst6|LessThan1~0_combout\ & (!\inst6|filtk~751_combout\ & !\inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~751_combout\ & \inst6|filter:n[0]~q\))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filtk~751_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~752_combout\);

-- Location: LCCOMB_X9_Y10_N22
\inst6|filtk~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~749_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\ & (!\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[5]~q\ & ((!\inst6|LessThan1~0_combout\))))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\))) 
-- # (!\inst6|filter:n[5]~q\ & (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~749_combout\);

-- Location: LCCOMB_X6_Y10_N24
\inst6|filtk~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~526_combout\ = (\inst6|filter:n[2]~q\ & (((\inst6|filter:n[0]~q\ & !\inst6|filter:n[5]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # ((!\inst6|filter:n[0]~q\ & \inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~526_combout\);

-- Location: LCCOMB_X6_Y10_N14
\inst6|filtk~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~527_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & ((!\inst6|filtk~526_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~207_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~526_combout\,
	combout => \inst6|filtk~527_combout\);

-- Location: LCCOMB_X7_Y6_N22
\inst6|filtk~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~750_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~527_combout\ & (\inst6|filtk~749_combout\)) # (!\inst6|filtk~527_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~749_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~527_combout\,
	combout => \inst6|filtk~750_combout\);

-- Location: LCCOMB_X8_Y6_N0
\inst6|filtk~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~754_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~750_combout\)))) # (!\inst6|nn~3_combout\ & (!\inst6|filtk~753_combout\ & (\inst6|filtk~752_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~753_combout\,
	datab => \inst6|filtk~752_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~750_combout\,
	combout => \inst6|filtk~754_combout\);

-- Location: LCCOMB_X10_Y8_N14
\inst6|filtk~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~757_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\))))) # (!\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- ((!\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~757_combout\);

-- Location: LCCOMB_X10_Y8_N22
\inst6|filtk~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~635_combout\ = (\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[0]~q\ & !\inst6|filter:n[3]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # ((\inst6|filter:n[0]~q\ & \inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~635_combout\);

-- Location: LCCOMB_X10_Y8_N24
\inst6|filtk~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~756_combout\ = (\inst6|nn~5_combout\ & (((\inst6|nn~3_combout\)) # (!\inst6|filtk~635_combout\))) # (!\inst6|nn~5_combout\ & (((!\inst6|nn~6_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~635_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~756_combout\);

-- Location: LCCOMB_X10_Y8_N28
\inst6|filtk~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~758_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~756_combout\ & ((\inst6|filtk~757_combout\))) # (!\inst6|filtk~756_combout\ & (\inst6|filtk~250_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~250_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~757_combout\,
	datad => \inst6|filtk~756_combout\,
	combout => \inst6|filtk~758_combout\);

-- Location: LCCOMB_X9_Y8_N0
\inst6|filtk~945\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~945_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~758_combout\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filtk~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filtk~758_combout\,
	combout => \inst6|filtk~945_combout\);

-- Location: LCCOMB_X11_Y9_N4
\inst6|filtk~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~759_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~4_combout\) # ((\inst6|filtk~754_combout\)))) # (!\inst6|nn~1_combout\ & (!\inst6|nn~4_combout\ & ((\inst6|filtk~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~754_combout\,
	datad => \inst6|filtk~945_combout\,
	combout => \inst6|filtk~759_combout\);

-- Location: LCCOMB_X9_Y6_N20
\inst6|filtk~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~352_combout\ = \inst6|filter:n[5]~q\ $ (\inst6|filter:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~352_combout\);

-- Location: LCCOMB_X12_Y9_N26
\inst6|filtk~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~747_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\) # ((\inst6|nn~5_combout\ & \inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~747_combout\);

-- Location: LCCOMB_X11_Y9_N10
\inst6|filtk~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~748_combout\ = (\inst6|filtk~747_combout\) # ((\inst6|nn~2_combout\ & ((!\inst6|filtk~352_combout\) # (!\inst6|filtk~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~239_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~352_combout\,
	datad => \inst6|filtk~747_combout\,
	combout => \inst6|filtk~748_combout\);

-- Location: LCCOMB_X11_Y9_N18
\inst6|filtk~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~761_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~759_combout\ & (\inst6|filtk~760_combout\)) # (!\inst6|filtk~759_combout\ & ((!\inst6|filtk~748_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~760_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~759_combout\,
	datad => \inst6|filtk~748_combout\,
	combout => \inst6|filtk~761_combout\);

-- Location: LCCOMB_X11_Y9_N16
\inst6|filtk~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~778_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~777_combout\) # ((\inst6|filtk~770_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~777_combout\,
	datab => \inst6|filtk~770_combout\,
	datac => \inst6|nn~7_combout\,
	datad => \inst6|filtk~761_combout\,
	combout => \inst6|filtk~778_combout\);

-- Location: LCCOMB_X19_Y9_N14
\inst6|filtk[12]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[12]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~778_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~778_combout\,
	combout => \inst6|filtk[12]~SCLR_LUT_combout\);

-- Location: LCCOMB_X12_Y7_N22
\inst6|filtk~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~802_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~5_combout\) # (!\inst6|nn~1_combout\)) # (!\inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~802_combout\);

-- Location: LCCOMB_X13_Y9_N28
\inst6|filtk~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~405_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ & \inst6|filter:n[1]~q\)) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\ & !\inst6|filter:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~405_combout\);

-- Location: LCCOMB_X12_Y7_N20
\inst6|filtk~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~803_combout\ = (\inst6|filtk~802_combout\) # ((!\inst6|nn~4_combout\ & (\inst6|filtk~268_combout\ & !\inst6|filtk~405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~268_combout\,
	datac => \inst6|filtk~802_combout\,
	datad => \inst6|filtk~405_combout\,
	combout => \inst6|filtk~803_combout\);

-- Location: LCCOMB_X12_Y7_N10
\inst6|filtk~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~800_combout\ = (!\inst6|nn~2_combout\ & (((\inst6|nn~1_combout\) # (\inst6|nn~5_combout\)) # (!\inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~800_combout\);

-- Location: LCCOMB_X12_Y7_N0
\inst6|filtk~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~801_combout\ = (\inst6|filtk~800_combout\) # ((\inst6|filtk~227_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|filtk~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~230_combout\,
	datac => \inst6|filtk~227_combout\,
	datad => \inst6|filtk~800_combout\,
	combout => \inst6|filtk~801_combout\);

-- Location: LCCOMB_X12_Y7_N30
\inst6|filtk~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~804_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~801_combout\) # ((\inst6|filtk~803_combout\ & \inst6|filter:n[7]~q\)))) # (!\inst6|nn~4_combout\ & (\inst6|filtk~803_combout\ & (\inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~803_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~801_combout\,
	combout => \inst6|filtk~804_combout\);

-- Location: LCCOMB_X12_Y7_N24
\inst6|filtk~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~805_combout\ = (\inst6|nn~5_combout\ & (((\inst6|nn~0_combout\)))) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~202_combout\ & (!\inst6|nn~2_combout\)) # (!\inst6|filtk~202_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~202_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~805_combout\);

-- Location: LCCOMB_X12_Y7_N6
\inst6|filtk~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~806_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~5_combout\ $ ((\inst6|filtk~805_combout\)))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|filtk~185_combout\)) # (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~805_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~185_combout\,
	combout => \inst6|filtk~806_combout\);

-- Location: LCCOMB_X12_Y7_N12
\inst6|filtk~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~807_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~804_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~806_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~804_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~806_combout\,
	combout => \inst6|filtk~807_combout\);

-- Location: LCCOMB_X9_Y10_N30
\inst6|filtk~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~259_combout\ = \inst6|filter:n[0]~q\ $ (\inst6|filter:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~259_combout\);

-- Location: LCCOMB_X8_Y8_N12
\inst6|filtk~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~539_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\)) # 
-- (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~539_combout\);

-- Location: LCCOMB_X9_Y7_N12
\inst6|filtk~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~788_combout\ = (\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\ & (\inst6|filtk~259_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~259_combout\,
	datad => \inst6|filtk~539_combout\,
	combout => \inst6|filtk~788_combout\);

-- Location: LCCOMB_X13_Y7_N20
\inst6|filtk~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~779_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\ & (\inst6|nn~5_combout\)) # (!\inst6|nn~6_combout\ & ((!\inst6|nn~2_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & ((!\inst6|nn~6_combout\))) # 
-- (!\inst6|nn~2_combout\ & (!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~779_combout\);

-- Location: LCCOMB_X10_Y8_N6
\inst6|filtk~949\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~949_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[3]~q\)))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~949_combout\);

-- Location: LCCOMB_X10_Y8_N30
\inst6|filtk~928\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~928_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[3]~q\) # (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[2]~q\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~928_combout\);

-- Location: LCCOMB_X10_Y8_N16
\inst6|filtk~939\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~939_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\) # (!\inst6|LessThan1~0_combout\))))) # (!\inst6|filter:n[2]~q\ & 
-- ((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~939_combout\);

-- Location: LCCOMB_X10_Y8_N20
\inst6|filtk~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~785_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~928_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~939_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~928_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~939_combout\,
	combout => \inst6|filtk~785_combout\);

-- Location: LCCOMB_X10_Y8_N26
\inst6|filtk~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~784_combout\ = (\inst6|filter:n[3]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~784_combout\);

-- Location: LCCOMB_X10_Y8_N2
\inst6|filtk~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~786_combout\ = (\inst6|filtk~785_combout\ & (((\inst6|filtk~784_combout\) # (!\inst6|nn~3_combout\)))) # (!\inst6|filtk~785_combout\ & (\inst6|nn~3_combout\ & ((\inst6|filtk~949_combout\) # (!\inst6|filtk~784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~949_combout\,
	datab => \inst6|filtk~785_combout\,
	datac => \inst6|filtk~784_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~786_combout\);

-- Location: LCCOMB_X9_Y8_N30
\inst6|filtk~950\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~950_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~786_combout\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filtk~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filtk~786_combout\,
	combout => \inst6|filtk~950_combout\);

-- Location: LCCOMB_X8_Y6_N10
\inst6|filtk~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~734_combout\ = (\inst6|nn~6_combout\ & (\inst6|nn~5_combout\ & ((\inst6|nn~2_combout\) # (\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & (\inst6|nn~5_combout\ $ (((!\inst6|filter:n[7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~734_combout\);

-- Location: LCCOMB_X10_Y12_N10
\inst6|filtk~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~530_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[3]~q\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- ((\inst6|filter:n[3]~q\))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~530_combout\);

-- Location: LCCOMB_X10_Y12_N6
\inst6|filtk~915\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~915_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[3]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~915_combout\);

-- Location: LCCOMB_X10_Y10_N10
\inst6|filtk~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~782_combout\ = (\inst6|filtk~734_combout\ & (((!\inst6|filtk~530_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|filtk~734_combout\ & (\inst6|filter:n[7]~q\ & ((!\inst6|filtk~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~734_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~530_combout\,
	datad => \inst6|filtk~915_combout\,
	combout => \inst6|filtk~782_combout\);

-- Location: LCCOMB_X13_Y7_N30
\inst6|filtk~948\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~948_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~948_combout\);

-- Location: LCCOMB_X9_Y6_N16
\inst6|filtk~933\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~933_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\ $ (!\inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[5]~q\ $ (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~933_combout\);

-- Location: LCCOMB_X9_Y6_N2
\inst6|filtk~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~780_combout\ = (\inst6|nn~6_combout\ & (\inst6|filter:n[7]~q\)) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & ((\inst6|filtk~933_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~207_combout\,
	datad => \inst6|filtk~933_combout\,
	combout => \inst6|filtk~780_combout\);

-- Location: LCCOMB_X13_Y7_N14
\inst6|filtk~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~781_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~780_combout\ & (\inst6|filtk~948_combout\)) # (!\inst6|filtk~780_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~948_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~780_combout\,
	combout => \inst6|filtk~781_combout\);

-- Location: LCCOMB_X9_Y7_N20
\inst6|filtk~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~783_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~781_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~782_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datac => \inst6|filtk~782_combout\,
	datad => \inst6|filtk~781_combout\,
	combout => \inst6|filtk~783_combout\);

-- Location: LCCOMB_X9_Y7_N2
\inst6|filtk~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~787_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((\inst6|filtk~783_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~950_combout\,
	datad => \inst6|filtk~783_combout\,
	combout => \inst6|filtk~787_combout\);

-- Location: LCCOMB_X9_Y7_N10
\inst6|filtk~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~789_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~787_combout\ & (\inst6|filtk~788_combout\)) # (!\inst6|filtk~787_combout\ & ((\inst6|filtk~779_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~788_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~779_combout\,
	datad => \inst6|filtk~787_combout\,
	combout => \inst6|filtk~789_combout\);

-- Location: LCCOMB_X9_Y11_N22
\inst6|filtk~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~797_combout\ = (\inst6|filter:n[5]~q\ & (((\inst6|filter:n[2]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[1]~q\) # ((!\inst6|filter:n[2]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~797_combout\);

-- Location: LCCOMB_X9_Y11_N24
\inst6|filtk~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~798_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filtk~797_combout\ & (\inst6|filter:n[5]~q\)) # (!\inst6|filtk~797_combout\ & ((\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filtk~797_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~798_combout\);

-- Location: LCCOMB_X9_Y11_N28
\inst6|filtk~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~794_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\ & (\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\ & ((!\inst6|filter:n[7]~q\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\ & ((!\inst6|filter:n[7]~q\))) # 
-- (!\inst6|filter:n[1]~q\ & (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~794_combout\);

-- Location: LCCOMB_X9_Y11_N14
\inst6|filtk~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~795_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~268_combout\ & \inst6|filtk~794_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~268_combout\,
	datad => \inst6|filtk~794_combout\,
	combout => \inst6|filtk~795_combout\);

-- Location: LCCOMB_X12_Y13_N14
\inst6|filtk~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~792_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|nn~1_combout\ & ((!\inst6|nn~0_combout\) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~792_combout\);

-- Location: LCCOMB_X9_Y10_N26
\inst6|filtk~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~471_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[5]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~471_combout\);

-- Location: LCCOMB_X12_Y13_N2
\inst6|filtk~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~790_combout\ = (\inst6|nn~2_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~1_combout\)))) # (!\inst6|nn~2_combout\ & (\inst6|filtk~471_combout\ & ((\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~471_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~790_combout\);

-- Location: LCCOMB_X12_Y13_N12
\inst6|filtk~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~791_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~790_combout\ & ((\inst6|nn~1_combout\) # (\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~790_combout\,
	combout => \inst6|filtk~791_combout\);

-- Location: LCCOMB_X12_Y13_N8
\inst6|filtk~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~793_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~791_combout\) # ((\inst6|filtk~792_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~792_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~791_combout\,
	combout => \inst6|filtk~793_combout\);

-- Location: LCCOMB_X9_Y11_N20
\inst6|filtk~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~796_combout\ = (\inst6|filtk~795_combout\) # ((\inst6|filtk~793_combout\) # ((\inst6|filtk~192_combout\ & \inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~192_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~795_combout\,
	datad => \inst6|filtk~793_combout\,
	combout => \inst6|filtk~796_combout\);

-- Location: LCCOMB_X9_Y11_N6
\inst6|filtk~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~799_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|nn~4_combout\ & (!\inst6|filtk~798_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~796_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~798_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~796_combout\,
	combout => \inst6|filtk~799_combout\);

-- Location: LCCOMB_X12_Y7_N14
\inst6|filtk~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~808_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~807_combout\) # ((\inst6|filtk~799_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~807_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~789_combout\,
	datad => \inst6|filtk~799_combout\,
	combout => \inst6|filtk~808_combout\);

-- Location: LCCOMB_X19_Y7_N30
\inst6|filtk[13]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[13]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~808_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~808_combout\,
	combout => \inst6|filtk[13]~SCLR_LUT_combout\);

-- Location: LCCOMB_X9_Y11_N8
\inst6|filtk~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~819_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[1]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[1]~q\ & (!\inst6|filter:n[5]~q\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[1]~q\ & 
-- (!\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[1]~q\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~819_combout\);

-- Location: LCCOMB_X9_Y11_N16
\inst6|filtk~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~817_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & ((\inst6|filter:n[7]~q\) # (!\inst6|nn~1_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|filter:n[7]~q\ & ((\inst6|nn~1_combout\))) # (!\inst6|filter:n[7]~q\ & 
-- (\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~817_combout\);

-- Location: LCCOMB_X9_Y11_N4
\inst6|filtk~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~815_combout\ = (\inst6|nn~5_combout\) # ((\inst6|nn~0_combout\ & ((!\inst6|nn~1_combout\) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~0_combout\ & ((\inst6|filter:n[7]~q\) # (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~815_combout\);

-- Location: LCCOMB_X9_Y11_N30
\inst6|filtk~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~816_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~192_combout\) # ((!\inst6|nn~3_combout\ & \inst6|filtk~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~192_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~815_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~816_combout\);

-- Location: LCCOMB_X12_Y7_N16
\inst6|filtk~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~814_combout\ = (\inst6|nn~5_combout\ & (!\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~814_combout\);

-- Location: LCCOMB_X9_Y11_N10
\inst6|filtk~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~818_combout\ = (\inst6|filtk~816_combout\) # ((\inst6|filtk~814_combout\) # ((\inst6|filtk~268_combout\ & \inst6|filtk~817_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~268_combout\,
	datab => \inst6|filtk~817_combout\,
	datac => \inst6|filtk~816_combout\,
	datad => \inst6|filtk~814_combout\,
	combout => \inst6|filtk~818_combout\);

-- Location: LCCOMB_X9_Y11_N18
\inst6|filtk~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~820_combout\ = (\inst6|nn~4_combout\ & (\inst6|filter:n[0]~q\ $ ((\inst6|filtk~819_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filtk~819_combout\,
	datad => \inst6|filtk~818_combout\,
	combout => \inst6|filtk~820_combout\);

-- Location: LCCOMB_X8_Y10_N0
\inst6|filtk~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~263_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[1]~q\ & (((!\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\)) # 
-- (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~263_combout\);

-- Location: LCCOMB_X10_Y7_N22
\inst6|filtk~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~728_combout\ = ((\inst6|filter:n[7]~q\ & (\inst6|filtk~387_combout\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~185_combout\)))) # (!\inst6|nn~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~387_combout\,
	datab => \inst6|filtk~185_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~728_combout\);

-- Location: LCCOMB_X10_Y7_N28
\inst6|filtk~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~812_combout\ = ((!\inst6|nn~5_combout\ & ((!\inst6|filtk~263_combout\) # (!\inst6|filter:n[7]~q\)))) # (!\inst6|filtk~728_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~263_combout\,
	datac => \inst6|filtk~728_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~812_combout\);

-- Location: LCCOMB_X11_Y11_N2
\inst6|filtk~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~809_combout\ = (\inst6|filter:n[7]~q\) # ((!\inst6|nn~0_combout\ & (\inst6|nn~4_combout\ & !\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~809_combout\);

-- Location: LCCOMB_X11_Y11_N20
\inst6|filtk~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~810_combout\ = (\inst6|filtk~274_combout\ & (\inst6|nn~0_combout\ & ((!\inst6|nn~2_combout\) # (!\inst6|filter:n[7]~q\)))) # (!\inst6|filtk~274_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~274_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~810_combout\);

-- Location: LCCOMB_X11_Y11_N18
\inst6|filtk~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~811_combout\ = (\inst6|filtk~188_combout\ & ((\inst6|filtk~809_combout\) # ((\inst6|nn~4_combout\ & \inst6|filtk~810_combout\)))) # (!\inst6|filtk~188_combout\ & (((\inst6|nn~4_combout\ & \inst6|filtk~810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~188_combout\,
	datab => \inst6|filtk~809_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~810_combout\,
	combout => \inst6|filtk~811_combout\);

-- Location: LCCOMB_X11_Y11_N24
\inst6|filtk~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~813_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & ((\inst6|filtk~811_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~812_combout\,
	datad => \inst6|filtk~811_combout\,
	combout => \inst6|filtk~813_combout\);

-- Location: LCCOMB_X11_Y11_N22
\inst6|filtk~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~821_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~813_combout\) # ((\inst6|filtk~820_combout\ & !\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~820_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~813_combout\,
	combout => \inst6|filtk~821_combout\);

-- Location: LCCOMB_X11_Y8_N24
\inst6|filtk~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~832_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\))) # (!\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\)))) # (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\) # ((\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~832_combout\);

-- Location: LCCOMB_X8_Y8_N28
\inst6|filtk~952\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~952_combout\ = (\inst6|filter:n[3]~q\ & (\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[3]~q\ & (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~952_combout\);

-- Location: LCCOMB_X7_Y8_N10
\inst6|filtk~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~828_combout\ = ((\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|nn~0_combout\)))) # (!\inst6|filtk~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~828_combout\);

-- Location: LCCOMB_X7_Y8_N4
\inst6|filtk~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~829_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[0]~q\ & (((!\inst6|filter:n[5]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~829_combout\);

-- Location: LCCOMB_X7_Y8_N2
\inst6|filtk~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~830_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~828_combout\)) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~829_combout\ & \inst6|filtk~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~828_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~829_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~830_combout\);

-- Location: LCCOMB_X8_Y8_N14
\inst6|filtk~953\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~953_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~952_combout\) # ((\inst6|filtk~830_combout\)))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|filtk~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~952_combout\,
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filtk~830_combout\,
	combout => \inst6|filtk~953_combout\);

-- Location: LCCOMB_X8_Y9_N30
\inst6|filtk~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~825_combout\ = \inst6|filter:n[0]~q\ $ (((\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[3]~q\ & (\inst6|LessThan1~0_combout\ & \inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~825_combout\);

-- Location: LCCOMB_X8_Y9_N14
\inst6|filtk~951\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~951_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))))) # (!\inst6|filter:n[3]~q\ & 
-- ((\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~951_combout\);

-- Location: LCCOMB_X8_Y9_N8
\inst6|filtk~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~826_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~734_combout\ & (\inst6|filtk~825_combout\)) # (!\inst6|filtk~734_combout\ & ((\inst6|filtk~951_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~825_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~951_combout\,
	datad => \inst6|filtk~734_combout\,
	combout => \inst6|filtk~826_combout\);

-- Location: LCCOMB_X9_Y6_N12
\inst6|filtk~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~569_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~569_combout\);

-- Location: LCCOMB_X9_Y6_N18
\inst6|filtk~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~570_combout\ = (\inst6|nn~6_combout\ & (\inst6|filter:n[7]~q\)) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & ((\inst6|filtk~569_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~207_combout\,
	datad => \inst6|filtk~569_combout\,
	combout => \inst6|filtk~570_combout\);

-- Location: LCCOMB_X8_Y7_N22
\inst6|filtk~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~823_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # ((\inst6|filter:n[5]~q\ & !\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[5]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~823_combout\);

-- Location: LCCOMB_X8_Y9_N0
\inst6|filtk~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~824_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~570_combout\ & ((\inst6|filtk~823_combout\))) # (!\inst6|filtk~570_combout\ & (!\inst6|nn~5_combout\)))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~570_combout\,
	datad => \inst6|filtk~823_combout\,
	combout => \inst6|filtk~824_combout\);

-- Location: LCCOMB_X8_Y9_N6
\inst6|filtk~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~827_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~824_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~826_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~826_combout\,
	datad => \inst6|filtk~824_combout\,
	combout => \inst6|filtk~827_combout\);

-- Location: LCCOMB_X9_Y8_N12
\inst6|filtk~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~831_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((\inst6|filtk~827_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~953_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~827_combout\,
	combout => \inst6|filtk~831_combout\);

-- Location: LCCOMB_X11_Y8_N18
\inst6|filtk~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~822_combout\ = (\inst6|nn~0_combout\ & (((!\inst6|nn~2_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\ & (\inst6|nn~5_combout\ & !\inst6|nn~2_combout\)) # (!\inst6|nn~6_combout\ & ((\inst6|nn~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~822_combout\);

-- Location: LCCOMB_X11_Y8_N10
\inst6|filtk~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~833_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~831_combout\ & (\inst6|filtk~832_combout\)) # (!\inst6|filtk~831_combout\ & ((\inst6|filtk~822_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~832_combout\,
	datac => \inst6|filtk~831_combout\,
	datad => \inst6|filtk~822_combout\,
	combout => \inst6|filtk~833_combout\);

-- Location: LCCOMB_X11_Y8_N30
\inst6|filtk~954\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~954_combout\ = (\inst6|filtk~821_combout\) # ((\inst6|filtk~833_combout\ & (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~821_combout\,
	datad => \inst6|filtk~833_combout\,
	combout => \inst6|filtk~954_combout\);

-- Location: LCCOMB_X19_Y6_N22
\inst6|filtk[14]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[14]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~954_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~954_combout\,
	combout => \inst6|filtk[14]~SCLR_LUT_combout\);

-- Location: LCCOMB_X13_Y8_N0
\inst6|filtk~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~414_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[5]~q\ & !\inst6|filter:n[1]~q\)) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & \inst6|filter:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~414_combout\);

-- Location: LCCOMB_X11_Y11_N28
\inst6|filtk~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~848_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|filtk~274_combout\ & (!\inst6|nn~0_combout\ & \inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~274_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~848_combout\);

-- Location: LCCOMB_X11_Y11_N26
\inst6|filtk~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~849_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~848_combout\) # ((\inst6|filtk~205_combout\ & !\inst6|filtk~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~205_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~414_combout\,
	datad => \inst6|filtk~848_combout\,
	combout => \inst6|filtk~849_combout\);

-- Location: LCCOMB_X11_Y11_N12
\inst6|filtk~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~850_combout\ = (\inst6|filter:n[7]~q\) # ((\inst6|nn~0_combout\ & (\inst6|nn~4_combout\ & !\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~850_combout\);

-- Location: LCCOMB_X11_Y11_N6
\inst6|filtk~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~851_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~849_combout\) # ((\inst6|filtk~188_combout\ & \inst6|filtk~850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~188_combout\,
	datac => \inst6|filtk~849_combout\,
	datad => \inst6|filtk~850_combout\,
	combout => \inst6|filtk~851_combout\);

-- Location: LCCOMB_X13_Y8_N12
\inst6|filtk~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~397_combout\ = \inst6|filter:n[2]~q\ $ (((\inst6|filter:n[1]~q\ & (\inst6|LessThan1~0_combout\ & !\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~397_combout\);

-- Location: LCCOMB_X13_Y8_N4
\inst6|filtk~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~846_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~846_combout\);

-- Location: LCCOMB_X13_Y8_N26
\inst6|filtk~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~398_combout\ = (\inst6|filter:n[2]~q\ & (((\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\) # ((\inst6|LessThan1~0_combout\) # 
-- (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~398_combout\);

-- Location: LCCOMB_X13_Y8_N18
\inst6|filtk~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~845_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~398_combout\ & (!\inst6|nn~5_combout\))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|filtk~185_combout\) # (!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~398_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~185_combout\,
	combout => \inst6|filtk~845_combout\);

-- Location: LCCOMB_X13_Y8_N14
\inst6|filtk~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~847_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~845_combout\) # ((!\inst6|filtk~397_combout\ & \inst6|filtk~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~397_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~846_combout\,
	datad => \inst6|filtk~845_combout\,
	combout => \inst6|filtk~847_combout\);

-- Location: LCCOMB_X13_Y8_N2
\inst6|filtk~955\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~955_combout\ = (\inst6|filtk~851_combout\ & (\inst6|filter:n[3]~q\ $ (((\inst6|LessThan1~0_combout\))))) # (!\inst6|filtk~851_combout\ & (\inst6|filtk~847_combout\ & (\inst6|filter:n[3]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filtk~851_combout\,
	datac => \inst6|filtk~847_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~955_combout\);

-- Location: LCCOMB_X14_Y8_N26
\inst6|filtk~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~852_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~201_combout\) # ((\inst6|filtk~202_combout\ & \inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~202_combout\,
	datab => \inst6|filtk~201_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~852_combout\);

-- Location: LCCOMB_X10_Y10_N28
\inst6|filtk~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~853_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~3_combout\) # ((\inst6|nn~1_combout\)))) # (!\inst6|filter:n[7]~q\ & (\inst6|nn~3_combout\ & (\inst6|filtk~244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~244_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~853_combout\);

-- Location: LCCOMB_X10_Y10_N26
\inst6|filtk~957\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~957_combout\ = (\inst6|filtk~853_combout\ & (\inst6|filter:n[5]~q\ $ (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~853_combout\,
	combout => \inst6|filtk~957_combout\);

-- Location: LCCOMB_X7_Y7_N12
\inst6|filtk~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~708_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~230_combout\ & (!\inst6|filter:n[7]~q\)) # (!\inst6|filtk~230_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~230_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~708_combout\);

-- Location: LCCOMB_X10_Y10_N4
\inst6|filtk~956\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~956_combout\ = (\inst6|filtk~192_combout\ & (\inst6|LessThan1~0_combout\ $ ((\inst6|filter:n[2]~q\)))) # (!\inst6|filtk~192_combout\ & (\inst6|filtk~708_combout\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filtk~192_combout\,
	datad => \inst6|filtk~708_combout\,
	combout => \inst6|filtk~956_combout\);

-- Location: LCCOMB_X10_Y12_N0
\inst6|filtk~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~854_combout\ = (\inst6|nn~5_combout\ & (!\inst6|nn~3_combout\ & ((\inst6|filtk~387_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~387_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~854_combout\);

-- Location: LCCOMB_X10_Y10_N18
\inst6|filtk~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~855_combout\ = (\inst6|filtk~956_combout\) # ((!\inst6|nn~2_combout\ & ((\inst6|filtk~957_combout\) # (\inst6|filtk~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~957_combout\,
	datab => \inst6|filtk~956_combout\,
	datac => \inst6|filtk~854_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~855_combout\);

-- Location: LCCOMB_X14_Y8_N8
\inst6|filtk~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~856_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|filtk~852_combout\) # ((!\inst6|nn~4_combout\ & \inst6|filtk~855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~852_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~855_combout\,
	combout => \inst6|filtk~856_combout\);

-- Location: LCCOMB_X5_Y9_N2
\inst6|filtk~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~842_combout\ = (\inst6|nn~5_combout\ & ((\inst6|nn~6_combout\) # ((\inst6|nn~0_combout\) # (!\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~842_combout\);

-- Location: LCCOMB_X8_Y9_N10
\inst6|filtk~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~285_combout\ = \inst6|filter:n[0]~q\ $ (\inst6|filter:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~285_combout\);

-- Location: LCCOMB_X5_Y9_N8
\inst6|filtk~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~843_combout\ = (\inst6|filtk~842_combout\) # ((!\inst6|nn~5_combout\ & ((!\inst6|nn~2_combout\) # (!\inst6|filtk~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~842_combout\,
	datac => \inst6|filtk~285_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~843_combout\);

-- Location: LCCOMB_X12_Y8_N14
\inst6|filtk~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~834_combout\ = (\inst6|filter:n[3]~q\ & (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[3]~q\ & (!\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~834_combout\);

-- Location: LCCOMB_X13_Y8_N24
\inst6|filtk~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~835_combout\ = (\inst6|nn~5_combout\ & ((\inst6|filtk~834_combout\) # ((!\inst6|nn~6_combout\ & \inst6|filtk~268_combout\)))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\ & (\inst6|filtk~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~268_combout\,
	datad => \inst6|filtk~834_combout\,
	combout => \inst6|filtk~835_combout\);

-- Location: LCCOMB_X9_Y8_N18
\inst6|filtk~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~755_combout\ = (!\inst6|filtk~219_combout\ & !\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~755_combout\);

-- Location: LCCOMB_X6_Y8_N6
\inst6|filtk~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~838_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & ((!\inst6|nn~6_combout\))) # (!\inst6|nn~2_combout\ & (\inst6|nn~5_combout\)))) # (!\inst6|nn~0_combout\ & (\inst6|nn~5_combout\ $ ((\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~838_combout\);

-- Location: LCCOMB_X9_Y8_N20
\inst6|filtk~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~839_combout\ = (\inst6|nn~1_combout\ & ((\inst6|filtk~212_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~838_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|filter:n[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~212_combout\,
	datad => \inst6|filtk~838_combout\,
	combout => \inst6|filtk~839_combout\);

-- Location: LCCOMB_X12_Y8_N12
\inst6|filtk~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~836_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & (\inst6|nn~6_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|nn~0_combout\))))) # (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|nn~0_combout\))) # 
-- (!\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\ & \inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~836_combout\);

-- Location: LCCOMB_X9_Y8_N2
\inst6|filtk~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~837_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~1_combout\) # (\inst6|filtk~257_combout\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~836_combout\ & (!\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~836_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~257_combout\,
	combout => \inst6|filtk~837_combout\);

-- Location: LCCOMB_X9_Y8_N14
\inst6|filtk~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~840_combout\ = (\inst6|nn~1_combout\ & ((\inst6|filtk~837_combout\ & ((\inst6|filtk~210_combout\))) # (!\inst6|filtk~837_combout\ & (\inst6|filtk~839_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~839_combout\ & 
-- ((\inst6|filtk~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~839_combout\,
	datac => \inst6|filtk~210_combout\,
	datad => \inst6|filtk~837_combout\,
	combout => \inst6|filtk~840_combout\);

-- Location: LCCOMB_X14_Y8_N6
\inst6|filtk~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~841_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~840_combout\) # ((\inst6|filtk~755_combout\ & !\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~755_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~840_combout\,
	combout => \inst6|filtk~841_combout\);

-- Location: LCCOMB_X14_Y8_N28
\inst6|filtk~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~844_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~841_combout\ & (\inst6|filtk~843_combout\)) # (!\inst6|filtk~841_combout\ & ((\inst6|filtk~835_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~843_combout\,
	datab => \inst6|filtk~835_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~841_combout\,
	combout => \inst6|filtk~844_combout\);

-- Location: LCCOMB_X14_Y8_N10
\inst6|filtk~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~857_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~955_combout\) # ((\inst6|filtk~856_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~955_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~856_combout\,
	datad => \inst6|filtk~844_combout\,
	combout => \inst6|filtk~857_combout\);

-- Location: LCCOMB_X14_Y8_N16
\inst6|filtk[15]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[15]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~857_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~857_combout\,
	combout => \inst6|filtk[15]~SCLR_LUT_combout\);

-- Location: LCCOMB_X8_Y7_N0
\inst6|filtk~866\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~866_combout\ = (\inst6|filter:n[5]~q\ & (((!\inst6|filter:n[0]~q\ & \inst6|filter:n[3]~q\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|filter:n[0]~q\ & !\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~866_combout\);

-- Location: LCCOMB_X7_Y8_N16
\inst6|filtk~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~858_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\ & ((\inst6|filtk~239_combout\) # (!\inst6|nn~5_combout\))) # (!\inst6|nn~0_combout\ & ((!\inst6|filtk~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~858_combout\);

-- Location: LCCOMB_X7_Y8_N6
\inst6|filtk~859\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~859_combout\ = (\inst6|filtk~858_combout\) # ((!\inst6|nn~0_combout\ & (\inst6|nn~2_combout\ & !\inst6|nn~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~858_combout\,
	combout => \inst6|filtk~859_combout\);

-- Location: LCCOMB_X8_Y6_N18
\inst6|filtk~860\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~860_combout\ = (\inst6|nn~6_combout\ & (!\inst6|nn~0_combout\ & ((!\inst6|nn~5_combout\) # (!\inst6|nn~2_combout\)))) # (!\inst6|nn~6_combout\ & (((!\inst6|nn~5_combout\)) # (!\inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~860_combout\);

-- Location: LCCOMB_X8_Y6_N28
\inst6|filtk~861\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~861_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~212_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~212_combout\,
	datad => \inst6|filtk~860_combout\,
	combout => \inst6|filtk~861_combout\);

-- Location: LCCOMB_X8_Y6_N30
\inst6|filtk~862\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~862_combout\ = (\inst6|filtk~861_combout\) # ((\inst6|nn~3_combout\ & \inst6|filtk~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~861_combout\,
	datad => \inst6|filtk~210_combout\,
	combout => \inst6|filtk~862_combout\);

-- Location: LCCOMB_X9_Y8_N4
\inst6|filtk~863\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~863_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~257_combout\)) # (!\inst6|nn~3_combout\ & (((!\inst6|filtk~188_combout\ & \inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~257_combout\,
	datab => \inst6|filtk~188_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~863_combout\);

-- Location: LCCOMB_X9_Y8_N22
\inst6|filtk~864\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~864_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~863_combout\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filtk~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filtk~219_combout\,
	datac => \inst6|filtk~863_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~864_combout\);

-- Location: LCCOMB_X14_Y8_N0
\inst6|filtk~865\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~865_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~4_combout\) # ((\inst6|filtk~862_combout\)))) # (!\inst6|nn~1_combout\ & (!\inst6|nn~4_combout\ & ((\inst6|filtk~864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~862_combout\,
	datad => \inst6|filtk~864_combout\,
	combout => \inst6|filtk~865_combout\);

-- Location: LCCOMB_X14_Y8_N30
\inst6|filtk~867\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~867_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~865_combout\ & (\inst6|filtk~866_combout\)) # (!\inst6|filtk~865_combout\ & ((\inst6|filtk~859_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~866_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~859_combout\,
	datad => \inst6|filtk~865_combout\,
	combout => \inst6|filtk~867_combout\);

-- Location: LCCOMB_X12_Y13_N30
\inst6|filtk~869\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~869_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~1_combout\ & (!\inst6|filtk~471_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~471_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~869_combout\);

-- Location: LCCOMB_X12_Y7_N26
\inst6|filtk~868\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~868_combout\ = (\inst6|filtk~227_combout\ & ((\inst6|nn~0_combout\ & (!\inst6|filtk~228_combout\)) # (!\inst6|nn~0_combout\ & ((\inst6|filtk~274_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~228_combout\,
	datab => \inst6|filtk~274_combout\,
	datac => \inst6|filtk~227_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~868_combout\);

-- Location: LCCOMB_X14_Y8_N12
\inst6|filtk~870\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~870_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~3_combout\ & ((\inst6|filtk~869_combout\) # (\inst6|filtk~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~869_combout\,
	datad => \inst6|filtk~868_combout\,
	combout => \inst6|filtk~870_combout\);

-- Location: LCCOMB_X13_Y8_N6
\inst6|filtk~872\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~872_combout\ = (\inst6|filter:n[7]~q\ & (!\inst6|nn~1_combout\ & (!\inst6|nn~5_combout\ & !\inst6|nn~2_combout\))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|nn~1_combout\ & !\inst6|nn~2_combout\)) # (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~872_combout\);

-- Location: LCCOMB_X13_Y8_N20
\inst6|filtk~871\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~871_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~2_combout\)))) # (!\inst6|nn~3_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~1_combout\)) # (!\inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~871_combout\);

-- Location: LCCOMB_X13_Y8_N16
\inst6|filtk~873\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~873_combout\ = (\inst6|filtk~872_combout\ & (((\inst6|filtk~846_combout\ & \inst6|filtk~871_combout\)) # (!\inst6|nn~3_combout\))) # (!\inst6|filtk~872_combout\ & (((\inst6|filtk~846_combout\ & \inst6|filtk~871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~872_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~846_combout\,
	datad => \inst6|filtk~871_combout\,
	combout => \inst6|filtk~873_combout\);

-- Location: LCCOMB_X14_Y8_N2
\inst6|filtk~958\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~958_combout\ = (\inst6|filtk~870_combout\ & (\inst6|filter:n[3]~q\ $ (((\inst6|LessThan1~0_combout\))))) # (!\inst6|filtk~870_combout\ & (\inst6|filtk~873_combout\ & (\inst6|filter:n[3]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~870_combout\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filtk~873_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~958_combout\);

-- Location: LCCOMB_X13_Y9_N26
\inst6|filtk~874\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~874_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~5_combout\ $ (((\inst6|nn~1_combout\ & \inst6|nn~2_combout\))))) # (!\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & (\inst6|nn~1_combout\ $ (!\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~874_combout\);

-- Location: LCCOMB_X10_Y10_N8
\inst6|filtk~875\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~875_combout\ = (\inst6|nn~5_combout\) # (\inst6|filter:n[7]~q\ $ (((\inst6|nn~0_combout\) # (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~875_combout\);

-- Location: LCCOMB_X10_Y10_N2
\inst6|filtk~876\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~876_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~192_combout\) # ((\inst6|filtk~875_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~875_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~192_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~876_combout\);

-- Location: LCCOMB_X10_Y10_N20
\inst6|filtk~877\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~877_combout\ = (\inst6|filtk~876_combout\) # ((!\inst6|nn~2_combout\ & ((\inst6|filtk~899_combout\) # (\inst6|filtk~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~899_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~957_combout\,
	datad => \inst6|filtk~876_combout\,
	combout => \inst6|filtk~877_combout\);

-- Location: LCCOMB_X14_Y8_N18
\inst6|filtk~878\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~878_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|nn~4_combout\ & (\inst6|filtk~874_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~877_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~874_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~877_combout\,
	combout => \inst6|filtk~878_combout\);

-- Location: LCCOMB_X14_Y8_N20
\inst6|filtk~879\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~879_combout\ = (\inst6|nn~7_combout\ & (((\inst6|filtk~958_combout\) # (\inst6|filtk~878_combout\)))) # (!\inst6|nn~7_combout\ & (\inst6|filtk~867_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~867_combout\,
	datab => \inst6|filtk~958_combout\,
	datac => \inst6|nn~7_combout\,
	datad => \inst6|filtk~878_combout\,
	combout => \inst6|filtk~879_combout\);

-- Location: LCCOMB_X14_Y8_N14
\inst6|filtk[16]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[16]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~879_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~879_combout\,
	combout => \inst6|filtk[16]~SCLR_LUT_combout\);

-- Location: LCCOMB_X11_Y8_N20
\inst6|filtk~895\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~895_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~0_combout\)) # (!\inst6|nn~5_combout\))) # (!\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\ & (\inst6|nn~5_combout\)) # (!\inst6|nn~6_combout\ & ((!\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~895_combout\);

-- Location: LCCOMB_X8_Y7_N30
\inst6|filtk~888\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~888_combout\ = \inst6|filter:n[2]~q\ $ (((\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & \inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~888_combout\);

-- Location: LCCOMB_X8_Y6_N16
\inst6|filtk~889\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~889_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~888_combout\) # (\inst6|filter:n[5]~q\ $ (!\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~888_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~889_combout\);

-- Location: LCCOMB_X8_Y6_N26
\inst6|filtk~890\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~890_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~210_combout\)))) # (!\inst6|nn~3_combout\ & (!\inst6|filtk~753_combout\ & ((!\inst6|filtk~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~753_combout\,
	datab => \inst6|filtk~210_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~889_combout\,
	combout => \inst6|filtk~890_combout\);

-- Location: LCCOMB_X8_Y8_N26
\inst6|filtk~892\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~892_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~239_combout\ & ((!\inst6|nn~2_combout\))) # (!\inst6|filtk~239_combout\ & (\inst6|filtk~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~239_combout\,
	datab => \inst6|filtk~213_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~892_combout\);

-- Location: LCCOMB_X9_Y8_N16
\inst6|filtk~891\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~891_combout\ = (\inst6|nn~3_combout\ & \inst6|filtk~257_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~257_combout\,
	combout => \inst6|filtk~891_combout\);

-- Location: LCCOMB_X9_Y8_N6
\inst6|filtk~893\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~893_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~892_combout\) # ((\inst6|filtk~891_combout\)))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|filtk~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~892_combout\,
	datab => \inst6|filtk~891_combout\,
	datac => \inst6|filtk~219_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~893_combout\);

-- Location: LCCOMB_X11_Y8_N26
\inst6|filtk~894\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~894_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~890_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~893_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~890_combout\,
	datad => \inst6|filtk~893_combout\,
	combout => \inst6|filtk~894_combout\);

-- Location: LCCOMB_X11_Y8_N12
\inst6|filtk~887\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~887_combout\ = (\inst6|nn~5_combout\ & ((\inst6|nn~6_combout\) # ((\inst6|nn~0_combout\ & !\inst6|nn~2_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|nn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~887_combout\);

-- Location: LCCOMB_X11_Y8_N14
\inst6|filtk~896\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~896_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~894_combout\ & (!\inst6|filtk~895_combout\)) # (!\inst6|filtk~894_combout\ & ((\inst6|filtk~887_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~895_combout\,
	datac => \inst6|filtk~894_combout\,
	datad => \inst6|filtk~887_combout\,
	combout => \inst6|filtk~896_combout\);

-- Location: LCCOMB_X13_Y10_N12
\inst6|filtk~884\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~884_combout\ = (\inst6|nn~4_combout\ & (\inst6|filter:n[2]~q\ $ (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|nn~4_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~884_combout\);

-- Location: LCCOMB_X13_Y10_N18
\inst6|filtk~959\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~959_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[1]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[1]~q\))))) # (!\inst6|filter:n[5]~q\ & 
-- ((\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011001101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~959_combout\);

-- Location: LCCOMB_X13_Y10_N22
\inst6|filtk~885\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~885_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~897_combout\) # ((\inst6|filtk~884_combout\ & \inst6|filtk~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~884_combout\,
	datab => \inst6|filtk~959_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~897_combout\,
	combout => \inst6|filtk~885_combout\);

-- Location: LCCOMB_X10_Y10_N30
\inst6|filtk~881\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~881_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~3_combout\) # ((!\inst6|nn~1_combout\)))) # (!\inst6|filter:n[7]~q\ & (\inst6|nn~3_combout\ & (\inst6|filtk~244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~244_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~881_combout\);

-- Location: LCCOMB_X10_Y10_N16
\inst6|filtk~882\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~882_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|filtk~899_combout\) # ((\inst6|filtk~881_combout\ & !\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~881_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~899_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~882_combout\);

-- Location: LCCOMB_X13_Y10_N4
\inst6|filtk~880\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~880_combout\ = (\inst6|nn~5_combout\ & (((!\inst6|nn~1_combout\)))) # (!\inst6|nn~5_combout\ & (((!\inst6|nn~0_combout\)) # (!\inst6|filtk~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~202_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~880_combout\);

-- Location: LCCOMB_X13_Y10_N14
\inst6|filtk~883\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~883_combout\ = (\inst6|nn~4_combout\ & (((\inst6|filtk~880_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~882_combout\) # ((\inst6|filtk~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~882_combout\,
	datab => \inst6|filtk~194_combout\,
	datac => \inst6|filtk~880_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~883_combout\);

-- Location: LCCOMB_X13_Y10_N16
\inst6|filtk~886\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~886_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~885_combout\) # ((\inst6|filtk~187_combout\)))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~885_combout\,
	datab => \inst6|filtk~883_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~187_combout\,
	combout => \inst6|filtk~886_combout\);

-- Location: LCCOMB_X12_Y10_N10
\inst6|filtk~960\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~960_combout\ = (\inst6|filtk~896_combout\ & ((\inst6|filtk~886_combout\) # (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filtk~896_combout\ & (\inst6|filtk~886_combout\ & (\inst6|filter:n[4]~q\ $ 
-- (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~896_combout\,
	datab => \inst6|filter:n[4]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~886_combout\,
	combout => \inst6|filtk~960_combout\);

-- Location: LCCOMB_X21_Y10_N18
\inst6|filtk[17]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[17]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~960_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~960_combout\,
	combout => \inst6|filtk[17]~SCLR_LUT_combout\);

-- Location: LCCOMB_X5_Y9_N20
\inst6|filtk~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~307_combout\ = (\inst6|nn~2_combout\ & (!\inst6|nn~6_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~5_combout\)))) # (!\inst6|nn~2_combout\ & (\inst6|nn~5_combout\ $ (((\inst6|nn~0_combout\ & \inst6|nn~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~307_combout\);

-- Location: LCCOMB_X13_Y9_N14
\inst6|filtk~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~294_combout\ = (\inst6|filter:n[2]~q\ & (!\inst6|filter:n[5]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~294_combout\);

-- Location: LCCOMB_X6_Y7_N18
\inst6|filtk~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~295_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\ & (\inst6|filtk~294_combout\)) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~294_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~207_combout\,
	combout => \inst6|filtk~295_combout\);

-- Location: LCCOMB_X7_Y9_N16
\inst6|filtk~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~292_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\) # (\inst6|nn~5_combout\ $ (\inst6|nn~2_combout\)))) # (!\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & (\inst6|nn~6_combout\ $ (\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~292_combout\);

-- Location: LCCOMB_X6_Y7_N8
\inst6|filtk~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~293_combout\ = (!\inst6|nn~3_combout\ & \inst6|filtk~292_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~292_combout\,
	combout => \inst6|filtk~293_combout\);

-- Location: LCCOMB_X7_Y6_N2
\inst6|filtk~963\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~963_combout\ = (!\inst6|filtk~218_combout\ & ((\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[3]~q\ & \inst6|filter:n[5]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[3]~q\ & !\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~963_combout\);

-- Location: LCCOMB_X7_Y6_N4
\inst6|filtk~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~289_combout\ = \inst6|filter:n[3]~q\ $ (\inst6|filter:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~289_combout\);

-- Location: LCCOMB_X7_Y6_N30
\inst6|filtk~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~290_combout\ = (\inst6|nn~5_combout\ & (!\inst6|filtk~289_combout\ & ((\inst6|nn~0_combout\)))) # (!\inst6|nn~5_combout\ & (((!\inst6|nn~6_combout\ & !\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~289_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~290_combout\);

-- Location: LCCOMB_X7_Y6_N16
\inst6|filtk~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~287_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ & (\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[2]~q\))))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\))) 
-- # (!\inst6|filter:n[0]~q\ & (!\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~287_combout\);

-- Location: LCCOMB_X7_Y6_N10
\inst6|filtk~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~288_combout\ = (\inst6|nn~6_combout\ & (((\inst6|nn~5_combout\ & !\inst6|nn~0_combout\)))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~287_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~287_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~288_combout\);

-- Location: LCCOMB_X7_Y6_N0
\inst6|filtk~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~291_combout\ = (\inst6|filtk~963_combout\) # ((\inst6|nn~3_combout\ & ((\inst6|filtk~288_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~963_combout\,
	datac => \inst6|filtk~290_combout\,
	datad => \inst6|filtk~288_combout\,
	combout => \inst6|filtk~291_combout\);

-- Location: LCCOMB_X6_Y7_N0
\inst6|filtk~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~296_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|filtk~291_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~295_combout\) # ((\inst6|filtk~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~295_combout\,
	datac => \inst6|filtk~293_combout\,
	datad => \inst6|filtk~291_combout\,
	combout => \inst6|filtk~296_combout\);

-- Location: LCCOMB_X10_Y6_N14
\inst6|filtk~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~302_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~239_combout\ & ((\inst6|nn~2_combout\))) # (!\inst6|filtk~239_combout\ & (!\inst6|filtk~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~239_combout\,
	datab => \inst6|filtk~259_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~302_combout\);

-- Location: LCCOMB_X10_Y6_N28
\inst6|filtk~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~303_combout\ = \inst6|filter:n[3]~q\ $ (((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~303_combout\);

-- Location: LCCOMB_X10_Y6_N26
\inst6|filtk~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~304_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~237_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~303_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~237_combout\,
	datad => \inst6|filtk~303_combout\,
	combout => \inst6|filtk~304_combout\);

-- Location: LCCOMB_X10_Y6_N30
\inst6|filtk~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~300_combout\ = (\inst6|LessThan1~0_combout\ & (\inst6|filter:n[3]~q\ & ((!\inst6|filter:n[0]~q\) # (!\inst6|filter:n[2]~q\)))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~300_combout\);

-- Location: LCCOMB_X10_Y6_N4
\inst6|filtk~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~297_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\))))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[3]~q\))) 
-- # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~297_combout\);

-- Location: LCCOMB_X10_Y6_N18
\inst6|filtk~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~298_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~298_combout\);

-- Location: LCCOMB_X10_Y6_N8
\inst6|filtk~907\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~907_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[3]~q\))))) # (!\inst6|LessThan1~0_combout\ & 
-- ((\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[3]~q\) # (!\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~907_combout\);

-- Location: LCCOMB_X10_Y6_N12
\inst6|filtk~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~299_combout\ = (\inst6|nn~5_combout\ & (((\inst6|nn~3_combout\)) # (!\inst6|filtk~298_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~907_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~298_combout\,
	datac => \inst6|filtk~907_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~299_combout\);

-- Location: LCCOMB_X10_Y6_N16
\inst6|filtk~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~301_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~299_combout\ & (\inst6|filtk~300_combout\)) # (!\inst6|filtk~299_combout\ & ((\inst6|filtk~297_combout\))))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~300_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~297_combout\,
	datad => \inst6|filtk~299_combout\,
	combout => \inst6|filtk~301_combout\);

-- Location: LCCOMB_X10_Y6_N20
\inst6|filtk~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~305_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~302_combout\) # ((\inst6|filtk~304_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~302_combout\,
	datac => \inst6|filtk~304_combout\,
	datad => \inst6|filtk~301_combout\,
	combout => \inst6|filtk~305_combout\);

-- Location: LCCOMB_X5_Y9_N22
\inst6|filtk~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~306_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~296_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~305_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~296_combout\,
	datad => \inst6|filtk~305_combout\,
	combout => \inst6|filtk~306_combout\);

-- Location: LCCOMB_X5_Y9_N10
\inst6|filtk~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~284_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~2_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~5_combout\)) # (!\inst6|nn~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~284_combout\);

-- Location: LCCOMB_X5_Y9_N28
\inst6|filtk~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~286_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~284_combout\ & ((!\inst6|filtk~285_combout\))) # (!\inst6|filtk~284_combout\ & (\inst6|nn~0_combout\)))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~285_combout\,
	datad => \inst6|filtk~284_combout\,
	combout => \inst6|filtk~286_combout\);

-- Location: LCCOMB_X5_Y9_N14
\inst6|filtk~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~308_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~306_combout\ & (\inst6|filtk~307_combout\)) # (!\inst6|filtk~306_combout\ & ((\inst6|filtk~286_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~307_combout\,
	datac => \inst6|filtk~306_combout\,
	datad => \inst6|filtk~286_combout\,
	combout => \inst6|filtk~308_combout\);

-- Location: LCCOMB_X9_Y9_N24
\inst6|filtk~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~281_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[1]~q\))) # 
-- (!\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~281_combout\);

-- Location: LCCOMB_X9_Y9_N14
\inst6|filtk~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~261_combout\ = (\inst6|filter:n[2]~q\ & (((\inst6|filter:n[0]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\) # ((!\inst6|filter:n[0]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~261_combout\);

-- Location: LCCOMB_X9_Y9_N26
\inst6|filtk~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~282_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~261_combout\))) # (!\inst6|nn~5_combout\ & (!\inst6|filtk~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~281_combout\,
	datac => \inst6|filtk~261_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~282_combout\);

-- Location: LCCOMB_X9_Y10_N18
\inst6|filtk~906\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~906_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[1]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\ $ (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~906_combout\);

-- Location: LCCOMB_X9_Y9_N4
\inst6|filtk~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~260_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\)) # 
-- (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~260_combout\);

-- Location: LCCOMB_X9_Y9_N0
\inst6|filtk~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~262_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~260_combout\) # (\inst6|filter:n[7]~q\)))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~261_combout\ & ((!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~261_combout\,
	datac => \inst6|filtk~260_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~262_combout\);

-- Location: LCCOMB_X9_Y9_N10
\inst6|filtk~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~264_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~262_combout\ & (!\inst6|filtk~263_combout\)) # (!\inst6|filtk~262_combout\ & ((\inst6|filtk~906_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~263_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~906_combout\,
	datad => \inst6|filtk~262_combout\,
	combout => \inst6|filtk~264_combout\);

-- Location: LCCOMB_X9_Y11_N12
\inst6|filtk~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~269_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\) # ((\inst6|filter:n[7]~q\ & !\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~269_combout\);

-- Location: LCCOMB_X9_Y9_N22
\inst6|filtk~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~270_combout\ = (\inst6|filtk~268_combout\ & (!\inst6|filtk~269_combout\ & ((!\inst6|filtk~244_combout\) # (!\inst6|nn~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~268_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~244_combout\,
	datad => \inst6|filtk~269_combout\,
	combout => \inst6|filtk~270_combout\);

-- Location: LCCOMB_X11_Y10_N12
\inst6|filtk~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~266_combout\ = \inst6|filter:n[0]~q\ $ (((\inst6|filter:n[5]~q\ & ((\inst6|filter:n[1]~q\) # (\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[5]~q\ & (\inst6|filter:n[1]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~266_combout\);

-- Location: LCCOMB_X11_Y8_N0
\inst6|filtk~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~265_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~0_combout\ & ((!\inst6|nn~1_combout\) # (!\inst6|nn~5_combout\))) # (!\inst6|nn~0_combout\ & (\inst6|nn~5_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|nn~5_combout\) # 
-- (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~265_combout\);

-- Location: LCCOMB_X9_Y9_N16
\inst6|filtk~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~267_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filter:n[7]~q\ & (!\inst6|filtk~266_combout\)) # (!\inst6|filter:n[7]~q\ & ((!\inst6|filtk~265_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~266_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~265_combout\,
	combout => \inst6|filtk~267_combout\);

-- Location: LCCOMB_X9_Y9_N28
\inst6|filtk~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~271_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~270_combout\) # (\inst6|filtk~267_combout\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~264_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~270_combout\,
	datad => \inst6|filtk~267_combout\,
	combout => \inst6|filtk~271_combout\);

-- Location: LCCOMB_X11_Y11_N0
\inst6|filtk~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~272_combout\ = (\inst6|nn~1_combout\ & (\inst6|nn~5_combout\ & ((!\inst6|nn~0_combout\) # (!\inst6|nn~3_combout\)))) # (!\inst6|nn~1_combout\ & ((\inst6|nn~3_combout\ & (!\inst6|nn~5_combout\)) # (!\inst6|nn~3_combout\ & 
-- ((!\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~272_combout\);

-- Location: LCCOMB_X11_Y11_N30
\inst6|filtk~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~273_combout\ = (\inst6|nn~3_combout\ & (!\inst6|nn~5_combout\ & ((\inst6|nn~0_combout\) # (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~273_combout\);

-- Location: LCCOMB_X11_Y11_N16
\inst6|filtk~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~275_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\ & ((!\inst6|filtk~274_combout\))) # (!\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & \inst6|filtk~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filtk~274_combout\,
	combout => \inst6|filtk~275_combout\);

-- Location: LCCOMB_X11_Y11_N10
\inst6|filtk~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~276_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~272_combout\)) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~273_combout\) # (\inst6|filtk~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~272_combout\,
	datac => \inst6|filtk~273_combout\,
	datad => \inst6|filtk~275_combout\,
	combout => \inst6|filtk~276_combout\);

-- Location: LCCOMB_X12_Y10_N8
\inst6|filtk~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~278_combout\ = ((\inst6|nn~3_combout\ & (!\inst6|nn~1_combout\ & !\inst6|nn~0_combout\)) # (!\inst6|nn~3_combout\ & (\inst6|nn~1_combout\ & \inst6|nn~0_combout\))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~278_combout\);

-- Location: LCCOMB_X13_Y10_N6
\inst6|filtk~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~277_combout\ = (\inst6|nn~3_combout\ & (((!\inst6|nn~1_combout\) # (!\inst6|filter:n[7]~q\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\ & (\inst6|filter:n[7]~q\)) # (!\inst6|nn~0_combout\ & (!\inst6|filter:n[7]~q\ & 
-- !\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~277_combout\);

-- Location: LCCOMB_X12_Y10_N6
\inst6|filtk~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~279_combout\ = (\inst6|nn~5_combout\ & (!\inst6|filtk~196_combout\ & (\inst6|filtk~278_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~196_combout\,
	datac => \inst6|filtk~278_combout\,
	datad => \inst6|filtk~277_combout\,
	combout => \inst6|filtk~279_combout\);

-- Location: LCCOMB_X9_Y9_N6
\inst6|filtk~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~280_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|nn~2_combout\ & (\inst6|filtk~276_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~279_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~276_combout\,
	datad => \inst6|filtk~279_combout\,
	combout => \inst6|filtk~280_combout\);

-- Location: LCCOMB_X9_Y9_N20
\inst6|filtk~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~283_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~271_combout\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~282_combout\) # ((\inst6|filtk~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~282_combout\,
	datab => \inst6|filtk~271_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~280_combout\,
	combout => \inst6|filtk~283_combout\);

-- Location: LCCOMB_X9_Y9_N8
\inst6|filtk~908\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~908_combout\ = (\inst6|filtk~308_combout\ & ((\inst6|filtk~283_combout\) # (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filtk~308_combout\ & (\inst6|filtk~283_combout\ & (\inst6|filter:n[4]~q\ $ 
-- (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~308_combout\,
	datab => \inst6|filter:n[4]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~283_combout\,
	combout => \inst6|filtk~908_combout\);

-- Location: LCCOMB_X19_Y9_N22
\inst6|filtk[0]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[0]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~908_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~908_combout\,
	combout => \inst6|filtk[0]~SCLR_LUT_combout\);

-- Location: LCCOMB_X7_Y8_N0
\inst6|filtk~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~332_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|filtk~239_combout\ & (\inst6|nn~0_combout\)) # (!\inst6|filtk~239_combout\ & ((!\inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~332_combout\);

-- Location: LCCOMB_X6_Y11_N0
\inst6|filtk~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~333_combout\ = \inst6|filter:n[0]~q\ $ (((\inst6|filter:n[3]~q\ & (\inst6|LessThan1~0_combout\ & \inst6|filter:n[5]~q\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~333_combout\);

-- Location: LCCOMB_X6_Y11_N12
\inst6|filtk~909\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~909_combout\ = (\inst6|filtk~332_combout\) # ((\inst6|filtk~333_combout\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~332_combout\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filtk~333_combout\,
	combout => \inst6|filtk~909_combout\);

-- Location: LCCOMB_X6_Y11_N24
\inst6|filtk~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~353_combout\ = (\inst6|nn~6_combout\ & (\inst6|filtk~352_combout\)) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~268_combout\) # (\inst6|filtk~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~352_combout\,
	datab => \inst6|filtk~268_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~206_combout\,
	combout => \inst6|filtk~353_combout\);

-- Location: LCCOMB_X6_Y11_N26
\inst6|filtk~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~340_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~339_combout\) # ((!\inst6|nn~3_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~339_combout\,
	combout => \inst6|filtk~340_combout\);

-- Location: LCCOMB_X6_Y11_N22
\inst6|filtk~910\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~910_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~3_combout\ & (\inst6|filter:n[2]~q\ $ (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~910_combout\);

-- Location: LCCOMB_X6_Y8_N10
\inst6|filtk~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~334_combout\ = (\inst6|filter:n[3]~q\ & (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[3]~q\ & (\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~334_combout\);

-- Location: LCCOMB_X6_Y11_N20
\inst6|filtk~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~336_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~336_combout\);

-- Location: LCCOMB_X6_Y11_N2
\inst6|filtk~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~337_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\ & \inst6|filtk~336_combout\)))) # (!\inst6|nn~6_combout\ & (!\inst6|nn~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~336_combout\,
	combout => \inst6|filtk~337_combout\);

-- Location: LCCOMB_X6_Y11_N6
\inst6|filtk~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~335_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~335_combout\);

-- Location: LCCOMB_X6_Y11_N28
\inst6|filtk~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~338_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~334_combout\ & ((\inst6|filtk~335_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~334_combout\,
	datab => \inst6|filtk~337_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~335_combout\,
	combout => \inst6|filtk~338_combout\);

-- Location: LCCOMB_X6_Y11_N8
\inst6|filtk~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~341_combout\ = (\inst6|filtk~338_combout\) # ((\inst6|nn~5_combout\ & ((\inst6|filtk~340_combout\) # (\inst6|filtk~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~340_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~910_combout\,
	datad => \inst6|filtk~338_combout\,
	combout => \inst6|filtk~341_combout\);

-- Location: LCCOMB_X10_Y6_N10
\inst6|filtk~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~347_combout\ = (\inst6|LessThan1~0_combout\ & (((!\inst6|filter:n[0]~q\ & \inst6|filter:n[3]~q\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # ((\inst6|filter:n[0]~q\ & !\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~347_combout\);

-- Location: LCCOMB_X10_Y6_N22
\inst6|filtk~911\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~911_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ & !\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~911_combout\);

-- Location: LCCOMB_X10_Y6_N24
\inst6|filtk~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~348_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~911_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~347_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~911_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~348_combout\);

-- Location: LCCOMB_X7_Y8_N26
\inst6|filtk~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~349_combout\ = (\inst6|nn~0_combout\ & (\inst6|filtk~348_combout\ & ((!\inst6|nn~3_combout\) # (!\inst6|nn~2_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|filtk~348_combout\ $ (\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~348_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~349_combout\);

-- Location: LCCOMB_X7_Y8_N18
\inst6|filtk~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~345_combout\ = (\inst6|filtk~239_combout\ & (((\inst6|nn~2_combout\)))) # (!\inst6|filtk~239_combout\ & ((\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & !\inst6|nn~2_combout\)) # (!\inst6|nn~0_combout\ & (\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~345_combout\);

-- Location: LCCOMB_X8_Y9_N4
\inst6|filtk~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~342_combout\ = \inst6|filter:n[0]~q\ $ (!\inst6|filter:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~342_combout\);

-- Location: LCCOMB_X8_Y7_N6
\inst6|filtk~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~343_combout\ = (\inst6|filter:n[3]~q\ & (!\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[3]~q\ & (\inst6|filter:n[5]~q\ & !\inst6|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~343_combout\);

-- Location: LCCOMB_X7_Y9_N30
\inst6|filtk~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~344_combout\ = (\inst6|filtk~342_combout\ & (((!\inst6|filtk~218_combout\ & \inst6|filtk~343_combout\)) # (!\inst6|nn~5_combout\))) # (!\inst6|filtk~342_combout\ & (!\inst6|filtk~218_combout\ & (\inst6|filtk~343_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~342_combout\,
	datab => \inst6|filtk~218_combout\,
	datac => \inst6|filtk~343_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~344_combout\);

-- Location: LCCOMB_X7_Y8_N20
\inst6|filtk~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~346_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~3_combout\ & ((\inst6|filtk~344_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~345_combout\,
	datac => \inst6|filtk~344_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~346_combout\);

-- Location: LCCOMB_X7_Y8_N8
\inst6|filtk~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~350_combout\ = (\inst6|filtk~346_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~349_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~349_combout\,
	datad => \inst6|filtk~346_combout\,
	combout => \inst6|filtk~350_combout\);

-- Location: LCCOMB_X6_Y11_N18
\inst6|filtk~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~351_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~341_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~350_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~341_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~350_combout\,
	combout => \inst6|filtk~351_combout\);

-- Location: LCCOMB_X6_Y11_N14
\inst6|filtk~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~354_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~351_combout\ & ((\inst6|filtk~353_combout\))) # (!\inst6|filtk~351_combout\ & (\inst6|filtk~909_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~909_combout\,
	datab => \inst6|filtk~353_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~351_combout\,
	combout => \inst6|filtk~354_combout\);

-- Location: LCCOMB_X11_Y8_N8
\inst6|filtk~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~329_combout\ = (\inst6|nn~5_combout\ & (((!\inst6|filtk~202_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|nn~1_combout\ & (!\inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filtk~202_combout\,
	combout => \inst6|filtk~329_combout\);

-- Location: LCCOMB_X11_Y6_N22
\inst6|filtk~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~327_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filter:n[8]~q\) # (!\inst6|filter:n[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[8]~q\,
	datad => \inst6|filter:n[9]~q\,
	combout => \inst6|filtk~327_combout\);

-- Location: LCCOMB_X11_Y6_N8
\inst6|filtk~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~326_combout\ = (\inst6|nn~1_combout\) # ((\inst6|LessThan0~0_combout\) # ((\inst6|nn~0_combout\ & !\inst6|nn~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|LessThan0~0_combout\,
	combout => \inst6|filtk~326_combout\);

-- Location: LCCOMB_X11_Y6_N0
\inst6|filtk~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~328_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~326_combout\) # ((!\inst6|filtk~327_combout\ & \inst6|nn~0_combout\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~327_combout\ $ (((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~327_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~326_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~328_combout\);

-- Location: LCCOMB_X11_Y8_N6
\inst6|filtk~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~330_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~329_combout\) # ((\inst6|filtk~294_combout\ & \inst6|filtk~328_combout\)))) # (!\inst6|nn~4_combout\ & (\inst6|filtk~294_combout\ & ((\inst6|filtk~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~294_combout\,
	datac => \inst6|filtk~329_combout\,
	datad => \inst6|filtk~328_combout\,
	combout => \inst6|filtk~330_combout\);

-- Location: LCCOMB_X11_Y11_N4
\inst6|filtk~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~321_combout\ = (!\inst6|nn~3_combout\ & (\inst6|filtk~188_combout\ & ((\inst6|filtk~244_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~244_combout\,
	datac => \inst6|filtk~188_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~321_combout\);

-- Location: LCCOMB_X8_Y8_N22
\inst6|filtk~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~323_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~3_combout\) # (\inst6|nn~5_combout\ $ (!\inst6|nn~1_combout\)))) # (!\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & (\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~323_combout\);

-- Location: LCCOMB_X8_Y8_N24
\inst6|filtk~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~322_combout\ = (\inst6|nn~5_combout\ & (((!\inst6|nn~3_combout\)))) # (!\inst6|nn~5_combout\ & ((\inst6|nn~0_combout\ & ((!\inst6|nn~1_combout\))) # (!\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & \inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~322_combout\);

-- Location: LCCOMB_X8_Y8_N4
\inst6|filtk~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~324_combout\ = (\inst6|filter:n[7]~q\ & ((!\inst6|filtk~322_combout\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filtk~323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~323_combout\,
	datad => \inst6|filtk~322_combout\,
	combout => \inst6|filtk~324_combout\);

-- Location: LCCOMB_X11_Y8_N22
\inst6|filtk~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~325_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|filtk~321_combout\) # ((!\inst6|nn~2_combout\ & \inst6|filtk~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~321_combout\,
	datad => \inst6|filtk~324_combout\,
	combout => \inst6|filtk~325_combout\);

-- Location: LCCOMB_X11_Y10_N16
\inst6|filtk~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~310_combout\ = ((\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[1]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[1]~q\ & !\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~310_combout\);

-- Location: LCCOMB_X12_Y12_N16
\inst6|filtk~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~311_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~309_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~310_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~309_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~310_combout\,
	combout => \inst6|filtk~311_combout\);

-- Location: LCCOMB_X12_Y12_N6
\inst6|filtk~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~312_combout\ = (\inst6|nn~4_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|filtk~311_combout\)) # (!\inst6|nn~1_combout\))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~311_combout\,
	combout => \inst6|filtk~312_combout\);

-- Location: LCCOMB_X11_Y10_N24
\inst6|filtk~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~318_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[1]~q\ & !\inst6|filter:n[5]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[1]~q\ & \inst6|filter:n[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~318_combout\);

-- Location: LCCOMB_X11_Y6_N6
\inst6|filtk~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~317_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|filter:n[8]~q\ & (\inst6|filter:n[0]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~317_combout\);

-- Location: LCCOMB_X11_Y10_N10
\inst6|filtk~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~316_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|filter:n[1]~q\ & (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\))))) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[1]~q\ & ((!\inst6|filter:n[0]~q\))) # 
-- (!\inst6|filter:n[1]~q\ & (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~316_combout\);

-- Location: LCCOMB_X11_Y10_N26
\inst6|filtk~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~319_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~316_combout\) # ((!\inst6|filtk~318_combout\ & \inst6|filtk~317_combout\)))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filtk~318_combout\ & (\inst6|filtk~317_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~318_combout\,
	datac => \inst6|filtk~317_combout\,
	datad => \inst6|filtk~316_combout\,
	combout => \inst6|filtk~319_combout\);

-- Location: LCCOMB_X12_Y12_N10
\inst6|filtk~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~314_combout\ = (\inst6|nn~5_combout\ & ((\inst6|nn~1_combout\ & ((!\inst6|filter:n[7]~q\))) # (!\inst6|nn~1_combout\ & (\inst6|nn~0_combout\ & \inst6|filter:n[7]~q\)))) # (!\inst6|nn~5_combout\ & ((\inst6|filter:n[7]~q\ & 
-- ((\inst6|nn~1_combout\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~314_combout\);

-- Location: LCCOMB_X12_Y12_N20
\inst6|filtk~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~313_combout\ = (\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & (\inst6|nn~1_combout\ $ (!\inst6|filter:n[7]~q\)))) # (!\inst6|nn~0_combout\ & (((\inst6|nn~5_combout\ & \inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~313_combout\);

-- Location: LCCOMB_X12_Y12_N24
\inst6|filtk~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~315_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~3_combout\) # (\inst6|filtk~313_combout\)))) # (!\inst6|nn~2_combout\ & (\inst6|filtk~314_combout\ & (!\inst6|nn~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~314_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~313_combout\,
	combout => \inst6|filtk~315_combout\);

-- Location: LCCOMB_X12_Y12_N26
\inst6|filtk~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~320_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~315_combout\ & ((\inst6|filtk~319_combout\))) # (!\inst6|filtk~315_combout\ & (\inst6|filtk~312_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~312_combout\,
	datab => \inst6|filtk~319_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~315_combout\,
	combout => \inst6|filtk~320_combout\);

-- Location: LCCOMB_X11_Y8_N28
\inst6|filtk~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~331_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~320_combout\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~330_combout\) # ((\inst6|filtk~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~330_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~325_combout\,
	datad => \inst6|filtk~320_combout\,
	combout => \inst6|filtk~331_combout\);

-- Location: LCCOMB_X11_Y8_N16
\inst6|filtk~912\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~912_combout\ = (\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filtk~354_combout\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filtk~331_combout\))))) # (!\inst6|filter:n[4]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- ((\inst6|filtk~331_combout\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~354_combout\,
	datad => \inst6|filtk~331_combout\,
	combout => \inst6|filtk~912_combout\);

-- Location: LCCOMB_X16_Y8_N6
\inst6|filtk[1]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[1]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~912_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~912_combout\,
	combout => \inst6|filtk[1]~SCLR_LUT_combout\);

-- Location: LCCOMB_X12_Y7_N28
\inst6|filtk~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~379_combout\ = (\inst6|nn~1_combout\ & (!\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~5_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|nn~5_combout\ $ (\inst6|nn~2_combout\ $ (!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~379_combout\);

-- Location: LCCOMB_X12_Y11_N6
\inst6|filtk~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~381_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~5_combout\) # ((!\inst6|filter:n[7]~q\ & !\inst6|nn~0_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|filter:n[7]~q\ $ (((\inst6|nn~0_combout\ & \inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~381_combout\);

-- Location: LCCOMB_X12_Y11_N0
\inst6|filtk~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~380_combout\ = (!\inst6|filtk~274_combout\ & (\inst6|filtk~198_combout\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filtk~274_combout\,
	datad => \inst6|filtk~198_combout\,
	combout => \inst6|filtk~380_combout\);

-- Location: LCCOMB_X12_Y11_N28
\inst6|filtk~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~382_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~380_combout\) # ((\inst6|filtk~381_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~381_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~380_combout\,
	combout => \inst6|filtk~382_combout\);

-- Location: LCCOMB_X11_Y10_N28
\inst6|filtk~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~385_combout\ = (\inst6|filter:n[0]~q\ & (((!\inst6|filter:n[6]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # ((\inst6|filter:n[6]~q\ & !\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[6]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~385_combout\);

-- Location: LCCOMB_X11_Y10_N6
\inst6|filtk~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~384_combout\ = (\inst6|filtk~383_combout\ & (\inst6|nn~3_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filtk~383_combout\ & (\inst6|filter:n[0]~q\ $ (((\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~383_combout\,
	combout => \inst6|filtk~384_combout\);

-- Location: LCCOMB_X11_Y10_N0
\inst6|filtk~916\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~916_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\ & ((\inst6|filtk~384_combout\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filtk~385_combout\)))) # (!\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\ & 
-- (\inst6|filtk~385_combout\)) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filtk~384_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filtk~385_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~384_combout\,
	combout => \inst6|filtk~916_combout\);

-- Location: LCCOMB_X12_Y11_N18
\inst6|filtk~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~386_combout\ = (\inst6|filtk~382_combout\) # ((!\inst6|nn~2_combout\ & (\inst6|filtk~916_combout\ & \inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~382_combout\,
	datac => \inst6|filtk~916_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~386_combout\);

-- Location: LCCOMB_X12_Y11_N4
\inst6|filtk~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~388_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~387_combout\ & (!\inst6|nn~5_combout\))) # (!\inst6|nn~3_combout\ & (((!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~387_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~388_combout\);

-- Location: LCCOMB_X12_Y11_N14
\inst6|filtk~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~389_combout\ = (\inst6|filtk~386_combout\) # ((!\inst6|nn~2_combout\ & (\inst6|filtk~388_combout\ & !\inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~386_combout\,
	datac => \inst6|filtk~388_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~389_combout\);

-- Location: LCCOMB_X16_Y7_N12
\inst6|filtk~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~390_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|nn~4_combout\ & (\inst6|filtk~379_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~389_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~379_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~389_combout\,
	combout => \inst6|filtk~390_combout\);

-- Location: LCCOMB_X11_Y6_N14
\inst6|filtk~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~391_combout\ = (\inst6|filter:n[8]~q\ & !\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[8]~q\,
	datac => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~391_combout\);

-- Location: LCCOMB_X11_Y7_N24
\inst6|filtk~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~392_combout\ = (\inst6|filtk~318_combout\ & (\inst6|filtk~309_combout\ & ((\inst6|filtk~352_combout\)))) # (!\inst6|filtk~318_combout\ & ((\inst6|filtk~391_combout\) # ((\inst6|filtk~309_combout\ & \inst6|filtk~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~318_combout\,
	datab => \inst6|filtk~309_combout\,
	datac => \inst6|filtk~391_combout\,
	datad => \inst6|filtk~352_combout\,
	combout => \inst6|filtk~392_combout\);

-- Location: LCCOMB_X11_Y7_N16
\inst6|filtk~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~394_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[1]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[1]~q\ & !\inst6|filter:n[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~394_combout\);

-- Location: LCCOMB_X11_Y7_N6
\inst6|filtk~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~393_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~0_combout\)) # (!\inst6|nn~4_combout\ & (((\inst6|filter:n[7]~q\ & \inst6|filtk~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~387_combout\,
	combout => \inst6|filtk~393_combout\);

-- Location: LCCOMB_X11_Y7_N18
\inst6|filtk~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~395_combout\ = (\inst6|nn~5_combout\ & (!\inst6|filtk~394_combout\ & (\inst6|nn~4_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~394_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~393_combout\,
	combout => \inst6|filtk~395_combout\);

-- Location: LCCOMB_X11_Y7_N20
\inst6|filtk~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~396_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~2_combout\ & (\inst6|filtk~392_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~395_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~392_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~395_combout\,
	combout => \inst6|filtk~396_combout\);

-- Location: LCCOMB_X13_Y8_N10
\inst6|filtk~917\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~917_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[2]~q\ & (!\inst6|filter:n[1]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~917_combout\);

-- Location: LCCOMB_X13_Y8_N8
\inst6|filtk~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~399_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~917_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~398_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~917_combout\,
	combout => \inst6|filtk~399_combout\);

-- Location: LCCOMB_X13_Y8_N28
\inst6|filtk~918\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~918_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\))))) # (!\inst6|filter:n[2]~q\ & 
-- ((\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[1]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~918_combout\);

-- Location: LCCOMB_X13_Y8_N30
\inst6|filtk~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~400_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~399_combout\ & ((!\inst6|filtk~918_combout\))) # (!\inst6|filtk~399_combout\ & (!\inst6|filtk~397_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~397_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~399_combout\,
	datad => \inst6|filtk~918_combout\,
	combout => \inst6|filtk~400_combout\);

-- Location: LCCOMB_X16_Y7_N14
\inst6|filtk~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~401_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~396_combout\) # ((!\inst6|nn~3_combout\ & \inst6|filtk~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~396_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~400_combout\,
	combout => \inst6|filtk~401_combout\);

-- Location: LCCOMB_X6_Y7_N10
\inst6|filtk~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~356_combout\ = (\inst6|nn~6_combout\ & (((!\inst6|nn~0_combout\)))) # (!\inst6|nn~6_combout\ & (\inst6|nn~2_combout\ & ((\inst6|filter:n[7]~q\) # (\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~356_combout\);

-- Location: LCCOMB_X6_Y7_N16
\inst6|filtk~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~357_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~6_combout\)))) # (!\inst6|nn~2_combout\ & (\inst6|filter:n[7]~q\ $ (((!\inst6|nn~0_combout\ & !\inst6|nn~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~357_combout\);

-- Location: LCCOMB_X6_Y7_N26
\inst6|filtk~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~358_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~356_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~357_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~356_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~357_combout\,
	combout => \inst6|filtk~358_combout\);

-- Location: LCCOMB_X6_Y10_N8
\inst6|filtk~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~359_combout\ = (\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[5]~q\ & (!\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~359_combout\);

-- Location: LCCOMB_X7_Y7_N30
\inst6|filtk~913\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~913_combout\ = \inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\ $ (\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~913_combout\);

-- Location: LCCOMB_X9_Y6_N30
\inst6|filtk~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~361_combout\ = (\inst6|filter:n[5]~q\ & (!\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~361_combout\);

-- Location: LCCOMB_X6_Y7_N4
\inst6|filtk~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~362_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~6_combout\) # ((!\inst6|filtk~913_combout\)))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~6_combout\ & ((\inst6|filtk~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~913_combout\,
	datad => \inst6|filtk~361_combout\,
	combout => \inst6|filtk~362_combout\);

-- Location: LCCOMB_X6_Y7_N2
\inst6|filtk~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~363_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~362_combout\ & ((\inst6|filtk~205_combout\))) # (!\inst6|filtk~362_combout\ & (\inst6|filtk~359_combout\)))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~359_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~362_combout\,
	datad => \inst6|filtk~205_combout\,
	combout => \inst6|filtk~363_combout\);

-- Location: LCCOMB_X6_Y7_N24
\inst6|filtk~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~364_combout\ = (\inst6|filtk~358_combout\) # ((\inst6|filtk~363_combout\ & \inst6|nn~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~358_combout\,
	datab => \inst6|filtk~363_combout\,
	datac => \inst6|nn~3_combout\,
	combout => \inst6|filtk~364_combout\);

-- Location: LCCOMB_X6_Y8_N24
\inst6|filtk~914\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~914_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\))))) # (!\inst6|filter:n[3]~q\ & 
-- ((\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[0]~q\ $ (!\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~914_combout\);

-- Location: LCCOMB_X7_Y8_N14
\inst6|filtk~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~365_combout\ = (!\inst6|filter:n[7]~q\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~365_combout\);

-- Location: LCCOMB_X7_Y11_N4
\inst6|filtk~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~366_combout\ = (\inst6|filtk~365_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~300_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~914_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~300_combout\,
	datac => \inst6|filtk~914_combout\,
	datad => \inst6|filtk~365_combout\,
	combout => \inst6|filtk~366_combout\);

-- Location: LCCOMB_X10_Y12_N14
\inst6|filtk~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~370_combout\ = \inst6|filter:n[2]~q\ $ (((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\ & \inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~370_combout\);

-- Location: LCCOMB_X10_Y12_N16
\inst6|filtk~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~371_combout\ = (\inst6|nn~5_combout\ & (\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\) # (\inst6|nn~6_combout\)))) # (!\inst6|nn~5_combout\ & (((\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~371_combout\);

-- Location: LCCOMB_X10_Y12_N2
\inst6|filtk~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~372_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~371_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~915_combout\ & ((\inst6|filtk~289_combout\) # (!\inst6|filtk~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~915_combout\,
	datab => \inst6|filtk~371_combout\,
	datac => \inst6|filtk~289_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~372_combout\);

-- Location: LCCOMB_X10_Y12_N12
\inst6|filtk~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~373_combout\ = (\inst6|nn~3_combout\ & (!\inst6|nn~5_combout\ & (!\inst6|filtk~370_combout\))) # (!\inst6|nn~3_combout\ & (((!\inst6|filtk~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~370_combout\,
	datad => \inst6|filtk~372_combout\,
	combout => \inst6|filtk~373_combout\);

-- Location: LCCOMB_X7_Y9_N0
\inst6|filtk~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~367_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & ((!\inst6|filtk~218_combout\))) # (!\inst6|nn~3_combout\ & (!\inst6|filtk~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~259_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~367_combout\);

-- Location: LCCOMB_X8_Y7_N4
\inst6|filtk~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~368_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[3]~q\) # (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~368_combout\);

-- Location: LCCOMB_X7_Y11_N10
\inst6|filtk~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~369_combout\ = (\inst6|filtk~335_combout\ & ((\inst6|filtk~367_combout\) # (!\inst6|filtk~368_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filtk~335_combout\,
	datac => \inst6|filtk~367_combout\,
	datad => \inst6|filtk~368_combout\,
	combout => \inst6|filtk~369_combout\);

-- Location: LCCOMB_X7_Y11_N16
\inst6|filtk~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~374_combout\ = (\inst6|filtk~366_combout\) # ((\inst6|filtk~369_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~373_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~366_combout\,
	datac => \inst6|filtk~373_combout\,
	datad => \inst6|filtk~369_combout\,
	combout => \inst6|filtk~374_combout\);

-- Location: LCCOMB_X9_Y7_N6
\inst6|filtk~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~375_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~364_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~374_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~364_combout\,
	datad => \inst6|filtk~374_combout\,
	combout => \inst6|filtk~375_combout\);

-- Location: LCCOMB_X8_Y7_N18
\inst6|filtk~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~376_combout\ = (\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[5]~q\ & !\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & \inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~376_combout\);

-- Location: LCCOMB_X9_Y7_N4
\inst6|filtk~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~377_combout\ = (\inst6|filtk~376_combout\) # ((!\inst6|nn~6_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|filtk~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~259_combout\,
	datab => \inst6|filtk~376_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~6_combout\,
	combout => \inst6|filtk~377_combout\);

-- Location: LCCOMB_X9_Y7_N28
\inst6|filtk~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~355_combout\ = (\inst6|nn~6_combout\ & (((\inst6|nn~5_combout\ & \inst6|nn~0_combout\)))) # (!\inst6|nn~6_combout\ & (\inst6|nn~5_combout\ $ (((\inst6|nn~2_combout\) # (!\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~355_combout\);

-- Location: LCCOMB_X9_Y7_N26
\inst6|filtk~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~378_combout\ = (\inst6|filtk~375_combout\ & ((\inst6|filtk~377_combout\) # ((!\inst6|nn~4_combout\)))) # (!\inst6|filtk~375_combout\ & (((\inst6|nn~4_combout\ & \inst6|filtk~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~375_combout\,
	datab => \inst6|filtk~377_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~355_combout\,
	combout => \inst6|filtk~378_combout\);

-- Location: LCCOMB_X16_Y7_N28
\inst6|filtk~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~402_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~390_combout\) # ((\inst6|filtk~401_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~390_combout\,
	datab => \inst6|filtk~401_combout\,
	datac => \inst6|nn~7_combout\,
	datad => \inst6|filtk~378_combout\,
	combout => \inst6|filtk~402_combout\);

-- Location: LCCOMB_X16_Y7_N16
\inst6|filtk[2]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[2]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~402_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~402_combout\,
	combout => \inst6|filtk[2]~SCLR_LUT_combout\);

-- Location: LCCOMB_X13_Y11_N12
\inst6|filtk~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~426_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & (!\inst6|nn~5_combout\ & !\inst6|nn~6_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\ & 
-- (\inst6|nn~2_combout\)) # (!\inst6|nn~5_combout\ & (!\inst6|nn~2_combout\ & !\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~6_combout\,
	combout => \inst6|filtk~426_combout\);

-- Location: LCCOMB_X6_Y8_N16
\inst6|filtk~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~443_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|LessThan1~0_combout\ & \inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[3]~q\ & (((!\inst6|LessThan1~0_combout\ & !\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~443_combout\);

-- Location: LCCOMB_X13_Y11_N14
\inst6|filtk~921\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~921_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[5]~q\ & (\inst6|filtk~443_combout\)) # (!\inst6|filter:n[5]~q\ & ((!\inst6|filtk~914_combout\))))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[5]~q\ & 
-- ((!\inst6|filtk~914_combout\))) # (!\inst6|filter:n[5]~q\ & (\inst6|filtk~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filtk~443_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~914_combout\,
	combout => \inst6|filtk~921_combout\);

-- Location: LCCOMB_X6_Y8_N8
\inst6|filtk~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~434_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[0]~q\) # (!\inst6|filter:n[3]~q\)))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\) # (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~434_combout\);

-- Location: LCCOMB_X6_Y8_N18
\inst6|filtk~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~435_combout\ = (\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\) # (\inst6|filter:n[0]~q\)))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[0]~q\) # (!\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~435_combout\);

-- Location: LCCOMB_X6_Y8_N14
\inst6|filtk~919\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~919_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[3]~q\ & (\inst6|filter:n[0]~q\ & !\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~919_combout\);

-- Location: LCCOMB_X6_Y8_N12
\inst6|filtk~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~436_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~919_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~435_combout\,
	datac => \inst6|filtk~919_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~436_combout\);

-- Location: LCCOMB_X6_Y8_N2
\inst6|filtk~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~437_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~436_combout\ & (\inst6|filtk~237_combout\)) # (!\inst6|filtk~436_combout\ & ((\inst6|filtk~434_combout\))))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~237_combout\,
	datac => \inst6|filtk~434_combout\,
	datad => \inst6|filtk~436_combout\,
	combout => \inst6|filtk~437_combout\);

-- Location: LCCOMB_X7_Y9_N14
\inst6|filtk~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~438_combout\ = (\inst6|filtk~343_combout\ & ((\inst6|nn~3_combout\ & ((!\inst6|filtk~218_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~205_combout\,
	datab => \inst6|filtk~343_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~438_combout\);

-- Location: LCCOMB_X7_Y9_N28
\inst6|filtk~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~439_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\ & ((\inst6|filtk~218_combout\))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~259_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~439_combout\);

-- Location: LCCOMB_X8_Y7_N8
\inst6|filtk~920\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~920_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\ & (\inst6|filter:n[2]~q\ $ (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[3]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))))) # (!\inst6|filter:n[0]~q\ & 
-- ((\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[3]~q\ & (\inst6|filter:n[2]~q\ $ (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~920_combout\);

-- Location: LCCOMB_X7_Y9_N10
\inst6|filtk~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~440_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|filtk~439_combout\) # ((!\inst6|nn~3_combout\ & \inst6|filtk~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~439_combout\,
	datac => \inst6|filtk~920_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~440_combout\);

-- Location: LCCOMB_X7_Y9_N24
\inst6|filtk~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~441_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~437_combout\)) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~438_combout\) # (\inst6|filtk~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~437_combout\,
	datac => \inst6|filtk~438_combout\,
	datad => \inst6|filtk~440_combout\,
	combout => \inst6|filtk~441_combout\);

-- Location: LCCOMB_X10_Y11_N22
\inst6|filtk~964\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~964_combout\ = (\inst6|filtk~428_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\))))) # 
-- (!\inst6|filtk~428_combout\ & (\inst6|filter:n[0]~q\ $ (((\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~428_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~964_combout\);

-- Location: LCCOMB_X7_Y11_N6
\inst6|filtk~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~429_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~2_combout\ & (\inst6|nn~5_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~429_combout\);

-- Location: LCCOMB_X10_Y11_N10
\inst6|filtk~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~430_combout\ = (\inst6|filtk~429_combout\) # ((\inst6|filter:n[7]~q\ & (\inst6|filter:n[5]~q\ $ (!\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filtk~429_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~430_combout\);

-- Location: LCCOMB_X10_Y11_N28
\inst6|filtk~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~431_combout\ = (\inst6|nn~3_combout\ & (\inst6|nn~6_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|filtk~964_combout\)) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~430_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~964_combout\,
	datad => \inst6|filtk~430_combout\,
	combout => \inst6|filtk~431_combout\);

-- Location: LCCOMB_X10_Y11_N16
\inst6|filtk~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~360_combout\ = \inst6|filter:n[2]~q\ $ (\inst6|filter:n[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~360_combout\);

-- Location: LCCOMB_X10_Y11_N30
\inst6|filtk~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~427_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~0_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\ & ((\inst6|filtk~360_combout\))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|filtk~360_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filtk~360_combout\,
	combout => \inst6|filtk~427_combout\);

-- Location: LCCOMB_X6_Y7_N6
\inst6|filtk~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~432_combout\ = (\inst6|filtk~359_combout\) # ((\inst6|nn~5_combout\ & ((\inst6|nn~2_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~359_combout\,
	combout => \inst6|filtk~432_combout\);

-- Location: LCCOMB_X10_Y11_N18
\inst6|filtk~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~433_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~431_combout\ & ((!\inst6|filtk~432_combout\))) # (!\inst6|filtk~431_combout\ & (\inst6|filtk~427_combout\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~431_combout\,
	datac => \inst6|filtk~427_combout\,
	datad => \inst6|filtk~432_combout\,
	combout => \inst6|filtk~433_combout\);

-- Location: LCCOMB_X13_Y11_N18
\inst6|filtk~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~442_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~4_combout\) # ((\inst6|filtk~433_combout\)))) # (!\inst6|nn~1_combout\ & (!\inst6|nn~4_combout\ & (\inst6|filtk~441_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~441_combout\,
	datad => \inst6|filtk~433_combout\,
	combout => \inst6|filtk~442_combout\);

-- Location: LCCOMB_X13_Y11_N16
\inst6|filtk~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~444_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~442_combout\ & ((\inst6|filtk~921_combout\))) # (!\inst6|filtk~442_combout\ & (\inst6|filtk~426_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~426_combout\,
	datab => \inst6|filtk~921_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~442_combout\,
	combout => \inst6|filtk~444_combout\);

-- Location: LCCOMB_X13_Y11_N26
\inst6|filtk~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~421_combout\ = (\inst6|filtk~403_combout\ & ((\inst6|nn~1_combout\ & (!\inst6|nn~5_combout\ & \inst6|nn~0_combout\)) # (!\inst6|nn~1_combout\ & (\inst6|nn~5_combout\ & !\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~403_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~421_combout\);

-- Location: LCCOMB_X13_Y11_N0
\inst6|filtk~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~422_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\))))) # (!\inst6|nn~3_combout\ & (((\inst6|nn~5_combout\ & \inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~422_combout\);

-- Location: LCCOMB_X13_Y11_N22
\inst6|filtk~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~423_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~421_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~421_combout\,
	datad => \inst6|filtk~422_combout\,
	combout => \inst6|filtk~423_combout\);

-- Location: LCCOMB_X12_Y10_N24
\inst6|filtk~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~418_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|filter:n[7]~q\ & ((!\inst6|filtk~384_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~244_combout\,
	datac => \inst6|filtk~384_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~418_combout\);

-- Location: LCCOMB_X13_Y11_N2
\inst6|filtk~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~419_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~1_combout\ & (\inst6|nn~3_combout\ & !\inst6|nn~0_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\))))) # (!\inst6|filter:n[7]~q\ & (((!\inst6|nn~3_combout\ & 
-- !\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~419_combout\);

-- Location: LCCOMB_X13_Y11_N20
\inst6|filtk~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~420_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|filtk~418_combout\) # ((\inst6|nn~5_combout\ & \inst6|filtk~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~418_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~419_combout\,
	combout => \inst6|filtk~420_combout\);

-- Location: LCCOMB_X13_Y11_N28
\inst6|filtk~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~417_combout\ = (\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\)) # (!\inst6|nn~0_combout\ & ((!\inst6|nn~2_combout\))))) # (!\inst6|nn~1_combout\ & (\inst6|nn~5_combout\ $ ((!\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~417_combout\);

-- Location: LCCOMB_X13_Y11_N24
\inst6|filtk~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~424_combout\ = (\inst6|nn~4_combout\ & (((\inst6|filtk~417_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~423_combout\) # ((\inst6|filtk~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~423_combout\,
	datab => \inst6|filtk~420_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~417_combout\,
	combout => \inst6|filtk~424_combout\);

-- Location: LCCOMB_X13_Y7_N18
\inst6|filtk~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~411_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~411_combout\);

-- Location: LCCOMB_X13_Y7_N28
\inst6|filtk~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~412_combout\ = \inst6|filter:n[1]~q\ $ (((\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[2]~q\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[0]~q\ & !\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~412_combout\);

-- Location: LCCOMB_X13_Y7_N26
\inst6|filtk~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~413_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~412_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~411_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~412_combout\,
	combout => \inst6|filtk~413_combout\);

-- Location: LCCOMB_X13_Y7_N0
\inst6|filtk~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~415_combout\ = (\inst6|filtk~413_combout\) # ((\inst6|nn~3_combout\ & (\inst6|filtk~236_combout\ & \inst6|filtk~414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~236_combout\,
	datac => \inst6|filtk~413_combout\,
	datad => \inst6|filtk~414_combout\,
	combout => \inst6|filtk~415_combout\);

-- Location: LCCOMB_X12_Y13_N0
\inst6|filtk~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~404_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & (!\inst6|nn~1_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~387_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~387_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~404_combout\);

-- Location: LCCOMB_X13_Y11_N8
\inst6|filtk~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~406_combout\ = (\inst6|filtk~403_combout\ & ((\inst6|filtk~404_combout\) # ((\inst6|filtk~405_combout\ & \inst6|filtk~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~405_combout\,
	datab => \inst6|filtk~403_combout\,
	datac => \inst6|filtk~188_combout\,
	datad => \inst6|filtk~404_combout\,
	combout => \inst6|filtk~406_combout\);

-- Location: LCCOMB_X11_Y8_N2
\inst6|filtk~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~408_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~4_combout\ & (\inst6|filter:n[7]~q\ & (\inst6|nn~5_combout\ $ (\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~408_combout\);

-- Location: LCCOMB_X11_Y8_N4
\inst6|filtk~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~409_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\) # ((\inst6|nn~0_combout\ & \inst6|filtk~408_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filtk~408_combout\,
	combout => \inst6|filtk~409_combout\);

-- Location: LCCOMB_X12_Y12_N12
\inst6|filtk~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~407_combout\ = (\inst6|filtk~391_combout\ & ((\inst6|nn~5_combout\ & (\inst6|nn~0_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|nn~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~391_combout\,
	combout => \inst6|filtk~407_combout\);

-- Location: LCCOMB_X12_Y12_N14
\inst6|filtk~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~410_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~2_combout\ & ((\inst6|filtk~407_combout\))) # (!\inst6|nn~2_combout\ & (\inst6|filtk~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~409_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~407_combout\,
	combout => \inst6|filtk~410_combout\);

-- Location: LCCOMB_X13_Y11_N6
\inst6|filtk~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~416_combout\ = (\inst6|filtk~406_combout\) # ((\inst6|filtk~410_combout\) # ((\inst6|filtk~415_combout\ & \inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~415_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~406_combout\,
	datad => \inst6|filtk~410_combout\,
	combout => \inst6|filtk~416_combout\);

-- Location: LCCOMB_X13_Y11_N30
\inst6|filtk~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~425_combout\ = (\inst6|nn~7_combout\ & ((\inst6|nn~6_combout\ & ((\inst6|filtk~416_combout\))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~424_combout\,
	datac => \inst6|nn~7_combout\,
	datad => \inst6|filtk~416_combout\,
	combout => \inst6|filtk~425_combout\);

-- Location: LCCOMB_X13_Y11_N4
\inst6|filtk~922\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~922_combout\ = (\inst6|filtk~425_combout\) # ((\inst6|filtk~444_combout\ & (\inst6|filter:n[4]~q\ $ (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[4]~q\,
	datab => \inst6|filtk~444_combout\,
	datac => \inst6|filtk~425_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~922_combout\);

-- Location: LCCOMB_X13_Y11_N10
\inst6|filtk[3]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[3]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~922_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Equal6~2_combout\,
	datac => \inst6|filtk~922_combout\,
	combout => \inst6|filtk[3]~SCLR_LUT_combout\);

-- Location: LCCOMB_X8_Y7_N26
\inst6|filtk~965\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~965_combout\ = \inst6|filter:n[3]~q\ $ (((\inst6|filter:n[2]~q\ & (\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~965_combout\);

-- Location: LCCOMB_X9_Y7_N24
\inst6|filtk~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~445_combout\ = (\inst6|nn~5_combout\ & ((\inst6|filtk~965_combout\ & ((\inst6|nn~0_combout\))) # (!\inst6|filtk~965_combout\ & (!\inst6|nn~2_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~965_combout\ $ (((\inst6|nn~2_combout\) # 
-- (!\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~965_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~445_combout\);

-- Location: LCCOMB_X7_Y6_N14
\inst6|filtk~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~446_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[5]~q\ $ (\inst6|filter:n[0]~q\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[5]~q\ $ (\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~446_combout\);

-- Location: LCCOMB_X8_Y6_N4
\inst6|filtk~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~447_combout\ = (\inst6|nn~6_combout\ & (\inst6|filter:n[7]~q\)) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & (\inst6|filtk~287_combout\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~446_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~287_combout\,
	datad => \inst6|filtk~446_combout\,
	combout => \inst6|filtk~447_combout\);

-- Location: LCCOMB_X7_Y6_N28
\inst6|filtk~923\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~923_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[0]~q\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[2]~q\)) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\) # (\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~923_combout\);

-- Location: LCCOMB_X7_Y6_N24
\inst6|filtk~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~448_combout\ = (\inst6|filtk~447_combout\ & (((\inst6|filtk~923_combout\)) # (!\inst6|nn~6_combout\))) # (!\inst6|filtk~447_combout\ & (\inst6|nn~6_combout\ & (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~447_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~923_combout\,
	combout => \inst6|filtk~448_combout\);

-- Location: LCCOMB_X6_Y8_N22
\inst6|filtk~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~451_combout\ = \inst6|filter:n[2]~q\ $ (((\inst6|filter:n[3]~q\ & (\inst6|LessThan1~0_combout\ & !\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~451_combout\);

-- Location: LCCOMB_X6_Y8_N4
\inst6|filtk~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~452_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~914_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|filtk~451_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~914_combout\,
	datac => \inst6|filtk~451_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~452_combout\);

-- Location: LCCOMB_X7_Y9_N18
\inst6|filtk~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~449_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~6_combout\ $ (((!\inst6|nn~2_combout\) # (!\inst6|nn~5_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\))) # (!\inst6|nn~2_combout\ & 
-- (!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~449_combout\);

-- Location: LCCOMB_X7_Y9_N20
\inst6|filtk~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~450_combout\ = (\inst6|filter:n[7]~q\ & \inst6|filtk~449_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~449_combout\,
	combout => \inst6|filtk~450_combout\);

-- Location: LCCOMB_X6_Y8_N30
\inst6|filtk~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~453_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~448_combout\)) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~452_combout\) # (\inst6|filtk~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~448_combout\,
	datac => \inst6|filtk~452_combout\,
	datad => \inst6|filtk~450_combout\,
	combout => \inst6|filtk~453_combout\);

-- Location: LCCOMB_X6_Y7_N28
\inst6|filtk~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~454_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\ & (\inst6|nn~3_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|nn~2_combout\) # (!\inst6|nn~3_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & 
-- (\inst6|nn~5_combout\)) # (!\inst6|nn~2_combout\ & ((!\inst6|nn~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~454_combout\);

-- Location: LCCOMB_X6_Y7_N14
\inst6|filtk~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~455_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~6_combout\ & ((!\inst6|nn~5_combout\))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~454_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~455_combout\);

-- Location: LCCOMB_X8_Y8_N6
\inst6|filtk~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~456_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|nn~6_combout\ & ((!\inst6|nn~2_combout\))) # (!\inst6|nn~6_combout\ & (!\inst6|nn~0_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~456_combout\);

-- Location: LCCOMB_X6_Y8_N28
\inst6|filtk~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~457_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~456_combout\) # ((\inst6|nn~5_combout\ & \inst6|filtk~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~456_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~237_combout\,
	combout => \inst6|filtk~457_combout\);

-- Location: LCCOMB_X6_Y7_N12
\inst6|filtk~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~458_combout\ = (!\inst6|filtk~359_combout\ & (\inst6|nn~6_combout\ & (\inst6|nn~3_combout\ & !\inst6|filtk~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~359_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~206_combout\,
	combout => \inst6|filtk~458_combout\);

-- Location: LCCOMB_X6_Y7_N22
\inst6|filtk~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~459_combout\ = (\inst6|filtk~455_combout\) # ((\inst6|filter:n[7]~q\ & ((\inst6|filtk~457_combout\) # (\inst6|filtk~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~455_combout\,
	datac => \inst6|filtk~457_combout\,
	datad => \inst6|filtk~458_combout\,
	combout => \inst6|filtk~459_combout\);

-- Location: LCCOMB_X9_Y7_N30
\inst6|filtk~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~460_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~453_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~459_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~453_combout\,
	datad => \inst6|filtk~459_combout\,
	combout => \inst6|filtk~460_combout\);

-- Location: LCCOMB_X9_Y7_N0
\inst6|filtk~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~461_combout\ = (\inst6|nn~0_combout\ & (((!\inst6|nn~2_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\) # ((!\inst6|nn~6_combout\ & \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~461_combout\);

-- Location: LCCOMB_X9_Y7_N22
\inst6|filtk~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~462_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~460_combout\ & ((\inst6|filtk~461_combout\))) # (!\inst6|filtk~460_combout\ & (\inst6|filtk~445_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~445_combout\,
	datac => \inst6|filtk~460_combout\,
	datad => \inst6|filtk~461_combout\,
	combout => \inst6|filtk~462_combout\);

-- Location: LCCOMB_X9_Y9_N30
\inst6|filtk~924\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~924_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|filter:n[2]~q\))) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[1]~q\))))) # (!\inst6|filter:n[0]~q\ & 
-- ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[2]~q\ $ (!\inst6|filter:n[1]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~924_combout\);

-- Location: LCCOMB_X13_Y7_N22
\inst6|filtk~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~463_combout\ = (\inst6|filter:n[2]~q\ & (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[1]~q\)))) # (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~463_combout\);

-- Location: LCCOMB_X13_Y7_N24
\inst6|filtk~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~464_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~5_combout\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~463_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~411_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~463_combout\,
	datad => \inst6|filtk~411_combout\,
	combout => \inst6|filtk~464_combout\);

-- Location: LCCOMB_X9_Y9_N2
\inst6|filtk~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~465_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~464_combout\ & (\inst6|filtk~924_combout\)) # (!\inst6|filtk~464_combout\ & ((!\inst6|filtk~261_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~924_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~261_combout\,
	datad => \inst6|filtk~464_combout\,
	combout => \inst6|filtk~465_combout\);

-- Location: LCCOMB_X11_Y7_N10
\inst6|filtk~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~466_combout\ = (!\inst6|nn~3_combout\ & (\inst6|filtk~465_combout\ & (\inst6|filter:n[3]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filtk~465_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~466_combout\);

-- Location: LCCOMB_X12_Y12_N4
\inst6|filtk~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~467_combout\ = (!\inst6|nn~1_combout\ & ((\inst6|nn~4_combout\ & ((\inst6|nn~0_combout\))) # (!\inst6|nn~4_combout\ & (\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~467_combout\);

-- Location: LCCOMB_X12_Y12_N22
\inst6|filtk~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~468_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~467_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|nn~4_combout\ & ((!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~467_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~468_combout\);

-- Location: LCCOMB_X12_Y12_N28
\inst6|filtk~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~469_combout\ = (!\inst6|nn~1_combout\ & (\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~469_combout\);

-- Location: LCCOMB_X12_Y12_N18
\inst6|filtk~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~470_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~407_combout\) # ((\inst6|filtk~469_combout\)))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~407_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~468_combout\,
	datad => \inst6|filtk~469_combout\,
	combout => \inst6|filtk~470_combout\);

-- Location: LCCOMB_X12_Y8_N16
\inst6|filtk~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~475_combout\ = (!\inst6|nn~4_combout\ & (\inst6|filter:n[2]~q\ $ (!\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~475_combout\);

-- Location: LCCOMB_X12_Y8_N22
\inst6|filtk~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~476_combout\ = (!\inst6|nn~0_combout\ & ((\inst6|nn~1_combout\ & (!\inst6|nn~3_combout\)) # (!\inst6|nn~1_combout\ & (\inst6|nn~3_combout\ & \inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~476_combout\);

-- Location: LCCOMB_X12_Y8_N24
\inst6|filtk~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~477_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~1_combout\ $ (((!\inst6|filter:n[7]~q\) # (!\inst6|nn~3_combout\))))) # (!\inst6|nn~0_combout\ & (((\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~477_combout\);

-- Location: LCCOMB_X12_Y8_N10
\inst6|filtk~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~478_combout\ = (\inst6|filtk~475_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~476_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~475_combout\,
	datac => \inst6|filtk~476_combout\,
	datad => \inst6|filtk~477_combout\,
	combout => \inst6|filtk~478_combout\);

-- Location: LCCOMB_X9_Y8_N28
\inst6|filtk~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~472_combout\ = (\inst6|filtk~198_combout\ & ((\inst6|nn~1_combout\ & (!\inst6|filtk~471_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~198_combout\,
	datac => \inst6|filtk~471_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~472_combout\);

-- Location: LCCOMB_X12_Y8_N0
\inst6|filtk~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~473_combout\ = (!\inst6|nn~3_combout\ & (\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~473_combout\);

-- Location: LCCOMB_X12_Y8_N18
\inst6|filtk~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~474_combout\ = (\inst6|nn~2_combout\ & (!\inst6|nn~4_combout\ & ((\inst6|filtk~472_combout\) # (\inst6|filtk~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~472_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~473_combout\,
	combout => \inst6|filtk~474_combout\);

-- Location: LCCOMB_X12_Y8_N28
\inst6|filtk~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~479_combout\ = (\inst6|nn~2_combout\ & (((!\inst6|nn~5_combout\ & \inst6|nn~0_combout\)))) # (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|nn~0_combout\))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~479_combout\);

-- Location: LCCOMB_X12_Y8_N6
\inst6|filtk~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~480_combout\ = (\inst6|filtk~478_combout\) # ((\inst6|filtk~474_combout\) # ((\inst6|nn~4_combout\ & \inst6|filtk~479_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~478_combout\,
	datab => \inst6|filtk~474_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~479_combout\,
	combout => \inst6|filtk~480_combout\);

-- Location: LCCOMB_X12_Y8_N20
\inst6|filtk~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~481_combout\ = (\inst6|nn~6_combout\ & (\inst6|nn~3_combout\ & (\inst6|filtk~470_combout\))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~470_combout\,
	datad => \inst6|filtk~480_combout\,
	combout => \inst6|filtk~481_combout\);

-- Location: LCCOMB_X16_Y7_N22
\inst6|filtk~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~482_combout\ = (\inst6|nn~7_combout\ & (((\inst6|filtk~466_combout\) # (\inst6|filtk~481_combout\)))) # (!\inst6|nn~7_combout\ & (\inst6|filtk~462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~462_combout\,
	datab => \inst6|filtk~466_combout\,
	datac => \inst6|nn~7_combout\,
	datad => \inst6|filtk~481_combout\,
	combout => \inst6|filtk~482_combout\);

-- Location: LCCOMB_X19_Y7_N12
\inst6|filtk[4]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[4]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~482_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~482_combout\,
	combout => \inst6|filtk[4]~SCLR_LUT_combout\);

-- Location: LCCOMB_X11_Y12_N12
\inst6|filtk~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~503_combout\ = (\inst6|nn~5_combout\ & (((!\inst6|filtk~339_combout\ & \inst6|filtk~502_combout\)))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~907_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~907_combout\,
	datab => \inst6|filtk~339_combout\,
	datac => \inst6|filtk~502_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~503_combout\);

-- Location: LCCOMB_X7_Y6_N26
\inst6|filtk~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~497_combout\ = (\inst6|nn~3_combout\ & (\inst6|nn~5_combout\ $ (((\inst6|nn~6_combout\) # (\inst6|filtk~218_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~497_combout\);

-- Location: LCCOMB_X8_Y9_N22
\inst6|filtk~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~490_combout\ = \inst6|filter:n[3]~q\ $ (((\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & (!\inst6|filter:n[0]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~490_combout\);

-- Location: LCCOMB_X8_Y9_N18
\inst6|filtk~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~498_combout\ = (\inst6|nn~5_combout\ & (((!\inst6|nn~6_combout\ & \inst6|nn~0_combout\)) # (!\inst6|filtk~928_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~928_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~498_combout\);

-- Location: LCCOMB_X8_Y9_N28
\inst6|filtk~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~499_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filtk~498_combout\) # ((\inst6|filtk~490_combout\ & !\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~490_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~498_combout\,
	combout => \inst6|filtk~499_combout\);

-- Location: LCCOMB_X10_Y12_N18
\inst6|filtk~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~493_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\ & (\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[3]~q\ & ((!\inst6|LessThan1~0_combout\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\ & ((\inst6|LessThan1~0_combout\))) 
-- # (!\inst6|filter:n[3]~q\ & (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~493_combout\);

-- Location: LCCOMB_X10_Y12_N8
\inst6|filtk~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~494_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\))))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[3]~q\))) # 
-- (!\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~494_combout\);

-- Location: LCCOMB_X10_Y12_N30
\inst6|filtk~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~495_combout\ = (\inst6|nn~5_combout\ & ((\inst6|nn~3_combout\) # ((!\inst6|filtk~915_combout\)))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~3_combout\ & (\inst6|filtk~494_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~494_combout\,
	datad => \inst6|filtk~915_combout\,
	combout => \inst6|filtk~495_combout\);

-- Location: LCCOMB_X10_Y12_N28
\inst6|filtk~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~496_combout\ = (\inst6|filtk~495_combout\ & (((!\inst6|nn~3_combout\)) # (!\inst6|filtk~927_combout\))) # (!\inst6|filtk~495_combout\ & (((\inst6|filtk~493_combout\ & \inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~927_combout\,
	datab => \inst6|filtk~493_combout\,
	datac => \inst6|filtk~495_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~496_combout\);

-- Location: LCCOMB_X10_Y12_N26
\inst6|filtk~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~500_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|filtk~496_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~497_combout\) # ((\inst6|filtk~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~497_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~499_combout\,
	datad => \inst6|filtk~496_combout\,
	combout => \inst6|filtk~500_combout\);

-- Location: LCCOMB_X6_Y10_N18
\inst6|filtk~925\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~925_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~925_combout\);

-- Location: LCCOMB_X6_Y10_N6
\inst6|filtk~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~485_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & ((!\inst6|filtk~925_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~207_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~925_combout\,
	combout => \inst6|filtk~485_combout\);

-- Location: LCCOMB_X6_Y10_N20
\inst6|filtk~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~486_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|filter:n[2]~q\) # ((!\inst6|filter:n[0]~q\ & !\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[5]~q\ & (((\inst6|filter:n[0]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~486_combout\);

-- Location: LCCOMB_X6_Y10_N30
\inst6|filtk~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~487_combout\ = (\inst6|filtk~485_combout\ & (((\inst6|filtk~486_combout\) # (!\inst6|nn~6_combout\)))) # (!\inst6|filtk~485_combout\ & (!\inst6|nn~5_combout\ & (\inst6|nn~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~485_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~486_combout\,
	combout => \inst6|filtk~487_combout\);

-- Location: LCCOMB_X8_Y9_N26
\inst6|filtk~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~488_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[3]~q\) # ((\inst6|filter:n[2]~q\ & \inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[0]~q\ & (((!\inst6|filter:n[2]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~488_combout\);

-- Location: LCCOMB_X8_Y9_N12
\inst6|filtk~926\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~926_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ & \inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~926_combout\);

-- Location: LCCOMB_X8_Y9_N16
\inst6|filtk~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~489_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~926_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~488_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~926_combout\,
	combout => \inst6|filtk~489_combout\);

-- Location: LCCOMB_X8_Y9_N24
\inst6|filtk~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~491_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~489_combout\ & ((\inst6|filtk~490_combout\))) # (!\inst6|filtk~489_combout\ & (\inst6|filtk~285_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~285_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~490_combout\,
	datad => \inst6|filtk~489_combout\,
	combout => \inst6|filtk~491_combout\);

-- Location: LCCOMB_X11_Y11_N14
\inst6|filtk~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~492_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~487_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~491_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datac => \inst6|filtk~487_combout\,
	datad => \inst6|filtk~491_combout\,
	combout => \inst6|filtk~492_combout\);

-- Location: LCCOMB_X11_Y12_N26
\inst6|filtk~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~501_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((\inst6|filtk~492_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~500_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~492_combout\,
	combout => \inst6|filtk~501_combout\);

-- Location: LCCOMB_X11_Y12_N2
\inst6|filtk~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~483_combout\ = (\inst6|filtk~289_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~259_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|filtk~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~289_combout\,
	datab => \inst6|filtk~259_combout\,
	datac => \inst6|filtk~205_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~483_combout\);

-- Location: LCCOMB_X11_Y12_N28
\inst6|filtk~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~484_combout\ = (\inst6|filtk~483_combout\) # ((!\inst6|filtk~289_combout\ & (\inst6|nn~0_combout\ & !\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~289_combout\,
	datab => \inst6|filtk~483_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~484_combout\);

-- Location: LCCOMB_X11_Y12_N10
\inst6|filtk~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~504_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~501_combout\ & (\inst6|filtk~503_combout\)) # (!\inst6|filtk~501_combout\ & ((\inst6|filtk~484_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~503_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~501_combout\,
	datad => \inst6|filtk~484_combout\,
	combout => \inst6|filtk~504_combout\);

-- Location: LCCOMB_X13_Y8_N22
\inst6|filtk~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~511_combout\ = \inst6|filter:n[2]~q\ $ (((\inst6|filter:n[1]~q\ & (!\inst6|LessThan1~0_combout\ & \inst6|filter:n[0]~q\)) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~511_combout\);

-- Location: LCCOMB_X14_Y8_N24
\inst6|filtk~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~512_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~397_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~511_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~397_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~511_combout\,
	combout => \inst6|filtk~512_combout\);

-- Location: LCCOMB_X12_Y9_N8
\inst6|filtk~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~505_combout\ = (\inst6|nn~0_combout\ & (!\inst6|nn~1_combout\ & ((\inst6|nn~3_combout\) # (\inst6|nn~5_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~3_combout\ & (!\inst6|nn~1_combout\ & \inst6|nn~5_combout\)) # (!\inst6|nn~3_combout\ & 
-- (\inst6|nn~1_combout\ & !\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~505_combout\);

-- Location: LCCOMB_X12_Y9_N2
\inst6|filtk~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~506_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~505_combout\) # ((\inst6|filtk~403_combout\ & \inst6|filtk~228_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~403_combout\ & \inst6|filtk~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~505_combout\,
	datac => \inst6|filtk~403_combout\,
	datad => \inst6|filtk~228_combout\,
	combout => \inst6|filtk~506_combout\);

-- Location: LCCOMB_X12_Y10_N20
\inst6|filtk~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~508_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\ & ((\inst6|filtk~383_combout\))) # (!\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & !\inst6|filtk~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~383_combout\,
	combout => \inst6|filtk~508_combout\);

-- Location: LCCOMB_X12_Y10_N18
\inst6|filtk~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~507_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~0_combout\ $ (((!\inst6|nn~3_combout\ & \inst6|nn~1_combout\))))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~507_combout\);

-- Location: LCCOMB_X12_Y10_N30
\inst6|filtk~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~509_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~507_combout\)))) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~197_combout\) # ((\inst6|filtk~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~197_combout\,
	datab => \inst6|filtk~508_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~507_combout\,
	combout => \inst6|filtk~509_combout\);

-- Location: LCCOMB_X12_Y9_N16
\inst6|filtk~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~510_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|nn~2_combout\ & (\inst6|filtk~506_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~509_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~506_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~509_combout\,
	combout => \inst6|filtk~510_combout\);

-- Location: LCCOMB_X11_Y12_N4
\inst6|filtk~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~513_combout\ = (\inst6|filtk~512_combout\ & (\inst6|LessThan1~0_combout\ $ ((!\inst6|filter:n[3]~q\)))) # (!\inst6|filtk~512_combout\ & (\inst6|filtk~510_combout\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filtk~512_combout\,
	datad => \inst6|filtk~510_combout\,
	combout => \inst6|filtk~513_combout\);

-- Location: LCCOMB_X12_Y12_N2
\inst6|filtk~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~515_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~5_combout\ & \inst6|nn~0_combout\)) # (!\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~515_combout\);

-- Location: LCCOMB_X12_Y12_N8
\inst6|filtk~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~516_combout\ = (\inst6|filtk~515_combout\) # ((!\inst6|nn~0_combout\ & (\inst6|filter:n[7]~q\ & !\inst6|nn~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~515_combout\,
	combout => \inst6|filtk~516_combout\);

-- Location: LCCOMB_X12_Y12_N0
\inst6|filtk~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~514_combout\ = (\inst6|filtk~391_combout\ & ((\inst6|nn~0_combout\ & ((\inst6|nn~1_combout\) # (!\inst6|nn~5_combout\))) # (!\inst6|nn~0_combout\ & (\inst6|nn~1_combout\ & !\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~391_combout\,
	combout => \inst6|filtk~514_combout\);

-- Location: LCCOMB_X12_Y12_N30
\inst6|filtk~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~517_combout\ = (\inst6|nn~2_combout\ & (((\inst6|filtk~514_combout\)) # (!\inst6|filtk~310_combout\))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~310_combout\,
	datac => \inst6|filtk~516_combout\,
	datad => \inst6|filtk~514_combout\,
	combout => \inst6|filtk~517_combout\);

-- Location: LCCOMB_X8_Y10_N10
\inst6|filtk~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~520_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\)) # 
-- (!\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~520_combout\);

-- Location: LCCOMB_X8_Y10_N6
\inst6|filtk~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~518_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|LessThan1~0_combout\ & !\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[1]~q\ & (((!\inst6|LessThan1~0_combout\ & \inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~518_combout\);

-- Location: LCCOMB_X8_Y10_N14
\inst6|filtk~930\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~930_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~930_combout\);

-- Location: LCCOMB_X8_Y10_N24
\inst6|filtk~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~519_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~518_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~930_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~518_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~930_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~519_combout\);

-- Location: LCCOMB_X8_Y10_N28
\inst6|filtk~929\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~929_combout\ = (\inst6|filter:n[1]~q\ & (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[1]~q\ & (\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~929_combout\);

-- Location: LCCOMB_X8_Y10_N8
\inst6|filtk~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~521_combout\ = (\inst6|filtk~519_combout\ & (((!\inst6|filter:n[7]~q\)) # (!\inst6|filtk~520_combout\))) # (!\inst6|filtk~519_combout\ & (((\inst6|filter:n[7]~q\ & \inst6|filtk~929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~520_combout\,
	datab => \inst6|filtk~519_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~929_combout\,
	combout => \inst6|filtk~521_combout\);

-- Location: LCCOMB_X11_Y12_N18
\inst6|filtk~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~522_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~517_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~521_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~517_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~521_combout\,
	datad => \inst6|nn~6_combout\,
	combout => \inst6|filtk~522_combout\);

-- Location: LCCOMB_X11_Y12_N16
\inst6|filtk~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~523_combout\ = (\inst6|nn~7_combout\ & (((\inst6|filtk~513_combout\) # (\inst6|filtk~522_combout\)))) # (!\inst6|nn~7_combout\ & (\inst6|filtk~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~504_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~513_combout\,
	datad => \inst6|filtk~522_combout\,
	combout => \inst6|filtk~523_combout\);

-- Location: LCCOMB_X19_Y12_N30
\inst6|filtk[5]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[5]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~523_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~523_combout\,
	combout => \inst6|filtk[5]~SCLR_LUT_combout\);

-- Location: LCCOMB_X5_Y9_N18
\inst6|filtk~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~545_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~259_combout\) # (!\inst6|nn~5_combout\)))) # (!\inst6|nn~6_combout\ & (!\inst6|nn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~259_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~545_combout\);

-- Location: LCCOMB_X5_Y9_N12
\inst6|filtk~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~524_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~285_combout\) # (\inst6|nn~2_combout\)))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\ & ((!\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~285_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~524_combout\);

-- Location: LCCOMB_X5_Y9_N30
\inst6|filtk~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~525_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~2_combout\ & (\inst6|nn~6_combout\ & !\inst6|filtk~524_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~524_combout\))))) # (!\inst6|nn~0_combout\ & (((\inst6|filtk~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~524_combout\,
	combout => \inst6|filtk~525_combout\);

-- Location: LCCOMB_X10_Y12_N4
\inst6|filtk~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~529_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[3]~q\)))) # (!\inst6|filter:n[0]~q\ & (((!\inst6|filter:n[3]~q\) # (!\inst6|LessThan1~0_combout\)) # 
-- (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~529_combout\);

-- Location: LCCOMB_X10_Y12_N24
\inst6|filtk~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~531_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~529_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~530_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~529_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~531_combout\);

-- Location: LCCOMB_X6_Y8_N26
\inst6|filtk~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~532_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~531_combout\ & ((!\inst6|filtk~919_combout\))) # (!\inst6|filtk~531_combout\ & (!\inst6|filtk~443_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~443_combout\,
	datac => \inst6|filtk~919_combout\,
	datad => \inst6|filtk~531_combout\,
	combout => \inst6|filtk~532_combout\);

-- Location: LCCOMB_X7_Y6_N12
\inst6|filtk~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~528_combout\ = (\inst6|filtk~527_combout\ & (((\inst6|filtk~923_combout\)) # (!\inst6|nn~6_combout\))) # (!\inst6|filtk~527_combout\ & (\inst6|nn~6_combout\ & (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~527_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~923_combout\,
	combout => \inst6|filtk~528_combout\);

-- Location: LCCOMB_X6_Y8_N0
\inst6|filtk~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~533_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~528_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~532_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datac => \inst6|filtk~532_combout\,
	datad => \inst6|filtk~528_combout\,
	combout => \inst6|filtk~533_combout\);

-- Location: LCCOMB_X10_Y8_N8
\inst6|filtk~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~540_combout\ = (\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[3]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # ((\inst6|filter:n[3]~q\ & !\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~540_combout\);

-- Location: LCCOMB_X8_Y8_N2
\inst6|filtk~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~541_combout\ = (\inst6|nn~5_combout\ & (((\inst6|nn~3_combout\)) # (!\inst6|filtk~539_combout\))) # (!\inst6|nn~5_combout\ & (((!\inst6|nn~3_combout\ & !\inst6|filtk~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~539_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~540_combout\,
	combout => \inst6|filtk~541_combout\);

-- Location: LCCOMB_X7_Y9_N22
\inst6|filtk~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~542_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|filtk~541_combout\)) # (!\inst6|nn~6_combout\ & (\inst6|filtk~541_combout\ & !\inst6|filtk~218_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~541_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~542_combout\);

-- Location: LCCOMB_X8_Y7_N24
\inst6|filtk~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~535_combout\ = (\inst6|filter:n[3]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[3]~q\ & (!\inst6|filter:n[5]~q\ & \inst6|filter:n[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~535_combout\);

-- Location: LCCOMB_X7_Y9_N4
\inst6|filtk~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~536_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|filter:n[2]~q\ & ((\inst6|filtk~535_combout\) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filtk~535_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~535_combout\,
	combout => \inst6|filtk~536_combout\);

-- Location: LCCOMB_X7_Y9_N26
\inst6|filtk~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~534_combout\ = (\inst6|nn~0_combout\ $ (((!\inst6|nn~5_combout\ & \inst6|nn~6_combout\)))) # (!\inst6|nn~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~534_combout\);

-- Location: LCCOMB_X7_Y9_N6
\inst6|filtk~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~537_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\ & (!\inst6|nn~6_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|nn~2_combout\))))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\ & (\inst6|nn~5_combout\)) # 
-- (!\inst6|nn~6_combout\ & ((\inst6|nn~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~537_combout\);

-- Location: LCCOMB_X7_Y9_N12
\inst6|filtk~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~538_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~537_combout\) # ((\inst6|filtk~536_combout\ & \inst6|filtk~534_combout\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~536_combout\ & (\inst6|filtk~534_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~536_combout\,
	datac => \inst6|filtk~534_combout\,
	datad => \inst6|filtk~537_combout\,
	combout => \inst6|filtk~538_combout\);

-- Location: LCCOMB_X7_Y9_N8
\inst6|filtk~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~543_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~538_combout\))) # (!\inst6|filter:n[7]~q\ & (\inst6|filtk~542_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~542_combout\,
	datad => \inst6|filtk~538_combout\,
	combout => \inst6|filtk~543_combout\);

-- Location: LCCOMB_X5_Y9_N0
\inst6|filtk~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~544_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~533_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~533_combout\,
	datad => \inst6|filtk~543_combout\,
	combout => \inst6|filtk~544_combout\);

-- Location: LCCOMB_X5_Y9_N4
\inst6|filtk~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~546_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~544_combout\ & (\inst6|filtk~545_combout\)) # (!\inst6|filtk~544_combout\ & ((\inst6|filtk~525_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~545_combout\,
	datac => \inst6|filtk~525_combout\,
	datad => \inst6|filtk~544_combout\,
	combout => \inst6|filtk~546_combout\);

-- Location: LCCOMB_X12_Y10_N0
\inst6|filtk~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~563_combout\ = (\inst6|nn~0_combout\ & (!\inst6|nn~3_combout\ & ((!\inst6|filtk~383_combout\) # (!\inst6|filter:n[7]~q\)))) # (!\inst6|nn~0_combout\ & (\inst6|filter:n[7]~q\ & (\inst6|filtk~383_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~383_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~563_combout\);

-- Location: LCCOMB_X12_Y10_N14
\inst6|filtk~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~564_combout\ = (\inst6|filtk~268_combout\ & ((\inst6|filtk~563_combout\) # ((\inst6|filtk~196_combout\ & \inst6|filtk~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~196_combout\,
	datab => \inst6|filtk~244_combout\,
	datac => \inst6|filtk~268_combout\,
	datad => \inst6|filtk~563_combout\,
	combout => \inst6|filtk~564_combout\);

-- Location: LCCOMB_X9_Y10_N10
\inst6|filtk~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~560_combout\ = (\inst6|filter:n[2]~q\ & (\inst6|LessThan1~0_combout\ & !\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[2]~q\ & (!\inst6|LessThan1~0_combout\ & \inst6|filter:n[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~560_combout\);

-- Location: LCCOMB_X9_Y10_N8
\inst6|filtk~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~559_combout\ = \inst6|filter:n[1]~q\ $ (((\inst6|filter:n[5]~q\ & (!\inst6|filter:n[0]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[5]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~559_combout\);

-- Location: LCCOMB_X9_Y10_N28
\inst6|filtk~931\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~931_combout\ = (\inst6|filtk~559_combout\ & (\inst6|filter:n[7]~q\ & (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filtk~559_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~931_combout\);

-- Location: LCCOMB_X9_Y10_N16
\inst6|filtk~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~561_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~931_combout\) # ((\inst6|filtk~560_combout\ & \inst6|filtk~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~560_combout\,
	datab => \inst6|filtk~931_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~309_combout\,
	combout => \inst6|filtk~561_combout\);

-- Location: LCCOMB_X11_Y6_N2
\inst6|filtk~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~562_combout\ = (\inst6|nn~1_combout\ & (((!\inst6|nn~0_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~1_combout\ & (\inst6|filter:n[7]~q\ $ (((!\inst6|nn~5_combout\ & \inst6|nn~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~562_combout\);

-- Location: LCCOMB_X13_Y7_N12
\inst6|filtk~932\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~932_combout\ = (\inst6|filtk~562_combout\ & (!\inst6|nn~3_combout\ & (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filtk~562_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~932_combout\);

-- Location: LCCOMB_X13_Y7_N10
\inst6|filtk~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~565_combout\ = (\inst6|filtk~564_combout\) # ((\inst6|filtk~561_combout\) # (\inst6|filtk~932_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~564_combout\,
	datab => \inst6|filtk~561_combout\,
	datad => \inst6|filtk~932_combout\,
	combout => \inst6|filtk~565_combout\);

-- Location: LCCOMB_X13_Y7_N6
\inst6|filtk~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~557_combout\ = (\inst6|filter:n[1]~q\ & (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\)))) # (!\inst6|filter:n[1]~q\ & (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~557_combout\);

-- Location: LCCOMB_X13_Y7_N16
\inst6|filtk~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~558_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~411_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~557_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~411_combout\,
	combout => \inst6|filtk~558_combout\);

-- Location: LCCOMB_X13_Y7_N4
\inst6|filtk~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~566_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|filtk~558_combout\) # ((\inst6|filtk~565_combout\ & !\inst6|nn~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~565_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~558_combout\,
	combout => \inst6|filtk~566_combout\);

-- Location: LCCOMB_X12_Y13_N26
\inst6|filtk~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~549_combout\ = (\inst6|filtk~327_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~387_combout\))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~387_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~327_combout\,
	combout => \inst6|filtk~549_combout\);

-- Location: LCCOMB_X12_Y13_N20
\inst6|filtk~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~550_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((!\inst6|nn~0_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~471_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~550_combout\);

-- Location: LCCOMB_X12_Y13_N6
\inst6|filtk~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~547_combout\ = (\inst6|filtk~391_combout\ & ((\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\) # (!\inst6|nn~1_combout\))) # (!\inst6|nn~0_combout\ & ((!\inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~391_combout\,
	combout => \inst6|filtk~547_combout\);

-- Location: LCCOMB_X12_Y13_N28
\inst6|filtk~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~548_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~547_combout\) # ((!\inst6|filtk~266_combout\ & \inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~547_combout\,
	datab => \inst6|filtk~266_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~548_combout\);

-- Location: LCCOMB_X12_Y13_N22
\inst6|filtk~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~551_combout\ = (\inst6|filtk~548_combout\) # ((!\inst6|nn~2_combout\ & ((\inst6|filtk~549_combout\) # (\inst6|filtk~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~549_combout\,
	datab => \inst6|filtk~550_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~548_combout\,
	combout => \inst6|filtk~551_combout\);

-- Location: LCCOMB_X8_Y10_N22
\inst6|filtk~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~552_combout\ = (\inst6|filter:n[2]~q\ & ((\inst6|filter:n[1]~q\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~552_combout\);

-- Location: LCCOMB_X8_Y10_N12
\inst6|filtk~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~553_combout\ = \inst6|filter:n[1]~q\ $ (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~553_combout\);

-- Location: LCCOMB_X8_Y10_N18
\inst6|filtk~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~554_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~185_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~553_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~185_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~554_combout\);

-- Location: LCCOMB_X8_Y10_N20
\inst6|filtk~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~555_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~554_combout\ & ((\inst6|filtk~263_combout\))) # (!\inst6|filtk~554_combout\ & (!\inst6|filtk~552_combout\)))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~552_combout\,
	datab => \inst6|filtk~263_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~554_combout\,
	combout => \inst6|filtk~555_combout\);

-- Location: LCCOMB_X16_Y7_N24
\inst6|filtk~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~556_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~551_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~555_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~551_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~555_combout\,
	combout => \inst6|filtk~556_combout\);

-- Location: LCCOMB_X16_Y7_N18
\inst6|filtk~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~567_combout\ = (\inst6|nn~7_combout\ & (((\inst6|filtk~566_combout\) # (\inst6|filtk~556_combout\)))) # (!\inst6|nn~7_combout\ & (\inst6|filtk~546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~546_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~566_combout\,
	datad => \inst6|filtk~556_combout\,
	combout => \inst6|filtk~567_combout\);

-- Location: LCCOMB_X16_Y7_N30
\inst6|filtk[6]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[6]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~567_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~567_combout\,
	combout => \inst6|filtk[6]~SCLR_LUT_combout\);

-- Location: LCCOMB_X7_Y10_N12
\inst6|filtk~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~596_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\ & (\inst6|filtk~274_combout\ & !\inst6|nn~5_combout\)) # (!\inst6|nn~0_combout\ & (!\inst6|filtk~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~274_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~596_combout\);

-- Location: LCCOMB_X7_Y10_N28
\inst6|filtk~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~594_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~0_combout\)) # (!\inst6|nn~4_combout\ & (\inst6|filter:n[7]~q\ & ((!\inst6|nn~1_combout\) # (!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~594_combout\);

-- Location: LCCOMB_X7_Y10_N30
\inst6|filtk~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~595_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~594_combout\)))) # (!\inst6|nn~5_combout\ & (!\inst6|nn~0_combout\ & ((\inst6|nn~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~594_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~595_combout\);

-- Location: LCCOMB_X8_Y10_N4
\inst6|filtk~937\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~937_combout\ = (\inst6|filtk~317_combout\ & ((\inst6|LessThan1~0_combout\ & (\inst6|filter:n[5]~q\ & \inst6|filter:n[1]~q\)) # (!\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[5]~q\ & !\inst6|filter:n[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filtk~317_combout\,
	combout => \inst6|filtk~937_combout\);

-- Location: LCCOMB_X7_Y10_N14
\inst6|filtk~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~597_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~596_combout\) # ((\inst6|filtk~937_combout\)))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~596_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~595_combout\,
	datad => \inst6|filtk~937_combout\,
	combout => \inst6|filtk~597_combout\);

-- Location: LCCOMB_X8_Y10_N2
\inst6|filtk~938\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~938_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\)))) # (!\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~938_combout\);

-- Location: LCCOMB_X13_Y7_N2
\inst6|filtk~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~599_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~5_combout\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (!\inst6|filtk~185_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~557_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~185_combout\,
	datad => \inst6|filtk~557_combout\,
	combout => \inst6|filtk~599_combout\);

-- Location: LCCOMB_X8_Y10_N26
\inst6|filtk~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~598_combout\ = (\inst6|filter:n[1]~q\ & (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (\inst6|LessThan1~0_combout\)))) # (!\inst6|filter:n[1]~q\ & (\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~598_combout\);

-- Location: LCCOMB_X7_Y10_N16
\inst6|filtk~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~600_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~599_combout\ & (!\inst6|filtk~938_combout\)) # (!\inst6|filtk~599_combout\ & ((!\inst6|filtk~598_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~938_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~599_combout\,
	datad => \inst6|filtk~598_combout\,
	combout => \inst6|filtk~600_combout\);

-- Location: LCCOMB_X7_Y10_N6
\inst6|filtk~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~601_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~597_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~600_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~597_combout\,
	datad => \inst6|filtk~600_combout\,
	combout => \inst6|filtk~601_combout\);

-- Location: LCCOMB_X7_Y10_N0
\inst6|filtk~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~585_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~228_combout\ & !\inst6|filtk~205_combout\)))) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~917_combout\) # ((\inst6|filtk~228_combout\ & !\inst6|filtk~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~917_combout\,
	datac => \inst6|filtk~228_combout\,
	datad => \inst6|filtk~205_combout\,
	combout => \inst6|filtk~585_combout\);

-- Location: LCCOMB_X7_Y10_N10
\inst6|filtk~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~586_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~274_combout\ & ((\inst6|nn~0_combout\))) # (!\inst6|filtk~274_combout\ & (!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~274_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~586_combout\);

-- Location: LCCOMB_X7_Y10_N24
\inst6|filtk~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~587_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~586_combout\) # ((!\inst6|filtk~387_combout\ & \inst6|filtk~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~387_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~560_combout\,
	datad => \inst6|filtk~586_combout\,
	combout => \inst6|filtk~587_combout\);

-- Location: LCCOMB_X7_Y10_N22
\inst6|filtk~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~588_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~587_combout\) # ((\inst6|filtk~268_combout\ & \inst6|filtk~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~268_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~244_combout\,
	datad => \inst6|filtk~587_combout\,
	combout => \inst6|filtk~588_combout\);

-- Location: LCCOMB_X7_Y10_N8
\inst6|filtk~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~589_combout\ = (!\inst6|nn~0_combout\ & (\inst6|nn~2_combout\ & ((\inst6|nn~1_combout\) # (\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~589_combout\);

-- Location: LCCOMB_X7_Y7_N22
\inst6|filtk~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~590_combout\ = ((!\inst6|nn~2_combout\ & ((\inst6|nn~1_combout\) # (\inst6|nn~0_combout\)))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~590_combout\);

-- Location: LCCOMB_X7_Y10_N18
\inst6|filtk~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~591_combout\ = (\inst6|nn~1_combout\ & ((\inst6|filtk~268_combout\) # ((\inst6|filtk~590_combout\ & \inst6|nn~5_combout\)))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~590_combout\ & ((\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~590_combout\,
	datac => \inst6|filtk~268_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~591_combout\);

-- Location: LCCOMB_X7_Y10_N20
\inst6|filtk~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~592_combout\ = (\inst6|filtk~588_combout\) # ((!\inst6|nn~3_combout\ & ((\inst6|filtk~589_combout\) # (\inst6|filtk~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~588_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~589_combout\,
	datad => \inst6|filtk~591_combout\,
	combout => \inst6|filtk~592_combout\);

-- Location: LCCOMB_X7_Y10_N26
\inst6|filtk~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~593_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|nn~4_combout\ & (\inst6|filtk~585_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~592_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~585_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~592_combout\,
	combout => \inst6|filtk~593_combout\);

-- Location: LCCOMB_X8_Y7_N14
\inst6|filtk~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~568_combout\ = ((!\inst6|filtk~352_combout\ & (\inst6|filter:n[2]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filtk~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filtk~239_combout\,
	datac => \inst6|filtk~352_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~568_combout\);

-- Location: LCCOMB_X8_Y7_N12
\inst6|filtk~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~583_combout\ = \inst6|filter:n[0]~q\ $ (((\inst6|filter:n[3]~q\ & (\inst6|filter:n[2]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~583_combout\);

-- Location: LCCOMB_X8_Y7_N10
\inst6|filtk~935\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~935_combout\ = \inst6|filter:n[0]~q\ $ (\inst6|filter:n[3]~q\ $ (\inst6|filter:n[2]~q\ $ (\inst6|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~935_combout\);

-- Location: LCCOMB_X8_Y7_N28
\inst6|filtk~936\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~936_combout\ = (\inst6|filtk~583_combout\ & ((\inst6|filtk~935_combout\) # (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[5]~q\)))) # (!\inst6|filtk~583_combout\ & (\inst6|filtk~935_combout\ & (\inst6|LessThan1~0_combout\ $ 
-- (!\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~583_combout\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filtk~935_combout\,
	combout => \inst6|filtk~936_combout\);

-- Location: LCCOMB_X10_Y11_N6
\inst6|filtk~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~577_combout\ = (\inst6|nn~6_combout\ & (((!\inst6|nn~2_combout\)))) # (!\inst6|nn~6_combout\ & ((\inst6|nn~5_combout\ $ (!\inst6|nn~2_combout\)) # (!\inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~577_combout\);

-- Location: LCCOMB_X10_Y11_N20
\inst6|filtk~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~576_combout\ = (\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|nn~5_combout\)) # (!\inst6|nn~6_combout\ & (\inst6|nn~5_combout\ & !\inst6|filtk~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~576_combout\);

-- Location: LCCOMB_X10_Y11_N0
\inst6|filtk~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~578_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~576_combout\) # ((\inst6|filtk~577_combout\ & !\inst6|nn~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~577_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~576_combout\,
	combout => \inst6|filtk~578_combout\);

-- Location: LCCOMB_X10_Y11_N2
\inst6|filtk~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~579_combout\ = (\inst6|nn~0_combout\ & (!\inst6|nn~2_combout\ & (\inst6|nn~6_combout\ $ (\inst6|nn~3_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~3_combout\ & ((\inst6|nn~2_combout\))) # (!\inst6|nn~3_combout\ & 
-- (!\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~579_combout\);

-- Location: LCCOMB_X10_Y11_N4
\inst6|filtk~934\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~934_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~579_combout\ & (\inst6|filter:n[5]~q\ $ (\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filtk~579_combout\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~934_combout\);

-- Location: LCCOMB_X10_Y11_N24
\inst6|filtk~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~580_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~218_combout\) # ((!\inst6|nn~6_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~2_combout\ $ (!\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~218_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~580_combout\);

-- Location: LCCOMB_X10_Y11_N14
\inst6|filtk~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~581_combout\ = (\inst6|filtk~578_combout\) # ((\inst6|filtk~934_combout\) # ((\inst6|filtk~428_combout\ & \inst6|filtk~580_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~428_combout\,
	datab => \inst6|filtk~578_combout\,
	datac => \inst6|filtk~934_combout\,
	datad => \inst6|filtk~580_combout\,
	combout => \inst6|filtk~581_combout\);

-- Location: LCCOMB_X9_Y6_N4
\inst6|filtk~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~571_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~570_combout\ & (!\inst6|filtk~933_combout\)) # (!\inst6|filtk~570_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~933_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~570_combout\,
	combout => \inst6|filtk~571_combout\);

-- Location: LCCOMB_X10_Y6_N0
\inst6|filtk~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~572_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[3]~q\)))) # (!\inst6|LessThan1~0_combout\ & (((\inst6|filter:n[3]~q\) # (!\inst6|filter:n[0]~q\)) # 
-- (!\inst6|filter:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~572_combout\);

-- Location: LCCOMB_X8_Y9_N2
\inst6|filtk~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~573_combout\ = (\inst6|nn~5_combout\ & (((\inst6|filtk~347_combout\) # (\inst6|filter:n[7]~q\)))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~490_combout\ & ((!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~490_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~347_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~573_combout\);

-- Location: LCCOMB_X9_Y11_N2
\inst6|filtk~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~574_combout\ = (\inst6|filtk~573_combout\ & (((!\inst6|filter:n[7]~q\) # (!\inst6|filtk~920_combout\)))) # (!\inst6|filtk~573_combout\ & (\inst6|filtk~572_combout\ & ((\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~572_combout\,
	datab => \inst6|filtk~573_combout\,
	datac => \inst6|filtk~920_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~574_combout\);

-- Location: LCCOMB_X9_Y11_N0
\inst6|filtk~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~575_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~571_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~574_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~571_combout\,
	datab => \inst6|nn~3_combout\,
	datad => \inst6|filtk~574_combout\,
	combout => \inst6|filtk~575_combout\);

-- Location: LCCOMB_X9_Y11_N26
\inst6|filtk~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~582_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((\inst6|filtk~575_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~581_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~575_combout\,
	combout => \inst6|filtk~582_combout\);

-- Location: LCCOMB_X8_Y11_N0
\inst6|filtk~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~584_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~582_combout\ & ((!\inst6|filtk~936_combout\))) # (!\inst6|filtk~582_combout\ & (\inst6|filtk~568_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~568_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~936_combout\,
	datad => \inst6|filtk~582_combout\,
	combout => \inst6|filtk~584_combout\);

-- Location: LCCOMB_X7_Y10_N4
\inst6|filtk~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~602_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~601_combout\) # ((\inst6|filtk~593_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~601_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~593_combout\,
	datad => \inst6|filtk~584_combout\,
	combout => \inst6|filtk~602_combout\);

-- Location: LCCOMB_X14_Y10_N28
\inst6|filtk[7]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[7]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~602_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~602_combout\,
	combout => \inst6|filtk[7]~SCLR_LUT_combout\);

-- Location: LCCOMB_X13_Y9_N4
\inst6|filtk~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~606_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\ $ (!\inst6|nn~5_combout\)) # (!\inst6|nn~1_combout\))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\) # ((!\inst6|nn~1_combout\ & \inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~606_combout\);

-- Location: LCCOMB_X13_Y9_N2
\inst6|filtk~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~605_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[1]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[1]~q\) # (!\inst6|filter:n[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~605_combout\);

-- Location: LCCOMB_X13_Y9_N10
\inst6|filtk~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~607_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~3_combout\ & ((\inst6|filtk~605_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~606_combout\,
	datad => \inst6|filtk~605_combout\,
	combout => \inst6|filtk~607_combout\);

-- Location: LCCOMB_X9_Y9_N12
\inst6|filtk~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~603_combout\ = (\inst6|filter:n[0]~q\ & (!\inst6|filter:n[2]~q\ & !\inst6|filter:n[1]~q\)) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & \inst6|filter:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~603_combout\);

-- Location: LCCOMB_X9_Y9_N18
\inst6|filtk~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~604_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~603_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|filtk~281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~603_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~281_combout\,
	combout => \inst6|filtk~604_combout\);

-- Location: LCCOMB_X12_Y9_N18
\inst6|filtk~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~608_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|LessThan1~0_combout\ & (!\inst6|filter:n[1]~q\ & \inst6|filter:n[0]~q\)) # (!\inst6|LessThan1~0_combout\ & (\inst6|filter:n[1]~q\ & !\inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~608_combout\);

-- Location: LCCOMB_X12_Y9_N0
\inst6|filtk~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~609_combout\ = (\inst6|nn~5_combout\ & ((\inst6|filtk~608_combout\) # ((!\inst6|nn~3_combout\ & !\inst6|filtk~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~309_combout\,
	datad => \inst6|filtk~608_combout\,
	combout => \inst6|filtk~609_combout\);

-- Location: LCCOMB_X13_Y9_N12
\inst6|filtk~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~610_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~3_combout\ & (\inst6|filter:n[7]~q\ $ (!\inst6|nn~1_combout\)))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~3_combout\ $ (!\inst6|nn~1_combout\)) # (!\inst6|filter:n[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~610_combout\);

-- Location: LCCOMB_X13_Y9_N6
\inst6|filtk~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~611_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|filtk~609_combout\) # ((!\inst6|nn~5_combout\ & \inst6|filtk~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~609_combout\,
	datad => \inst6|filtk~610_combout\,
	combout => \inst6|filtk~611_combout\);

-- Location: LCCOMB_X13_Y9_N24
\inst6|filtk~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~612_combout\ = (\inst6|filtk~604_combout\) # ((!\inst6|nn~4_combout\ & ((\inst6|filtk~607_combout\) # (\inst6|filtk~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~607_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~604_combout\,
	datad => \inst6|filtk~611_combout\,
	combout => \inst6|filtk~612_combout\);

-- Location: LCCOMB_X13_Y9_N18
\inst6|filtk~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~620_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filter:n[1]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\) # (!\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filter:n[1]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~620_combout\);

-- Location: LCCOMB_X13_Y9_N8
\inst6|filtk~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~621_combout\ = (\inst6|filtk~620_combout\) # ((!\inst6|nn~2_combout\ & ((\inst6|filter:n[7]~q\) # (!\inst6|nn~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~620_combout\,
	combout => \inst6|filtk~621_combout\);

-- Location: LCCOMB_X13_Y9_N22
\inst6|filtk~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~622_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[0]~q\) # (!\inst6|filter:n[1]~q\))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[1]~q\) # (!\inst6|filter:n[0]~q\))))) # (!\inst6|filter:n[7]~q\ 
-- & ((\inst6|filter:n[0]~q\ $ (\inst6|filter:n[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filter:n[1]~q\,
	combout => \inst6|filtk~622_combout\);

-- Location: LCCOMB_X13_Y9_N16
\inst6|filtk~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~623_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~2_combout\ & ((\inst6|filtk~622_combout\))) # (!\inst6|nn~2_combout\ & (\inst6|nn~1_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~2_combout\ & (\inst6|nn~1_combout\)) # 
-- (!\inst6|nn~2_combout\ & ((\inst6|filtk~622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~622_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~623_combout\);

-- Location: LCCOMB_X13_Y9_N30
\inst6|filtk~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~624_combout\ = (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~621_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~623_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~621_combout\,
	datad => \inst6|filtk~623_combout\,
	combout => \inst6|filtk~624_combout\);

-- Location: LCCOMB_X12_Y9_N10
\inst6|filtk~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~613_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((!\inst6|nn~5_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~613_combout\);

-- Location: LCCOMB_X12_Y9_N28
\inst6|filtk~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~614_combout\ = (\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[0]~q\ & (!\inst6|filter:n[5]~q\)))) # (!\inst6|filter:n[1]~q\ & ((\inst6|filter:n[0]~q\ & (\inst6|filter:n[5]~q\)) # 
-- (!\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[1]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~614_combout\);

-- Location: LCCOMB_X11_Y9_N12
\inst6|filtk~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~615_combout\ = (!\inst6|nn~4_combout\ & ((\inst6|filtk~428_combout\) # ((\inst6|nn~5_combout\ & \inst6|filtk~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~309_combout\,
	datad => \inst6|filtk~428_combout\,
	combout => \inst6|filtk~615_combout\);

-- Location: LCCOMB_X12_Y9_N30
\inst6|filtk~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~616_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|filtk~613_combout\) # ((\inst6|filtk~614_combout\ & \inst6|filtk~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~613_combout\,
	datab => \inst6|filtk~614_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~615_combout\,
	combout => \inst6|filtk~616_combout\);

-- Location: LCCOMB_X11_Y11_N8
\inst6|filtk~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~617_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~274_combout\ & ((\inst6|nn~5_combout\))) # (!\inst6|filtk~274_combout\ & (!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~274_combout\,
	combout => \inst6|filtk~617_combout\);

-- Location: LCCOMB_X12_Y9_N20
\inst6|filtk~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~618_combout\ = (\inst6|filtk~617_combout\) # ((!\inst6|filter:n[7]~q\ & (\inst6|filtk~405_combout\ & \inst6|filter:n[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~405_combout\,
	datac => \inst6|filter:n[8]~q\,
	datad => \inst6|filtk~617_combout\,
	combout => \inst6|filtk~618_combout\);

-- Location: LCCOMB_X12_Y9_N14
\inst6|filtk~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~619_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~616_combout\) # ((\inst6|nn~2_combout\ & \inst6|filtk~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~616_combout\,
	datad => \inst6|filtk~618_combout\,
	combout => \inst6|filtk~619_combout\);

-- Location: LCCOMB_X13_Y9_N20
\inst6|filtk~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~625_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filtk~624_combout\) # (\inst6|filtk~619_combout\)))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~612_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~612_combout\,
	datac => \inst6|filtk~624_combout\,
	datad => \inst6|filtk~619_combout\,
	combout => \inst6|filtk~625_combout\);

-- Location: LCCOMB_X9_Y7_N8
\inst6|filtk~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~626_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\))) # (!\inst6|nn~2_combout\ & (!\inst6|nn~5_combout\)))) # (!\inst6|nn~6_combout\ & (((!\inst6|nn~2_combout\ & !\inst6|nn~0_combout\)) # 
-- (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~626_combout\);

-- Location: LCCOMB_X6_Y11_N30
\inst6|filtk~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~632_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~289_combout\ $ (((!\inst6|nn~0_combout\ & \inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~289_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~632_combout\);

-- Location: LCCOMB_X6_Y11_N16
\inst6|filtk~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~633_combout\ = (\inst6|filtk~632_combout\) # ((\inst6|filtk~335_combout\ & ((\inst6|filtk~300_combout\) # (!\inst6|filtk~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~335_combout\,
	datab => \inst6|filtk~502_combout\,
	datac => \inst6|filtk~632_combout\,
	datad => \inst6|filtk~300_combout\,
	combout => \inst6|filtk~633_combout\);

-- Location: LCCOMB_X6_Y11_N4
\inst6|filtk~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~631_combout\ = (\inst6|nn~2_combout\ & (!\inst6|filter:n[7]~q\ & (\inst6|nn~6_combout\ & \inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~631_combout\);

-- Location: LCCOMB_X6_Y10_N4
\inst6|filtk~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~629_combout\ = (\inst6|filter:n[0]~q\ & (((!\inst6|filter:n[2]~q\ & \inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\) # ((\inst6|filter:n[2]~q\ & !\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~629_combout\);

-- Location: LCCOMB_X6_Y10_N28
\inst6|filtk~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~627_combout\ = (\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[0]~q\ & !\inst6|filter:n[5]~q\)) # (!\inst6|LessThan1~0_combout\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|LessThan1~0_combout\) # ((\inst6|filter:n[0]~q\ & \inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~627_combout\);

-- Location: LCCOMB_X6_Y10_N10
\inst6|filtk~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~628_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~6_combout\) # ((\inst6|filtk~627_combout\)))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~6_combout\ & (\inst6|filtk~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~207_combout\,
	datad => \inst6|filtk~627_combout\,
	combout => \inst6|filtk~628_combout\);

-- Location: LCCOMB_X6_Y10_N22
\inst6|filtk~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~630_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~628_combout\ & (\inst6|filtk~629_combout\)) # (!\inst6|filtk~628_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~629_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~628_combout\,
	combout => \inst6|filtk~630_combout\);

-- Location: LCCOMB_X6_Y11_N10
\inst6|filtk~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~634_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~630_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~633_combout\) # ((\inst6|filtk~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~633_combout\,
	datac => \inst6|filtk~631_combout\,
	datad => \inst6|filtk~630_combout\,
	combout => \inst6|filtk~634_combout\);

-- Location: LCCOMB_X10_Y8_N12
\inst6|filtk~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~636_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~5_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & (!\inst6|filtk~635_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~939_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~635_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~939_combout\,
	combout => \inst6|filtk~636_combout\);

-- Location: LCCOMB_X7_Y8_N28
\inst6|filtk~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~637_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~636_combout\ & ((!\inst6|filtk~443_combout\))) # (!\inst6|filtk~636_combout\ & (\inst6|filtk~935_combout\)))) # (!\inst6|nn~3_combout\ & (((\inst6|filtk~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~935_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~443_combout\,
	datad => \inst6|filtk~636_combout\,
	combout => \inst6|filtk~637_combout\);

-- Location: LCCOMB_X7_Y9_N2
\inst6|filtk~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~639_combout\ = (\inst6|filtk~343_combout\ & (\inst6|nn~3_combout\ $ (\inst6|filtk~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filtk~343_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~639_combout\);

-- Location: LCCOMB_X8_Y8_N16
\inst6|filtk~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~638_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|nn~3_combout\ & (\inst6|nn~6_combout\)) # (!\inst6|nn~3_combout\ & ((!\inst6|filtk~540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~540_combout\,
	combout => \inst6|filtk~638_combout\);

-- Location: LCCOMB_X8_Y8_N30
\inst6|filtk~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~640_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~637_combout\)) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~639_combout\) # (\inst6|filtk~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~637_combout\,
	datac => \inst6|filtk~639_combout\,
	datad => \inst6|filtk~638_combout\,
	combout => \inst6|filtk~640_combout\);

-- Location: LCCOMB_X9_Y7_N14
\inst6|filtk~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~641_combout\ = (\inst6|nn~4_combout\ & (\inst6|nn~1_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & (\inst6|filtk~634_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|filtk~640_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~634_combout\,
	datad => \inst6|filtk~640_combout\,
	combout => \inst6|filtk~641_combout\);

-- Location: LCCOMB_X10_Y7_N4
\inst6|filtk~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~642_combout\ = (\inst6|nn~0_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|nn~2_combout\)) # (!\inst6|nn~6_combout\ & ((\inst6|nn~5_combout\))))) # (!\inst6|nn~0_combout\ & (((!\inst6|nn~2_combout\ & \inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~642_combout\);

-- Location: LCCOMB_X9_Y7_N16
\inst6|filtk~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~643_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~641_combout\ & ((\inst6|filtk~642_combout\))) # (!\inst6|filtk~641_combout\ & (\inst6|filtk~626_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~626_combout\,
	datac => \inst6|filtk~641_combout\,
	datad => \inst6|filtk~642_combout\,
	combout => \inst6|filtk~643_combout\);

-- Location: LCCOMB_X14_Y7_N24
\inst6|filtk~940\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~940_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[4]~q\ & ((\inst6|filtk~643_combout\))) # (!\inst6|filter:n[4]~q\ & (\inst6|filtk~625_combout\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[4]~q\ & 
-- (\inst6|filtk~625_combout\)) # (!\inst6|filter:n[4]~q\ & ((\inst6|filtk~643_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[4]~q\,
	datac => \inst6|filtk~625_combout\,
	datad => \inst6|filtk~643_combout\,
	combout => \inst6|filtk~940_combout\);

-- Location: LCCOMB_X16_Y7_N20
\inst6|filtk[8]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[8]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~940_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~940_combout\,
	combout => \inst6|filtk[8]~SCLR_LUT_combout\);

-- Location: LCCOMB_X12_Y11_N12
\inst6|filtk~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~655_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~0_combout\ & (\inst6|nn~3_combout\)) # (!\inst6|nn~0_combout\ & ((!\inst6|nn~1_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|nn~3_combout\ & !\inst6|nn~0_combout\)) # 
-- (!\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~655_combout\);

-- Location: LCCOMB_X12_Y11_N2
\inst6|filtk~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~654_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~3_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~1_combout\))) # (!\inst6|nn~3_combout\ & ((\inst6|nn~1_combout\))))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~654_combout\);

-- Location: LCCOMB_X12_Y11_N26
\inst6|filtk~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~656_combout\ = (!\inst6|nn~2_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|filtk~654_combout\))) # (!\inst6|nn~5_combout\ & (\inst6|filtk~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~655_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~654_combout\,
	combout => \inst6|filtk~656_combout\);

-- Location: LCCOMB_X12_Y11_N22
\inst6|filtk~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~658_combout\ = (\inst6|nn~0_combout\ & (((!\inst6|nn~1_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~0_combout\ & ((\inst6|nn~5_combout\ & (!\inst6|filter:n[7]~q\)) # (!\inst6|nn~5_combout\ & ((\inst6|nn~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~658_combout\);

-- Location: LCCOMB_X12_Y11_N16
\inst6|filtk~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~657_combout\ = (\inst6|filtk~198_combout\ & ((\inst6|nn~5_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|nn~1_combout\))) # (!\inst6|nn~5_combout\ & ((\inst6|nn~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~198_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~657_combout\);

-- Location: LCCOMB_X12_Y11_N24
\inst6|filtk~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~659_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~657_combout\) # ((!\inst6|nn~3_combout\ & \inst6|filtk~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~658_combout\,
	datad => \inst6|filtk~657_combout\,
	combout => \inst6|filtk~659_combout\);

-- Location: LCCOMB_X12_Y11_N8
\inst6|filtk~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~653_combout\ = (\inst6|nn~2_combout\ & (\inst6|nn~5_combout\ $ (((!\inst6|nn~1_combout\) # (!\inst6|nn~0_combout\))))) # (!\inst6|nn~2_combout\ & (((\inst6|nn~1_combout\) # (!\inst6|nn~5_combout\)) # (!\inst6|nn~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|nn~0_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~653_combout\);

-- Location: LCCOMB_X12_Y11_N10
\inst6|filtk~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~660_combout\ = (\inst6|nn~4_combout\ & (((\inst6|filtk~653_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~656_combout\) # ((\inst6|filtk~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~656_combout\,
	datab => \inst6|filtk~659_combout\,
	datac => \inst6|filtk~653_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~660_combout\);

-- Location: LCCOMB_X11_Y7_N0
\inst6|filtk~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~651_combout\ = (\inst6|filtk~560_combout\ & ((\inst6|filter:n[7]~q\ & (\inst6|filtk~405_combout\)) # (!\inst6|filter:n[7]~q\ & ((!\inst6|nn~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~560_combout\,
	datab => \inst6|filtk~405_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~1_combout\,
	combout => \inst6|filtk~651_combout\);

-- Location: LCCOMB_X11_Y7_N30
\inst6|filtk~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~650_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|filter:n[7]~q\ $ (\inst6|nn~2_combout\)) # (!\inst6|filtk~387_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~387_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~650_combout\);

-- Location: LCCOMB_X11_Y7_N4
\inst6|filtk~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~646_combout\ = (\inst6|filtk~391_combout\ & ((\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[1]~q\)) # (!\inst6|filtk~352_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filtk~391_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filtk~352_combout\,
	combout => \inst6|filtk~646_combout\);

-- Location: LCCOMB_X12_Y8_N30
\inst6|filtk~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~647_combout\ = \inst6|filter:n[5]~q\ $ (!\inst6|filter:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~647_combout\);

-- Location: LCCOMB_X11_Y7_N22
\inst6|filtk~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~648_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~1_combout\ & ((!\inst6|nn~5_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~647_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~648_combout\);

-- Location: LCCOMB_X12_Y9_N24
\inst6|filtk~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~644_combout\ = (\inst6|nn~5_combout\ & ((\inst6|filtk~608_combout\) # ((\inst6|nn~4_combout\)))) # (!\inst6|nn~5_combout\ & (((!\inst6|nn~4_combout\ & \inst6|filtk~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~608_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~620_combout\,
	combout => \inst6|filtk~644_combout\);

-- Location: LCCOMB_X12_Y7_N18
\inst6|filtk~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~645_combout\ = (\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\) # ((\inst6|filtk~644_combout\ & \inst6|nn~0_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~644_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~645_combout\);

-- Location: LCCOMB_X11_Y7_N28
\inst6|filtk~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~649_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~646_combout\) # ((\inst6|filtk~648_combout\)))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~2_combout\,
	datab => \inst6|filtk~646_combout\,
	datac => \inst6|filtk~648_combout\,
	datad => \inst6|filtk~645_combout\,
	combout => \inst6|filtk~649_combout\);

-- Location: LCCOMB_X11_Y7_N14
\inst6|filtk~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~652_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~649_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~651_combout\) # ((\inst6|filtk~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~651_combout\,
	datac => \inst6|filtk~650_combout\,
	datad => \inst6|filtk~649_combout\,
	combout => \inst6|filtk~652_combout\);

-- Location: LCCOMB_X11_Y12_N14
\inst6|filtk~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~661_combout\ = (\inst6|nn~7_combout\ & ((\inst6|nn~6_combout\ & ((\inst6|filtk~652_combout\))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~660_combout\,
	datab => \inst6|nn~7_combout\,
	datac => \inst6|filtk~652_combout\,
	datad => \inst6|nn~6_combout\,
	combout => \inst6|filtk~661_combout\);

-- Location: LCCOMB_X11_Y12_N30
\inst6|filtk~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~675_combout\ = (\inst6|nn~0_combout\ & (\inst6|nn~5_combout\ $ (((\inst6|nn~6_combout\ & \inst6|nn~2_combout\))))) # (!\inst6|nn~0_combout\ & (!\inst6|nn~5_combout\ & (\inst6|nn~6_combout\ $ (!\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~675_combout\);

-- Location: LCCOMB_X10_Y8_N10
\inst6|filtk~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~667_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\ & ((!\inst6|filter:n[3]~q\))) # (!\inst6|filter:n[2]~q\ & (!\inst6|filter:n[0]~q\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\)) # 
-- (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~667_combout\);

-- Location: LCCOMB_X8_Y6_N2
\inst6|filtk~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~668_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (!\inst6|filtk~211_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|filtk~667_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~211_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~667_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~668_combout\);

-- Location: LCCOMB_X6_Y7_N20
\inst6|filtk~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~663_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filter:n[7]~q\ & (!\inst6|filtk~913_combout\)) # (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~913_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~207_combout\,
	combout => \inst6|filtk~663_combout\);

-- Location: LCCOMB_X6_Y7_N30
\inst6|filtk~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~664_combout\ = (\inst6|nn~6_combout\ & (((\inst6|nn~0_combout\ & \inst6|filtk~663_combout\)) # (!\inst6|nn~5_combout\))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|filtk~663_combout\,
	combout => \inst6|filtk~664_combout\);

-- Location: LCCOMB_X9_Y6_N14
\inst6|filtk~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~665_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[2]~q\) # (!\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[0]~q\ & (\inst6|filter:n[2]~q\ & !\inst6|filter:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~665_combout\);

-- Location: LCCOMB_X9_Y6_N28
\inst6|filtk~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~666_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~6_combout\ & ((\inst6|filtk~665_combout\))) # (!\inst6|nn~6_combout\ & (\inst6|filtk~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~352_combout\,
	datac => \inst6|filtk~665_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~666_combout\);

-- Location: LCCOMB_X8_Y6_N20
\inst6|filtk~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~669_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~664_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~668_combout\) # ((\inst6|filtk~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~668_combout\,
	datac => \inst6|filtk~664_combout\,
	datad => \inst6|filtk~666_combout\,
	combout => \inst6|filtk~669_combout\);

-- Location: LCCOMB_X8_Y8_N0
\inst6|filtk~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~670_combout\ = (\inst6|nn~3_combout\ & (\inst6|nn~5_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\ & ((!\inst6|filtk~539_combout\))) # (!\inst6|nn~5_combout\ & (!\inst6|filtk~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~667_combout\,
	datad => \inst6|filtk~539_combout\,
	combout => \inst6|filtk~670_combout\);

-- Location: LCCOMB_X7_Y8_N24
\inst6|filtk~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~671_combout\ = (\inst6|nn~0_combout\ & (\inst6|filtk~670_combout\ & ((\inst6|filtk~289_combout\) # (!\inst6|nn~3_combout\)))) # (!\inst6|nn~0_combout\ & (\inst6|filtk~670_combout\ $ (((\inst6|filtk~289_combout\ & \inst6|nn~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|filtk~289_combout\,
	datac => \inst6|filtk~670_combout\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~671_combout\);

-- Location: LCCOMB_X8_Y8_N18
\inst6|filtk~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~672_combout\ = (!\inst6|nn~5_combout\ & ((\inst6|nn~3_combout\ & ((\inst6|nn~6_combout\))) # (!\inst6|nn~3_combout\ & (!\inst6|filtk~236_combout\ & !\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~236_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~6_combout\,
	combout => \inst6|filtk~672_combout\);

-- Location: LCCOMB_X8_Y8_N8
\inst6|filtk~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~673_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|filtk~671_combout\)) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~639_combout\) # (\inst6|filtk~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~671_combout\,
	datac => \inst6|filtk~639_combout\,
	datad => \inst6|filtk~672_combout\,
	combout => \inst6|filtk~673_combout\);

-- Location: LCCOMB_X11_Y12_N8
\inst6|filtk~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~674_combout\ = (\inst6|nn~1_combout\ & ((\inst6|filtk~669_combout\) # ((\inst6|nn~4_combout\)))) # (!\inst6|nn~1_combout\ & (((\inst6|filtk~673_combout\ & !\inst6|nn~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~669_combout\,
	datab => \inst6|nn~1_combout\,
	datac => \inst6|filtk~673_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~674_combout\);

-- Location: LCCOMB_X7_Y8_N22
\inst6|filtk~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~662_combout\ = (\inst6|filter:n[2]~q\ & (\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (!\inst6|filtk~239_combout\)))) # (!\inst6|filter:n[2]~q\ & (!\inst6|filter:n[0]~q\ & ((!\inst6|LessThan1~0_combout\) # 
-- (!\inst6|filtk~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filtk~239_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~662_combout\);

-- Location: LCCOMB_X11_Y12_N24
\inst6|filtk~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~676_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~674_combout\ & (\inst6|filtk~675_combout\)) # (!\inst6|filtk~674_combout\ & ((\inst6|filtk~662_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~675_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filtk~674_combout\,
	datad => \inst6|filtk~662_combout\,
	combout => \inst6|filtk~676_combout\);

-- Location: LCCOMB_X11_Y12_N6
\inst6|filtk~941\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~941_combout\ = (\inst6|filtk~661_combout\) # ((\inst6|filtk~676_combout\ & (\inst6|LessThan1~0_combout\ $ (!\inst6|filter:n[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[4]~q\,
	datac => \inst6|filtk~661_combout\,
	datad => \inst6|filtk~676_combout\,
	combout => \inst6|filtk~941_combout\);

-- Location: LCCOMB_X19_Y9_N24
\inst6|filtk[9]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[9]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~941_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~941_combout\,
	combout => \inst6|filtk[9]~SCLR_LUT_combout\);

-- Location: LCCOMB_X11_Y7_N12
\inst6|filtk~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~695_combout\ = (!\inst6|filtk~387_combout\ & (\inst6|filtk~391_combout\ & (!\inst6|nn~5_combout\ & \inst6|nn~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~387_combout\,
	datab => \inst6|filtk~391_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~695_combout\);

-- Location: LCCOMB_X11_Y7_N8
\inst6|filtk~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~698_combout\ = (\inst6|nn~2_combout\ & (\inst6|nn~5_combout\ & ((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~2_combout\ & (((\inst6|nn~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~4_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~698_combout\);

-- Location: LCCOMB_X12_Y7_N4
\inst6|filtk~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~696_combout\ = (!\inst6|nn~4_combout\ & (!\inst6|nn~2_combout\ & ((\inst6|nn~0_combout\) # (!\inst6|filtk~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~230_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~696_combout\);

-- Location: LCCOMB_X11_Y7_N26
\inst6|filtk~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~697_combout\ = (\inst6|filtk~696_combout\ & ((\inst6|filtk~428_combout\) # ((\inst6|nn~5_combout\ & \inst6|filtk~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~428_combout\,
	datac => \inst6|filtk~309_combout\,
	datad => \inst6|filtk~696_combout\,
	combout => \inst6|filtk~697_combout\);

-- Location: LCCOMB_X11_Y7_N2
\inst6|filtk~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~699_combout\ = (\inst6|filtk~695_combout\) # ((\inst6|filtk~697_combout\) # ((\inst6|filtk~698_combout\ & \inst6|filtk~405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~695_combout\,
	datab => \inst6|filtk~698_combout\,
	datac => \inst6|filtk~697_combout\,
	datad => \inst6|filtk~405_combout\,
	combout => \inst6|filtk~699_combout\);

-- Location: LCCOMB_X8_Y10_N16
\inst6|filtk~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~700_combout\ = (\inst6|nn~5_combout\ & ((\inst6|filter:n[7]~q\ & (\inst6|filtk~553_combout\)) # (!\inst6|filter:n[7]~q\ & ((!\inst6|filtk~185_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~553_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~185_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~700_combout\);

-- Location: LCCOMB_X8_Y10_N30
\inst6|filtk~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~701_combout\ = (\inst6|filtk~700_combout\) # ((!\inst6|nn~5_combout\ & ((\inst6|filtk~929_combout\) # (!\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~929_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~700_combout\,
	combout => \inst6|filtk~701_combout\);

-- Location: LCCOMB_X7_Y7_N20
\inst6|filtk~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~702_combout\ = (\inst6|nn~6_combout\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~699_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~701_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|filtk~699_combout\,
	datad => \inst6|filtk~701_combout\,
	combout => \inst6|filtk~702_combout\);

-- Location: LCCOMB_X7_Y8_N30
\inst6|filtk~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~677_combout\ = (\inst6|filtk~188_combout\ & ((\inst6|filtk~368_combout\) # ((\inst6|filtk~239_combout\ & \inst6|filtk~218_combout\)))) # (!\inst6|filtk~188_combout\ & (\inst6|filtk~239_combout\ & ((\inst6|filtk~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~188_combout\,
	datab => \inst6|filtk~239_combout\,
	datac => \inst6|filtk~368_combout\,
	datad => \inst6|filtk~218_combout\,
	combout => \inst6|filtk~677_combout\);

-- Location: LCCOMB_X7_Y7_N28
\inst6|filtk~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~693_combout\ = (\inst6|filter:n[5]~q\ & (((\inst6|LessThan1~0_combout\ & \inst6|filter:n[2]~q\)) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[0]~q\) # ((!\inst6|LessThan1~0_combout\ & !\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~693_combout\);

-- Location: LCCOMB_X10_Y6_N6
\inst6|filtk~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~682_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (!\inst6|filtk~303_combout\)) # (!\inst6|nn~5_combout\ & ((!\inst6|filtk~347_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|filtk~303_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~347_combout\,
	combout => \inst6|filtk~682_combout\);

-- Location: LCCOMB_X9_Y10_N6
\inst6|filtk~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~678_combout\ = (\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[5]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # ((\inst6|filter:n[5]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[2]~q\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~678_combout\);

-- Location: LCCOMB_X6_Y10_N16
\inst6|filtk~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~679_combout\ = (\inst6|filtk~628_combout\ & (((\inst6|filtk~678_combout\)) # (!\inst6|nn~6_combout\))) # (!\inst6|filtk~628_combout\ & (\inst6|nn~6_combout\ & (!\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~628_combout\,
	datab => \inst6|nn~6_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~678_combout\,
	combout => \inst6|filtk~679_combout\);

-- Location: LCCOMB_X7_Y8_N12
\inst6|filtk~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~680_combout\ = (\inst6|nn~2_combout\ & (((!\inst6|nn~0_combout\ & !\inst6|nn~5_combout\)) # (!\inst6|filtk~239_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~239_combout\,
	combout => \inst6|filtk~680_combout\);

-- Location: LCCOMB_X7_Y7_N0
\inst6|filtk~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~681_combout\ = (!\inst6|filter:n[7]~q\ & \inst6|filtk~680_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filtk~680_combout\,
	combout => \inst6|filtk~681_combout\);

-- Location: LCCOMB_X7_Y7_N2
\inst6|filtk~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~683_combout\ = (\inst6|nn~3_combout\ & (((\inst6|filtk~679_combout\)))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~682_combout\) # ((\inst6|filtk~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~682_combout\,
	datac => \inst6|filtk~679_combout\,
	datad => \inst6|filtk~681_combout\,
	combout => \inst6|filtk~683_combout\);

-- Location: LCCOMB_X7_Y11_N18
\inst6|filtk~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~689_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|filter:n[7]~q\)) # (!\inst6|nn~6_combout\ & ((\inst6|nn~0_combout\))))) # (!\inst6|nn~2_combout\ & (((!\inst6|nn~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~689_combout\);

-- Location: LCCOMB_X7_Y11_N12
\inst6|filtk~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~690_combout\ = (\inst6|nn~3_combout\ & (((\inst6|nn~6_combout\ & !\inst6|filter:n[7]~q\)))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~689_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~689_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~690_combout\);

-- Location: LCCOMB_X8_Y7_N2
\inst6|filtk~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~684_combout\ = (\inst6|filter:n[5]~q\ & (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[2]~q\) # (!\inst6|filter:n[3]~q\)))) # (!\inst6|filter:n[5]~q\ & (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[3]~q\) # (!\inst6|filter:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|filter:n[3]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~684_combout\);

-- Location: LCCOMB_X7_Y11_N8
\inst6|filtk~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~685_combout\ = (!\inst6|filtk~684_combout\ & (\inst6|filtk~935_combout\ & \inst6|filtk~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~684_combout\,
	datac => \inst6|filtk~935_combout\,
	datad => \inst6|filtk~198_combout\,
	combout => \inst6|filtk~685_combout\);

-- Location: LCCOMB_X7_Y7_N8
\inst6|filtk~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~686_combout\ = (\inst6|filter:n[3]~q\ & (((!\inst6|LessThan1~0_combout\ & !\inst6|filter:n[0]~q\)) # (!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\) # ((\inst6|LessThan1~0_combout\ & \inst6|filter:n[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~686_combout\);

-- Location: LCCOMB_X7_Y11_N26
\inst6|filtk~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~687_combout\ = (\inst6|nn~3_combout\ & ((!\inst6|filtk~684_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~686_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~686_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~684_combout\,
	combout => \inst6|filtk~687_combout\);

-- Location: LCCOMB_X7_Y11_N0
\inst6|filtk~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~688_combout\ = (\inst6|filter:n[7]~q\ & (\inst6|nn~5_combout\ & (\inst6|filtk~687_combout\))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~687_combout\,
	datad => \inst6|filtk~639_combout\,
	combout => \inst6|filtk~688_combout\);

-- Location: LCCOMB_X7_Y11_N14
\inst6|filtk~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~691_combout\ = (\inst6|filtk~685_combout\) # ((\inst6|filtk~688_combout\) # ((\inst6|filtk~690_combout\ & !\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~690_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~685_combout\,
	datad => \inst6|filtk~688_combout\,
	combout => \inst6|filtk~691_combout\);

-- Location: LCCOMB_X7_Y7_N10
\inst6|filtk~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~692_combout\ = (\inst6|nn~1_combout\ & ((\inst6|filtk~683_combout\) # ((\inst6|nn~4_combout\)))) # (!\inst6|nn~1_combout\ & (((!\inst6|nn~4_combout\ & \inst6|filtk~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~683_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~691_combout\,
	combout => \inst6|filtk~692_combout\);

-- Location: LCCOMB_X7_Y7_N26
\inst6|filtk~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~694_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~692_combout\ & ((\inst6|filtk~693_combout\))) # (!\inst6|filtk~692_combout\ & (\inst6|filtk~677_combout\)))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~677_combout\,
	datab => \inst6|filtk~693_combout\,
	datac => \inst6|nn~4_combout\,
	datad => \inst6|filtk~692_combout\,
	combout => \inst6|filtk~694_combout\);

-- Location: LCCOMB_X7_Y7_N14
\inst6|filtk~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~703_combout\ = (\inst6|nn~1_combout\ & (\inst6|nn~5_combout\ & (\inst6|filtk~205_combout\))) # (!\inst6|nn~1_combout\ & (((!\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~205_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~703_combout\);

-- Location: LCCOMB_X11_Y10_N2
\inst6|filtk~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~706_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|LessThan1~0_combout\) # (\inst6|filter:n[1]~q\))) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[1]~q\) # (!\inst6|LessThan1~0_combout\))))) # (!\inst6|nn~3_combout\ & 
-- (\inst6|filter:n[0]~q\ $ (((\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|nn~3_combout\,
	combout => \inst6|filtk~706_combout\);

-- Location: LCCOMB_X11_Y10_N4
\inst6|filtk~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~705_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|nn~5_combout\)))) # (!\inst6|filter:n[7]~q\ & ((\inst6|nn~3_combout\ & (\inst6|filtk~244_combout\ & !\inst6|nn~5_combout\)) # (!\inst6|nn~3_combout\ & ((\inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~244_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~705_combout\);

-- Location: LCCOMB_X11_Y10_N18
\inst6|filtk~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~704_combout\ = (\inst6|filtk~383_combout\ & ((\inst6|nn~3_combout\) # (\inst6|filter:n[0]~q\ $ (!\inst6|LessThan1~0_combout\)))) # (!\inst6|filtk~383_combout\ & (\inst6|filter:n[0]~q\ $ (((\inst6|LessThan1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|LessThan1~0_combout\,
	datad => \inst6|filtk~383_combout\,
	combout => \inst6|filtk~704_combout\);

-- Location: LCCOMB_X11_Y10_N8
\inst6|filtk~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~707_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|filtk~705_combout\ & (\inst6|filtk~706_combout\)) # (!\inst6|filtk~705_combout\ & ((!\inst6|filtk~704_combout\))))) # (!\inst6|filter:n[7]~q\ & (((\inst6|filtk~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~706_combout\,
	datac => \inst6|filtk~705_combout\,
	datad => \inst6|filtk~704_combout\,
	combout => \inst6|filtk~707_combout\);

-- Location: LCCOMB_X7_Y7_N18
\inst6|filtk~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~709_combout\ = (\inst6|filtk~198_combout\ & ((\inst6|nn~1_combout\ & (!\inst6|nn~0_combout\)) # (!\inst6|nn~1_combout\ & ((\inst6|nn~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~198_combout\,
	combout => \inst6|filtk~709_combout\);

-- Location: LCCOMB_X7_Y7_N24
\inst6|filtk~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~710_combout\ = (\inst6|nn~2_combout\ & ((\inst6|filtk~708_combout\) # ((\inst6|filtk~709_combout\)))) # (!\inst6|nn~2_combout\ & (((\inst6|filtk~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~708_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~707_combout\,
	datad => \inst6|filtk~709_combout\,
	combout => \inst6|filtk~710_combout\);

-- Location: LCCOMB_X7_Y7_N6
\inst6|filtk~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~711_combout\ = (!\inst6|nn~6_combout\ & ((\inst6|nn~4_combout\ & (\inst6|filtk~703_combout\)) # (!\inst6|nn~4_combout\ & ((\inst6|filtk~710_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~703_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~710_combout\,
	combout => \inst6|filtk~711_combout\);

-- Location: LCCOMB_X7_Y7_N4
\inst6|filtk~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~712_combout\ = (\inst6|nn~7_combout\ & ((\inst6|filtk~702_combout\) # ((\inst6|filtk~711_combout\)))) # (!\inst6|nn~7_combout\ & (((\inst6|filtk~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~7_combout\,
	datab => \inst6|filtk~702_combout\,
	datac => \inst6|filtk~694_combout\,
	datad => \inst6|filtk~711_combout\,
	combout => \inst6|filtk~712_combout\);

-- Location: LCCOMB_X16_Y7_N26
\inst6|filtk[10]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[10]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~712_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~712_combout\,
	combout => \inst6|filtk[10]~SCLR_LUT_combout\);

-- Location: LCCOMB_X9_Y10_N14
\inst6|filtk~966\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~966_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[5]~q\ & ((!\inst6|filter:n[2]~q\))) # (!\inst6|filter:n[5]~q\ & (\inst6|filter:n[3]~q\ & \inst6|filter:n[2]~q\)))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[3]~q\ & 
-- (!\inst6|filter:n[5]~q\ & !\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[3]~q\ & ((\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[5]~q\,
	datad => \inst6|filter:n[2]~q\,
	combout => \inst6|filtk~966_combout\);

-- Location: LCCOMB_X10_Y7_N8
\inst6|filtk~967\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~967_combout\ = (\inst6|filtk~966_combout\ & ((\inst6|filter:n[3]~q\ $ (!\inst6|filter:n[5]~q\)) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filtk~966_combout\ & (\inst6|filter:n[0]~q\ $ (((\inst6|filter:n[3]~q\ & \inst6|filter:n[5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~966_combout\,
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[3]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~967_combout\);

-- Location: LCCOMB_X8_Y7_N16
\inst6|filtk~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~731_combout\ = (\inst6|nn~5_combout\ & ((\inst6|nn~2_combout\ & (\inst6|nn~6_combout\)) # (!\inst6|nn~2_combout\ & ((!\inst6|nn~0_combout\))))) # (!\inst6|nn~5_combout\ & ((\inst6|nn~0_combout\) # ((!\inst6|nn~6_combout\ & 
-- \inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~0_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~731_combout\);

-- Location: LCCOMB_X7_Y11_N28
\inst6|filtk~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~738_combout\ = (\inst6|nn~2_combout\ & ((\inst6|nn~6_combout\ & (!\inst6|nn~0_combout\ & \inst6|nn~5_combout\)) # (!\inst6|nn~6_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~2_combout\ & (((!\inst6|nn~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~738_combout\);

-- Location: LCCOMB_X7_Y11_N30
\inst6|filtk~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~739_combout\ = (\inst6|filter:n[7]~q\ & (((\inst6|filtk~738_combout\ & !\inst6|nn~3_combout\)) # (!\inst6|filtk~368_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~738_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~368_combout\,
	combout => \inst6|filtk~739_combout\);

-- Location: LCCOMB_X7_Y11_N24
\inst6|filtk~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~740_combout\ = (!\inst6|nn~3_combout\ & (\inst6|nn~2_combout\ & (!\inst6|nn~6_combout\ & !\inst6|nn~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|nn~5_combout\,
	combout => \inst6|filtk~740_combout\);

-- Location: LCCOMB_X7_Y11_N2
\inst6|filtk~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~741_combout\ = (!\inst6|filter:n[7]~q\ & ((\inst6|filtk~639_combout\) # (\inst6|filtk~740_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|filtk~639_combout\,
	datad => \inst6|filtk~740_combout\,
	combout => \inst6|filtk~741_combout\);

-- Location: LCCOMB_X9_Y10_N0
\inst6|filtk~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~742_combout\ = (\inst6|nn~3_combout\ & (\inst6|LessThan1~0_combout\ $ (\inst6|filter:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filter:n[3]~q\,
	combout => \inst6|filtk~742_combout\);

-- Location: LCCOMB_X7_Y11_N20
\inst6|filtk~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~743_combout\ = (\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\ & (\inst6|filtk~236_combout\)) # (!\inst6|nn~5_combout\ & ((\inst6|nn~2_combout\))))) # (!\inst6|filter:n[7]~q\ & (!\inst6|nn~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|filtk~236_combout\,
	datad => \inst6|nn~2_combout\,
	combout => \inst6|filtk~743_combout\);

-- Location: LCCOMB_X7_Y11_N22
\inst6|filtk~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~744_combout\ = (\inst6|filtk~739_combout\) # ((\inst6|filtk~741_combout\) # ((\inst6|filtk~742_combout\ & \inst6|filtk~743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~739_combout\,
	datab => \inst6|filtk~741_combout\,
	datac => \inst6|filtk~742_combout\,
	datad => \inst6|filtk~743_combout\,
	combout => \inst6|filtk~744_combout\);

-- Location: LCCOMB_X8_Y6_N8
\inst6|filtk~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~735_combout\ = (\inst6|filter:n[2]~q\ & (((!\inst6|filter:n[3]~q\ & !\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[2]~q\ & ((\inst6|filter:n[0]~q\) # ((\inst6|filter:n[3]~q\ & \inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[3]~q\,
	datab => \inst6|filter:n[2]~q\,
	datac => \inst6|filter:n[0]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~735_combout\);

-- Location: LCCOMB_X8_Y6_N22
\inst6|filtk~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~736_combout\ = (\inst6|filtk~734_combout\ & (((\inst6|filtk~735_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|filtk~734_combout\ & (\inst6|filter:n[7]~q\ & ((\inst6|filtk~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~734_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|filtk~735_combout\,
	datad => \inst6|filtk~211_combout\,
	combout => \inst6|filtk~736_combout\);

-- Location: LCCOMB_X9_Y6_N10
\inst6|filtk~943\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~943_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[0]~q\ & (\inst6|filter:n[5]~q\ & !\inst6|filter:n[2]~q\)) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[5]~q\) # (!\inst6|filter:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[5]~q\,
	datac => \inst6|filter:n[2]~q\,
	datad => \inst6|LessThan1~0_combout\,
	combout => \inst6|filtk~943_combout\);

-- Location: LCCOMB_X9_Y6_N6
\inst6|filtk~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~732_combout\ = (\inst6|nn~6_combout\ & (((\inst6|filter:n[7]~q\)))) # (!\inst6|nn~6_combout\ & ((\inst6|filtk~236_combout\ & (!\inst6|nn~5_combout\)) # (!\inst6|filtk~236_combout\ & (\inst6|nn~5_combout\ & !\inst6|filter:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~236_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filter:n[7]~q\,
	combout => \inst6|filtk~732_combout\);

-- Location: LCCOMB_X9_Y6_N0
\inst6|filtk~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~733_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~732_combout\ & (\inst6|filtk~943_combout\)) # (!\inst6|filtk~732_combout\ & ((!\inst6|nn~5_combout\))))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~943_combout\,
	datab => \inst6|nn~5_combout\,
	datac => \inst6|nn~6_combout\,
	datad => \inst6|filtk~732_combout\,
	combout => \inst6|filtk~733_combout\);

-- Location: LCCOMB_X9_Y7_N18
\inst6|filtk~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~737_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~733_combout\))) # (!\inst6|nn~3_combout\ & (\inst6|filtk~736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~736_combout\,
	datac => \inst6|nn~3_combout\,
	datad => \inst6|filtk~733_combout\,
	combout => \inst6|filtk~737_combout\);

-- Location: LCCOMB_X10_Y7_N12
\inst6|filtk~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~745_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~1_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~1_combout\ & ((\inst6|filtk~737_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|filtk~744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~744_combout\,
	datac => \inst6|nn~1_combout\,
	datad => \inst6|filtk~737_combout\,
	combout => \inst6|filtk~745_combout\);

-- Location: LCCOMB_X10_Y7_N26
\inst6|filtk~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~746_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~745_combout\ & (\inst6|filtk~967_combout\)) # (!\inst6|filtk~745_combout\ & ((\inst6|filtk~731_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~967_combout\,
	datac => \inst6|filtk~731_combout\,
	datad => \inst6|filtk~745_combout\,
	combout => \inst6|filtk~746_combout\);

-- Location: LCCOMB_X10_Y7_N0
\inst6|filtk~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~727_combout\ = ((\inst6|nn~1_combout\ & ((\inst6|nn~0_combout\))) # (!\inst6|nn~1_combout\ & (\inst6|nn~2_combout\ & !\inst6|nn~0_combout\))) # (!\inst6|filter:n[7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~727_combout\);

-- Location: LCCOMB_X10_Y7_N24
\inst6|filtk~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~729_combout\ = (!\inst6|nn~3_combout\ & (((!\inst6|nn~5_combout\ & \inst6|filtk~727_combout\)) # (!\inst6|filtk~728_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~5_combout\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~728_combout\,
	datad => \inst6|filtk~727_combout\,
	combout => \inst6|filtk~729_combout\);

-- Location: LCCOMB_X12_Y8_N2
\inst6|filtk~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~724_combout\ = (\inst6|filter:n[5]~q\ & ((\inst6|filter:n[0]~q\ & (\inst6|LessThan1~0_combout\)) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[1]~q\))))) # (!\inst6|filter:n[5]~q\ & ((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\))) # 
-- (!\inst6|filter:n[0]~q\ & (!\inst6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[5]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~724_combout\);

-- Location: LCCOMB_X12_Y8_N8
\inst6|filtk~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~723_combout\ = (\inst6|nn~2_combout\ & (((\inst6|nn~5_combout\) # (\inst6|nn~0_combout\)) # (!\inst6|nn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~723_combout\);

-- Location: LCCOMB_X12_Y8_N4
\inst6|filtk~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~725_combout\ = (\inst6|filtk~723_combout\) # ((\inst6|filtk~724_combout\ & \inst6|filtk~475_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filtk~724_combout\,
	datac => \inst6|filtk~723_combout\,
	datad => \inst6|filtk~475_combout\,
	combout => \inst6|filtk~725_combout\);

-- Location: LCCOMB_X10_Y7_N30
\inst6|filtk~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~721_combout\ = (\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # (\inst6|filter:n[5]~q\))) # (!\inst6|filter:n[0]~q\ & ((!\inst6|filter:n[5]~q\) # (!\inst6|filter:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|filter:n[0]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filter:n[5]~q\,
	combout => \inst6|filtk~721_combout\);

-- Location: LCCOMB_X12_Y7_N2
\inst6|filtk~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~720_combout\ = (\inst6|filtk~227_combout\ & ((\inst6|nn~0_combout\ & ((\inst6|filtk~228_combout\))) # (!\inst6|nn~0_combout\ & (\inst6|filtk~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~227_combout\,
	datab => \inst6|filtk~414_combout\,
	datac => \inst6|filtk~228_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~720_combout\);

-- Location: LCCOMB_X10_Y7_N16
\inst6|filtk~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~722_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~720_combout\) # ((\inst6|filtk~721_combout\ & !\inst6|nn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~721_combout\,
	datab => \inst6|nn~2_combout\,
	datac => \inst6|filtk~720_combout\,
	datad => \inst6|nn~4_combout\,
	combout => \inst6|filtk~722_combout\);

-- Location: LCCOMB_X10_Y7_N14
\inst6|filtk~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~726_combout\ = (\inst6|nn~3_combout\ & ((\inst6|filtk~722_combout\) # ((\inst6|filter:n[7]~q\ & \inst6|filtk~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[7]~q\,
	datab => \inst6|nn~3_combout\,
	datac => \inst6|filtk~725_combout\,
	datad => \inst6|filtk~722_combout\,
	combout => \inst6|filtk~726_combout\);

-- Location: LCCOMB_X12_Y13_N16
\inst6|filtk~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~713_combout\ = (\inst6|nn~1_combout\ & (((\inst6|nn~5_combout\ & \inst6|nn~0_combout\)) # (!\inst6|filter:n[7]~q\))) # (!\inst6|nn~1_combout\ & (!\inst6|filter:n[7]~q\ & ((\inst6|nn~5_combout\) # (\inst6|nn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filter:n[7]~q\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|nn~0_combout\,
	combout => \inst6|filtk~713_combout\);

-- Location: LCCOMB_X12_Y13_N18
\inst6|filtk~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~714_combout\ = (\inst6|nn~3_combout\ & (\inst6|filtk~198_combout\ & (!\inst6|filtk~414_combout\))) # (!\inst6|nn~3_combout\ & ((\inst6|filtk~713_combout\) # ((\inst6|filtk~198_combout\ & !\inst6|filtk~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~3_combout\,
	datab => \inst6|filtk~198_combout\,
	datac => \inst6|filtk~414_combout\,
	datad => \inst6|filtk~713_combout\,
	combout => \inst6|filtk~714_combout\);

-- Location: LCCOMB_X11_Y10_N30
\inst6|filtk~942\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~942_combout\ = (\inst6|filtk~428_combout\ & ((\inst6|filter:n[0]~q\ & ((\inst6|filter:n[1]~q\) # (!\inst6|filter:n[6]~q\))) # (!\inst6|filter:n[0]~q\ & ((\inst6|filter:n[6]~q\) # (!\inst6|filter:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[0]~q\,
	datab => \inst6|filter:n[6]~q\,
	datac => \inst6|filter:n[1]~q\,
	datad => \inst6|filtk~428_combout\,
	combout => \inst6|filtk~942_combout\);

-- Location: LCCOMB_X12_Y10_N16
\inst6|filtk~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~715_combout\ = \inst6|LessThan1~0_combout\ $ (((\inst6|filter:n[7]~q\ & ((\inst6|filter:n[0]~q\))) # (!\inst6|filter:n[7]~q\ & (!\inst6|filter:n[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filter:n[6]~q\,
	datab => \inst6|LessThan1~0_combout\,
	datac => \inst6|filter:n[7]~q\,
	datad => \inst6|filter:n[0]~q\,
	combout => \inst6|filtk~715_combout\);

-- Location: LCCOMB_X12_Y10_N22
\inst6|filtk~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~716_combout\ = (\inst6|nn~5_combout\ & (!\inst6|nn~1_combout\ & (\inst6|filtk~715_combout\))) # (!\inst6|nn~5_combout\ & (((\inst6|filtk~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~1_combout\,
	datab => \inst6|filtk~715_combout\,
	datac => \inst6|nn~5_combout\,
	datad => \inst6|filtk~197_combout\,
	combout => \inst6|filtk~716_combout\);

-- Location: LCCOMB_X11_Y10_N14
\inst6|filtk~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~717_combout\ = (\inst6|filtk~942_combout\) # ((\inst6|filtk~716_combout\) # ((\inst6|filtk~318_combout\ & !\inst6|filtk~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|filtk~318_combout\,
	datab => \inst6|filtk~196_combout\,
	datac => \inst6|filtk~942_combout\,
	datad => \inst6|filtk~716_combout\,
	combout => \inst6|filtk~717_combout\);

-- Location: LCCOMB_X12_Y13_N24
\inst6|filtk~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~718_combout\ = (\inst6|nn~4_combout\ & (((\inst6|nn~2_combout\)))) # (!\inst6|nn~4_combout\ & ((\inst6|nn~2_combout\ & (\inst6|filtk~714_combout\)) # (!\inst6|nn~2_combout\ & ((\inst6|filtk~717_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~714_combout\,
	datac => \inst6|nn~2_combout\,
	datad => \inst6|filtk~717_combout\,
	combout => \inst6|filtk~718_combout\);

-- Location: LCCOMB_X12_Y13_N10
\inst6|filtk~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~719_combout\ = (\inst6|nn~4_combout\ & ((\inst6|filtk~718_combout\ & (!\inst6|filtk~387_combout\)) # (!\inst6|filtk~718_combout\ & ((\inst6|filtk~471_combout\))))) # (!\inst6|nn~4_combout\ & (((\inst6|filtk~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~4_combout\,
	datab => \inst6|filtk~387_combout\,
	datac => \inst6|filtk~471_combout\,
	datad => \inst6|filtk~718_combout\,
	combout => \inst6|filtk~719_combout\);

-- Location: LCCOMB_X10_Y7_N18
\inst6|filtk~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~730_combout\ = (\inst6|nn~6_combout\ & ((\inst6|filtk~729_combout\) # ((\inst6|filtk~726_combout\)))) # (!\inst6|nn~6_combout\ & (((\inst6|filtk~719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~6_combout\,
	datab => \inst6|filtk~729_combout\,
	datac => \inst6|filtk~726_combout\,
	datad => \inst6|filtk~719_combout\,
	combout => \inst6|filtk~730_combout\);

-- Location: LCCOMB_X10_Y7_N2
\inst6|filtk~944\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk~944_combout\ = (\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[4]~q\ & (\inst6|filtk~746_combout\)) # (!\inst6|filter:n[4]~q\ & ((\inst6|filtk~730_combout\))))) # (!\inst6|LessThan1~0_combout\ & ((\inst6|filter:n[4]~q\ & 
-- ((\inst6|filtk~730_combout\))) # (!\inst6|filter:n[4]~q\ & (\inst6|filtk~746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan1~0_combout\,
	datab => \inst6|filter:n[4]~q\,
	datac => \inst6|filtk~746_combout\,
	datad => \inst6|filtk~730_combout\,
	combout => \inst6|filtk~944_combout\);

-- Location: LCCOMB_X10_Y7_N6
\inst6|filtk[11]~SCLR_LUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|filtk[11]~SCLR_LUT_combout\ = (!\inst6|Equal6~2_combout\ & \inst6|filtk~944_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Equal6~2_combout\,
	datad => \inst6|filtk~944_combout\,
	combout => \inst6|filtk[11]~SCLR_LUT_combout\);

-- Location: DSPMULT_X20_Y9_N0
\inst6|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y9_N2
\inst6|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: FF_X19_Y9_N3
\inst6|Ia_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~72_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(21));

-- Location: LCCOMB_X19_Y9_N2
\inst6|Ia~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~48_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(21))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia~41_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(21),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \inst6|Ia~48_combout\);

-- Location: FF_X16_Y9_N9
\inst6|Ia_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~73_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(22));

-- Location: LCCOMB_X16_Y9_N8
\inst6|Ia~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~49_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0_bypass\(22)))) # (!\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a1\)))) # (!\inst6|Ia~41_combout\ & 
-- (\inst6|Ia_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a1\,
	datac => \inst6|Ia_rtl_0_bypass\(22),
	datad => \inst6|Ia~39_combout\,
	combout => \inst6|Ia~49_combout\);

-- Location: FF_X16_Y9_N15
\inst6|Ia_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~74_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(23));

-- Location: LCCOMB_X16_Y9_N14
\inst6|Ia~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~50_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0_bypass\(23)))) # (!\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a2\)))) # (!\inst6|Ia~39_combout\ & 
-- (\inst6|Ia_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a2\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(23),
	datad => \inst6|Ia~41_combout\,
	combout => \inst6|Ia~50_combout\);

-- Location: LCCOMB_X16_Y7_N8
\inst6|Ia~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~75_combout\ = (\inst6|Add0~7_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~7_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~75_combout\);

-- Location: FF_X19_Y11_N5
\inst6|Ia_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~75_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(24));

-- Location: LCCOMB_X16_Y8_N22
\inst6|Ia~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~76_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Add0~9_combout\,
	combout => \inst6|Ia~76_combout\);

-- Location: LCCOMB_X19_Y9_N20
\inst6|Ia~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~77_combout\ = (\inst6|Add0~11_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~11_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~77_combout\);

-- Location: LCCOMB_X19_Y9_N28
\inst6|Ia~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~78_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~13_combout\,
	combout => \inst6|Ia~78_combout\);

-- Location: LCCOMB_X19_Y10_N30
\inst6|Ia~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~79_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Add0~15_combout\,
	combout => \inst6|Ia~79_combout\);

-- Location: LCCOMB_X16_Y8_N12
\inst6|Ia~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~80_combout\ = (\inst6|Add0~17_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~17_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~80_combout\);

-- Location: LCCOMB_X16_Y10_N16
\inst6|Ia~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~81_combout\ = (\inst6|Add0~19_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~19_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~81_combout\);

-- Location: LCCOMB_X19_Y10_N6
\inst6|Ia~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~82_combout\ = (\inst6|Add0~21_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~21_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~82_combout\);

-- Location: LCCOMB_X19_Y8_N0
\inst6|Ia~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~83_combout\ = (\inst6|Add0~23_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~23_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~83_combout\);

-- Location: M9K_X15_Y11_N0
\inst6|Ia_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Ia_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Ia_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N4
\inst6|Ia~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~51_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(24))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a3~portbdataout\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(24),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \inst6|Ia~51_combout\);

-- Location: FF_X16_Y9_N25
\inst6|Ia_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~76_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(25));

-- Location: LCCOMB_X16_Y9_N24
\inst6|Ia~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~52_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(25))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a4\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(25),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a4\,
	combout => \inst6|Ia~52_combout\);

-- Location: FF_X19_Y9_N21
\inst6|Ia_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(26));

-- Location: LCCOMB_X19_Y9_N18
\inst6|Ia~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~53_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(26))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a5\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(26),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a5\,
	combout => \inst6|Ia~53_combout\);

-- Location: FF_X19_Y9_N29
\inst6|Ia_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(27));

-- Location: LCCOMB_X19_Y9_N10
\inst6|Ia~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~54_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(27))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a6\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(27),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a6\,
	combout => \inst6|Ia~54_combout\);

-- Location: FF_X19_Y10_N31
\inst6|Ia_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(28));

-- Location: LCCOMB_X19_Y10_N0
\inst6|Ia~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~55_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(28))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a7\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(28),
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a7\,
	combout => \inst6|Ia~55_combout\);

-- Location: FF_X16_Y9_N27
\inst6|Ia_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~80_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(29));

-- Location: LCCOMB_X16_Y9_N26
\inst6|Ia~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~56_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(29))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a8\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(29),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a8\,
	combout => \inst6|Ia~56_combout\);

-- Location: FF_X16_Y10_N17
\inst6|Ia_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(30));

-- Location: LCCOMB_X16_Y10_N14
\inst6|Ia~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~57_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(30))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a9\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(30),
	datab => \inst6|Ia~41_combout\,
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a9\,
	datad => \inst6|Ia~39_combout\,
	combout => \inst6|Ia~57_combout\);

-- Location: FF_X19_Y10_N7
\inst6|Ia_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(31));

-- Location: LCCOMB_X19_Y10_N16
\inst6|Ia~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~58_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(31))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a10\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(31),
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a10\,
	combout => \inst6|Ia~58_combout\);

-- Location: FF_X19_Y8_N1
\inst6|Ia_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(32));

-- Location: LCCOMB_X19_Y11_N30
\inst6|Ia~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~59_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(32))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a11\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(32),
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a11\,
	combout => \inst6|Ia~59_combout\);

-- Location: LCCOMB_X19_Y6_N0
\inst6|Ia~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~84_combout\ = (\inst6|Add0~25_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~25_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~84_combout\);

-- Location: FF_X16_Y9_N5
\inst6|Ia_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Ia~84_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(33));

-- Location: LCCOMB_X19_Y8_N26
\inst6|Ia~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~85_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~27_combout\,
	combout => \inst6|Ia~85_combout\);

-- Location: LCCOMB_X16_Y10_N4
\inst6|Ia~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~86_combout\ = (!\inst6|downconversion:ns[0]~q\ & \inst6|Add0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~29_combout\,
	combout => \inst6|Ia~86_combout\);

-- Location: LCCOMB_X19_Y10_N28
\inst6|Ia~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~87_combout\ = (\inst6|Add0~31_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~31_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~87_combout\);

-- Location: LCCOMB_X16_Y10_N20
\inst6|Ia~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~88_combout\ = (\inst6|Add0~33_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~33_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~88_combout\);

-- Location: LCCOMB_X16_Y10_N28
\inst6|Ia~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~89_combout\ = (\inst6|Add0~35_combout\ & !\inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~35_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Ia~89_combout\);

-- Location: LCCOMB_X18_Y6_N28
\inst6|Qa~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~67_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~37_combout\,
	combout => \inst6|Qa~67_combout\);

-- Location: LCCOMB_X19_Y6_N30
\inst6|Qa~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~68_combout\ = (\inst6|Add0~39_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~39_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~68_combout\);

-- Location: LCCOMB_X19_Y6_N2
\inst6|Qa~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~69_combout\ = (\inst6|Add0~41_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Add0~41_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~69_combout\);

-- Location: M9K_X15_Y6_N0
\inst6|Ia_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Ia_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y9_N4
\inst6|Ia~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~60_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(33))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia~39_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(33),
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \inst6|Ia~60_combout\);

-- Location: FF_X19_Y8_N27
\inst6|Ia_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(34));

-- Location: LCCOMB_X19_Y10_N26
\inst6|Ia~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~61_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(34))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a13\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(34),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a13\,
	combout => \inst6|Ia~61_combout\);

-- Location: FF_X16_Y10_N5
\inst6|Ia_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(35));

-- Location: LCCOMB_X16_Y10_N2
\inst6|Ia~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~62_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(35))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a14\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(35),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a14\,
	combout => \inst6|Ia~62_combout\);

-- Location: FF_X19_Y10_N29
\inst6|Ia_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(36));

-- Location: LCCOMB_X19_Y10_N14
\inst6|Ia~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~63_combout\ = (\inst6|Ia~41_combout\ & ((\inst6|Ia~39_combout\ & (\inst6|Ia_rtl_0_bypass\(36))) # (!\inst6|Ia~39_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a15\))))) # (!\inst6|Ia~41_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~41_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(36),
	datac => \inst6|Ia~39_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a15\,
	combout => \inst6|Ia~63_combout\);

-- Location: FF_X16_Y10_N21
\inst6|Ia_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(37));

-- Location: LCCOMB_X16_Y10_N22
\inst6|Ia~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~64_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(37))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a16\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(37),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a16\,
	combout => \inst6|Ia~64_combout\);

-- Location: FF_X16_Y10_N29
\inst6|Ia_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(38));

-- Location: LCCOMB_X16_Y10_N26
\inst6|Ia~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~65_combout\ = (\inst6|Ia~39_combout\ & ((\inst6|Ia~41_combout\ & (\inst6|Ia_rtl_0_bypass\(38))) # (!\inst6|Ia~41_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a17\))))) # (!\inst6|Ia~39_combout\ & 
-- (((\inst6|Ia_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~39_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(38),
	datac => \inst6|Ia~41_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a17\,
	combout => \inst6|Ia~65_combout\);

-- Location: DSPMULT_X20_Y13_N0
\inst6|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y13_N2
\inst6|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N2
\inst6|Mult0|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[0]~0_combout\ = (\inst6|Mult0|auto_generated|mac_out4~dataout\ & (\inst6|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\inst6|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\inst6|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~dataout\ & \inst6|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~dataout\,
	datab => \inst6|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \inst6|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X19_Y13_N4
\inst6|Mult0|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[1]~2_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\inst6|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\inst6|Mult0|auto_generated|add9_result[0]~1\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\inst6|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\inst6|Mult0|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[0]~1\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[0]~1\,
	combout => \inst6|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X19_Y13_N6
\inst6|Mult0|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\inst6|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\inst6|Mult0|auto_generated|add9_result[1]~3\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\inst6|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[1]~3\,
	combout => \inst6|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X19_Y13_N8
\inst6|Mult0|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[3]~6_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\inst6|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\inst6|Mult0|auto_generated|add9_result[2]~5\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\inst6|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\inst6|Mult0|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[2]~5\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[2]~5\,
	combout => \inst6|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X19_Y13_N10
\inst6|Mult0|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\inst6|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\inst6|Mult0|auto_generated|add9_result[3]~7\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\inst6|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[3]~7\,
	combout => \inst6|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X19_Y13_N12
\inst6|Mult0|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[5]~10_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\inst6|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\inst6|Mult0|auto_generated|add9_result[4]~9\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\inst6|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\inst6|Mult0|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[4]~9\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[4]~9\,
	combout => \inst6|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X19_Y13_N14
\inst6|Mult0|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\inst6|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\inst6|Mult0|auto_generated|add9_result[5]~11\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\inst6|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[5]~11\,
	combout => \inst6|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X19_Y13_N16
\inst6|Mult0|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[7]~14_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & (\inst6|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\inst6|Mult0|auto_generated|add9_result[6]~13\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[6]~13\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\inst6|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & !\inst6|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\inst6|Mult0|auto_generated|add9_result[6]~13\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[6]~13\,
	combout => \inst6|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X19_Y13_N18
\inst6|Mult0|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\inst6|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\inst6|Mult0|auto_generated|add9_result[7]~15\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\inst6|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[7]~15\,
	combout => \inst6|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X19_Y13_N20
\inst6|Mult0|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[9]~18_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\inst6|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\inst6|Mult0|auto_generated|add9_result[8]~17\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[8]~17\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\inst6|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\inst6|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((!\inst6|Mult0|auto_generated|add9_result[8]~17\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[8]~17\,
	combout => \inst6|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X19_Y13_N22
\inst6|Mult0|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (!\inst6|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\) # (!\inst6|Mult0|auto_generated|add9_result[9]~19\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ & !\inst6|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[9]~19\,
	combout => \inst6|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X19_Y13_N24
\inst6|Mult0|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[11]~22_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\inst6|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\inst6|Mult0|auto_generated|add9_result[10]~21\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[10]~21\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\inst6|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\inst6|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((!\inst6|Mult0|auto_generated|add9_result[10]~21\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[10]~21\,
	combout => \inst6|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X19_Y13_N26
\inst6|Mult0|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\inst6|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\inst6|Mult0|auto_generated|add9_result[11]~23\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\inst6|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[11]~23\,
	combout => \inst6|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X19_Y13_N28
\inst6|Mult0|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[13]~26_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\inst6|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\inst6|Mult0|auto_generated|add9_result[12]~25\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[12]~25\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\inst6|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\inst6|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((!\inst6|Mult0|auto_generated|add9_result[12]~25\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[12]~25\,
	combout => \inst6|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X19_Y13_N30
\inst6|Mult0|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (!\inst6|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\) # (!\inst6|Mult0|auto_generated|add9_result[13]~27\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ & !\inst6|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[13]~27\,
	combout => \inst6|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X19_Y12_N0
\inst6|Mult0|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[15]~30_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\inst6|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\inst6|Mult0|auto_generated|add9_result[14]~29\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[14]~29\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\inst6|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\inst6|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\inst6|Mult0|auto_generated|add9_result[14]~29\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[14]~29\,
	combout => \inst6|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X19_Y12_N2
\inst6|Mult0|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (!\inst6|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\) # (!\inst6|Mult0|auto_generated|add9_result[15]~31\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ & !\inst6|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[15]~31\,
	combout => \inst6|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X19_Y12_N4
\inst6|Mult0|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[17]~34_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\inst6|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\inst6|Mult0|auto_generated|add9_result[16]~33\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[16]~33\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\inst6|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\inst6|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\inst6|Mult0|auto_generated|add9_result[16]~33\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[16]~33\,
	combout => \inst6|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X19_Y12_N6
\inst6|Mult0|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\inst6|Mult0|auto_generated|mac_out8~dataout\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (!\inst6|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~dataout\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\) # (!\inst6|Mult0|auto_generated|add9_result[17]~35\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~dataout\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ & !\inst6|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~dataout\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[17]~35\,
	combout => \inst6|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X19_Y12_N8
\inst6|Mult0|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[19]~38_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & (\inst6|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\inst6|Mult0|auto_generated|add9_result[18]~37\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[18]~37\)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\inst6|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & !\inst6|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((!\inst6|Mult0|auto_generated|add9_result[18]~37\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[18]~37\,
	combout => \inst6|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X19_Y12_N10
\inst6|Mult0|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (!\inst6|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\) # (!\inst6|Mult0|auto_generated|add9_result[19]~39\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ & (\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ & !\inst6|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[19]~39\,
	combout => \inst6|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X19_Y12_N12
\inst6|Mult0|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[21]~42_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & (\inst6|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\inst6|Mult0|auto_generated|add9_result[20]~41\)))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[20]~41\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & !\inst6|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\inst6|Mult0|auto_generated|add9_result[20]~41\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[20]~41\,
	combout => \inst6|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X19_Y12_N14
\inst6|Mult0|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (!\inst6|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\) # (!\inst6|Mult0|auto_generated|add9_result[21]~43\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ & (\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ & !\inst6|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[21]~43\,
	combout => \inst6|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X19_Y12_N16
\inst6|Mult0|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[23]~46_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\inst6|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult0|auto_generated|add9_result[22]~45\) # (GND))))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (\inst6|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\inst6|Mult0|auto_generated|add9_result[22]~45\))))
-- \inst6|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((!\inst6|Mult0|auto_generated|add9_result[22]~45\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & !\inst6|Mult0|auto_generated|add9_result[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[22]~45\,
	combout => \inst6|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X19_Y12_N18
\inst6|Mult0|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[24]~48_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & (\inst6|Mult0|auto_generated|add9_result[23]~47\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~47\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & !\inst6|Mult0|auto_generated|add9_result[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[23]~47\,
	combout => \inst6|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X19_Y12_N20
\inst6|Mult0|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[25]~50_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\inst6|Mult0|auto_generated|add9_result[24]~49\)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ & 
-- ((\inst6|Mult0|auto_generated|add9_result[24]~49\) # (GND)))
-- \inst6|Mult0|auto_generated|add9_result[25]~51\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[24]~49\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[24]~49\,
	combout => \inst6|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X19_Y12_N22
\inst6|Mult0|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[26]~52_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\inst6|Mult0|auto_generated|add9_result[25]~51\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[25]~51\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\inst6|Mult0|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[25]~51\,
	combout => \inst6|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X19_Y12_N24
\inst6|Mult0|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[27]~54_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\inst6|Mult0|auto_generated|add9_result[26]~53\)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- ((\inst6|Mult0|auto_generated|add9_result[26]~53\) # (GND)))
-- \inst6|Mult0|auto_generated|add9_result[27]~55\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[26]~53\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[26]~53\,
	combout => \inst6|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X19_Y12_N26
\inst6|Mult0|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[28]~56_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\inst6|Mult0|auto_generated|add9_result[27]~55\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[27]~55\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\inst6|Mult0|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[27]~55\,
	combout => \inst6|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[28]~57\);

-- Location: DSPMULT_X20_Y10_N0
\inst6|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y10_N2
\inst6|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y13_N2
\inst6|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~0_combout\ = (\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & 
-- (\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \inst6|Mult0|auto_generated|op_1~1\ = CARRY((\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \inst6|Mult0|auto_generated|op_1~0_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y13_N4
\inst6|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~2_combout\ = (\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\inst6|Mult0|auto_generated|op_1~1\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\inst6|Mult0|auto_generated|op_1~1\)))) # (!\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\inst6|Mult0|auto_generated|op_1~1\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\inst6|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~3\ = CARRY((\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\inst6|Mult0|auto_generated|op_1~1\)) # (!\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~1\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~1\,
	combout => \inst6|Mult0|auto_generated|op_1~2_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y13_N6
\inst6|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~4_combout\ = ((\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\inst6|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~5\ = CARRY((\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\inst6|Mult0|auto_generated|op_1~3\))) # (!\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ & 
-- (\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\inst6|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[2]~4_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~3\,
	combout => \inst6|Mult0|auto_generated|op_1~4_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y13_N8
\inst6|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~6_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & (\inst6|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\inst6|Mult0|auto_generated|op_1~5\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\inst6|Mult0|auto_generated|op_1~5\)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\inst6|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~7\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & !\inst6|Mult0|auto_generated|op_1~5\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~5\) # (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \inst6|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~5\,
	combout => \inst6|Mult0|auto_generated|op_1~6_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y13_N10
\inst6|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~8_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\inst6|Mult0|auto_generated|add9_result[4]~8_combout\ $ (!\inst6|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~9\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\inst6|Mult0|auto_generated|add9_result[4]~8_combout\) # (!\inst6|Mult0|auto_generated|op_1~7\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\inst6|Mult0|auto_generated|add9_result[4]~8_combout\ & !\inst6|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~7\,
	combout => \inst6|Mult0|auto_generated|op_1~8_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y13_N12
\inst6|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~10_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (\inst6|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\inst6|Mult0|auto_generated|op_1~9\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\inst6|Mult0|auto_generated|op_1~9\)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\inst6|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~11\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & !\inst6|Mult0|auto_generated|op_1~9\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~9\) # (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \inst6|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~9\,
	combout => \inst6|Mult0|auto_generated|op_1~10_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y13_N14
\inst6|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~12_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\inst6|Mult0|auto_generated|add9_result[6]~12_combout\ $ (!\inst6|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~13\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\inst6|Mult0|auto_generated|add9_result[6]~12_combout\) # (!\inst6|Mult0|auto_generated|op_1~11\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\inst6|Mult0|auto_generated|add9_result[6]~12_combout\ & !\inst6|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \inst6|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~11\,
	combout => \inst6|Mult0|auto_generated|op_1~12_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y13_N16
\inst6|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~14_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (\inst6|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\inst6|Mult0|auto_generated|op_1~13\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\inst6|Mult0|auto_generated|op_1~13\)) 
-- # (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\inst6|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~15\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & !\inst6|Mult0|auto_generated|op_1~13\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~13\) # (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \inst6|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~13\,
	combout => \inst6|Mult0|auto_generated|op_1~14_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y13_N18
\inst6|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~16_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\inst6|Mult0|auto_generated|add9_result[8]~16_combout\ $ (!\inst6|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~17\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\inst6|Mult0|auto_generated|add9_result[8]~16_combout\) # (!\inst6|Mult0|auto_generated|op_1~15\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\inst6|Mult0|auto_generated|add9_result[8]~16_combout\ & !\inst6|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \inst6|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~15\,
	combout => \inst6|Mult0|auto_generated|op_1~16_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y13_N20
\inst6|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~18_combout\ = (\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\inst6|Mult0|auto_generated|op_1~17\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ 
-- & (!\inst6|Mult0|auto_generated|op_1~17\)))) # (!\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\inst6|Mult0|auto_generated|op_1~17\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((\inst6|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~19\ = CARRY((\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\inst6|Mult0|auto_generated|op_1~17\)) # (!\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~17\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[9]~18_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~17\,
	combout => \inst6|Mult0|auto_generated|op_1~18_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y13_N22
\inst6|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~20_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\inst6|Mult0|auto_generated|add9_result[10]~20_combout\ $ (!\inst6|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~21\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\inst6|Mult0|auto_generated|add9_result[10]~20_combout\) # (!\inst6|Mult0|auto_generated|op_1~19\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\inst6|Mult0|auto_generated|add9_result[10]~20_combout\ & !\inst6|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \inst6|Mult0|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~19\,
	combout => \inst6|Mult0|auto_generated|op_1~20_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y13_N24
\inst6|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~22_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & (\inst6|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\inst6|Mult0|auto_generated|op_1~21\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~21\)) # (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\inst6|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~23\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & !\inst6|Mult0|auto_generated|op_1~21\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~21\) # (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \inst6|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~21\,
	combout => \inst6|Mult0|auto_generated|op_1~22_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y13_N26
\inst6|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~24_combout\ = ((\inst6|Mult0|auto_generated|add9_result[12]~24_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\inst6|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~25\ = CARRY((\inst6|Mult0|auto_generated|add9_result[12]~24_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\inst6|Mult0|auto_generated|op_1~23\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[12]~24_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\inst6|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[12]~24_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~23\,
	combout => \inst6|Mult0|auto_generated|op_1~24_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y13_N28
\inst6|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~26_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & (\inst6|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\inst6|Mult0|auto_generated|op_1~25\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~25\)) # (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\inst6|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~27\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & !\inst6|Mult0|auto_generated|op_1~25\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~25\) # (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \inst6|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~25\,
	combout => \inst6|Mult0|auto_generated|op_1~26_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y13_N30
\inst6|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~28_combout\ = ((\inst6|Mult0|auto_generated|add9_result[14]~28_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (!\inst6|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~29\ = CARRY((\inst6|Mult0|auto_generated|add9_result[14]~28_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\) # (!\inst6|Mult0|auto_generated|op_1~27\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[14]~28_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ & !\inst6|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[14]~28_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~27\,
	combout => \inst6|Mult0|auto_generated|op_1~28_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y12_N0
\inst6|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~30_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & (\inst6|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\inst6|Mult0|auto_generated|op_1~29\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~29\)) # (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\inst6|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~31\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & !\inst6|Mult0|auto_generated|op_1~29\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~29\) # (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \inst6|Mult0|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~29\,
	combout => \inst6|Mult0|auto_generated|op_1~30_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y12_N2
\inst6|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~32_combout\ = ((\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (!\inst6|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~33\ = CARRY((\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\) # (!\inst6|Mult0|auto_generated|op_1~31\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ & !\inst6|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[16]~32_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~31\,
	combout => \inst6|Mult0|auto_generated|op_1~32_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X18_Y12_N4
\inst6|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~34_combout\ = (\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\inst6|Mult0|auto_generated|op_1~33\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ 
-- & (!\inst6|Mult0|auto_generated|op_1~33\)))) # (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\inst6|Mult0|auto_generated|op_1~33\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- ((\inst6|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~35\ = CARRY((\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\inst6|Mult0|auto_generated|op_1~33\)) # (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ 
-- & ((!\inst6|Mult0|auto_generated|op_1~33\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~33\,
	combout => \inst6|Mult0|auto_generated|op_1~34_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X18_Y12_N6
\inst6|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~36_combout\ = ((\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\inst6|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~37\ = CARRY((\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\inst6|Mult0|auto_generated|op_1~35\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\inst6|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[18]~36_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~35\,
	combout => \inst6|Mult0|auto_generated|op_1~36_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X18_Y12_N8
\inst6|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~38_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & (\inst6|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\inst6|Mult0|auto_generated|op_1~37\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~37\)) # (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\inst6|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~39\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & !\inst6|Mult0|auto_generated|op_1~37\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~37\) # (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \inst6|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~37\,
	combout => \inst6|Mult0|auto_generated|op_1~38_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X18_Y12_N10
\inst6|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~40_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (\inst6|Mult0|auto_generated|add9_result[20]~40_combout\ $ (!\inst6|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~41\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ & ((\inst6|Mult0|auto_generated|add9_result[20]~40_combout\) # (!\inst6|Mult0|auto_generated|op_1~39\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- (\inst6|Mult0|auto_generated|add9_result[20]~40_combout\ & !\inst6|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datab => \inst6|Mult0|auto_generated|add9_result[20]~40_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~39\,
	combout => \inst6|Mult0|auto_generated|op_1~40_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X18_Y12_N12
\inst6|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~42_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & (\inst6|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\inst6|Mult0|auto_generated|op_1~41\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~41\)) # (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\inst6|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~43\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & !\inst6|Mult0|auto_generated|op_1~41\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~41\) # (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datab => \inst6|Mult0|auto_generated|add9_result[21]~42_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~41\,
	combout => \inst6|Mult0|auto_generated|op_1~42_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X18_Y12_N14
\inst6|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~44_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\inst6|Mult0|auto_generated|add9_result[22]~44_combout\ $ (!\inst6|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~45\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\inst6|Mult0|auto_generated|add9_result[22]~44_combout\) # (!\inst6|Mult0|auto_generated|op_1~43\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ & 
-- (\inst6|Mult0|auto_generated|add9_result[22]~44_combout\ & !\inst6|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~43\,
	combout => \inst6|Mult0|auto_generated|op_1~44_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X18_Y12_N16
\inst6|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~46_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\inst6|Mult0|auto_generated|op_1~45\)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\inst6|Mult0|auto_generated|op_1~45\) # (GND))))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~45\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\inst6|Mult0|auto_generated|op_1~45\))))
-- \inst6|Mult0|auto_generated|op_1~47\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((!\inst6|Mult0|auto_generated|op_1~45\) # (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & !\inst6|Mult0|auto_generated|op_1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \inst6|Mult0|auto_generated|add9_result[23]~46_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~45\,
	combout => \inst6|Mult0|auto_generated|op_1~46_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X18_Y12_N18
\inst6|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~48_combout\ = (\inst6|Mult0|auto_generated|add9_result[24]~48_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~47\))) # (!\inst6|Mult0|auto_generated|add9_result[24]~48_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~47\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~49\ = CARRY((\inst6|Mult0|auto_generated|add9_result[24]~48_combout\) # (!\inst6|Mult0|auto_generated|op_1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~47\,
	combout => \inst6|Mult0|auto_generated|op_1~48_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X18_Y12_N20
\inst6|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~50_combout\ = (\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & (\inst6|Mult0|auto_generated|op_1~49\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\inst6|Mult0|auto_generated|op_1~49\))
-- \inst6|Mult0|auto_generated|op_1~51\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & !\inst6|Mult0|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~49\,
	combout => \inst6|Mult0|auto_generated|op_1~50_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X18_Y12_N22
\inst6|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~52_combout\ = (\inst6|Mult0|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~51\))) # (!\inst6|Mult0|auto_generated|add9_result[26]~52_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~51\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~53\ = CARRY((\inst6|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\inst6|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~51\,
	combout => \inst6|Mult0|auto_generated|op_1~52_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X18_Y12_N24
\inst6|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~54_combout\ = (\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & (\inst6|Mult0|auto_generated|op_1~53\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\inst6|Mult0|auto_generated|op_1~53\))
-- \inst6|Mult0|auto_generated|op_1~55\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & !\inst6|Mult0|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~53\,
	combout => \inst6|Mult0|auto_generated|op_1~54_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X18_Y12_N26
\inst6|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~56_combout\ = (\inst6|Mult0|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~55\))) # (!\inst6|Mult0|auto_generated|add9_result[28]~56_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~55\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~57\ = CARRY((\inst6|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\inst6|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~55\,
	combout => \inst6|Mult0|auto_generated|op_1~56_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~57\);

-- Location: FF_X18_Y12_N27
\inst6|prod_I[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~56_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(46));

-- Location: FF_X18_Y12_N25
\inst6|prod_I[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~54_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(45));

-- Location: FF_X18_Y12_N23
\inst6|prod_I[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~52_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(44));

-- Location: FF_X18_Y12_N21
\inst6|prod_I[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~50_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(43));

-- Location: FF_X18_Y12_N19
\inst6|prod_I[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~48_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(42));

-- Location: FF_X18_Y12_N17
\inst6|prod_I[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~46_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(41));

-- Location: FF_X18_Y12_N15
\inst6|prod_I[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~44_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(40));

-- Location: FF_X18_Y12_N13
\inst6|prod_I[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~42_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(39));

-- Location: FF_X18_Y12_N11
\inst6|prod_I[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~40_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(38));

-- Location: FF_X18_Y12_N9
\inst6|prod_I[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~38_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(37));

-- Location: FF_X18_Y12_N7
\inst6|prod_I[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~36_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(36));

-- Location: FF_X18_Y12_N5
\inst6|prod_I[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~34_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(35));

-- Location: FF_X18_Y12_N3
\inst6|prod_I[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~32_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(34));

-- Location: FF_X18_Y12_N1
\inst6|prod_I[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~30_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(33));

-- Location: FF_X18_Y13_N31
\inst6|prod_I[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~28_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(32));

-- Location: FF_X18_Y13_N29
\inst6|prod_I[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~26_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(31));

-- Location: FF_X18_Y13_N27
\inst6|prod_I[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~24_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(30));

-- Location: FF_X18_Y13_N25
\inst6|prod_I[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~22_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(29));

-- Location: FF_X18_Y13_N23
\inst6|prod_I[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~20_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(28));

-- Location: FF_X18_Y13_N21
\inst6|prod_I[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~18_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(27));

-- Location: FF_X18_Y13_N19
\inst6|prod_I[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~16_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(26));

-- Location: FF_X18_Y13_N17
\inst6|prod_I[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~14_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(25));

-- Location: FF_X18_Y13_N15
\inst6|prod_I[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~12_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(24));

-- Location: FF_X18_Y13_N13
\inst6|prod_I[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~10_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(23));

-- Location: FF_X18_Y13_N11
\inst6|prod_I[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~8_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(22));

-- Location: FF_X18_Y13_N9
\inst6|prod_I[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~6_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(21));

-- Location: FF_X18_Y13_N7
\inst6|prod_I[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~4_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(20));

-- Location: FF_X18_Y13_N5
\inst6|prod_I[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~2_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(19));

-- Location: FF_X18_Y13_N3
\inst6|prod_I[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~0_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(18));

-- Location: FF_X21_Y10_N29
\inst6|prod_I[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(17),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(17));

-- Location: FF_X21_Y10_N11
\inst6|prod_I[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(16),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(16));

-- Location: FF_X21_Y10_N21
\inst6|prod_I[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(15),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(15));

-- Location: FF_X21_Y10_N23
\inst6|prod_I[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(14),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(14));

-- Location: FF_X21_Y10_N9
\inst6|prod_I[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(13),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(13));

-- Location: FF_X21_Y10_N31
\inst6|prod_I[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(12),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(12));

-- Location: FF_X21_Y10_N17
\inst6|prod_I[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(11),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(11));

-- Location: FF_X21_Y10_N3
\inst6|prod_I[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(10),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(10));

-- Location: FF_X21_Y10_N13
\inst6|prod_I[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(9),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(9));

-- Location: FF_X21_Y10_N27
\inst6|prod_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(8),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(8));

-- Location: FF_X21_Y10_N5
\inst6|prod_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(7),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(7));

-- Location: FF_X21_Y11_N5
\inst6|prod_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(6),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(6));

-- Location: FF_X21_Y10_N15
\inst6|prod_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(5),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(5));

-- Location: FF_X21_Y11_N7
\inst6|prod_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(4),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(4));

-- Location: FF_X21_Y11_N17
\inst6|prod_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(3),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(3));

-- Location: LCCOMB_X22_Y11_N12
\inst6|prod_I[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod_I[2]~feeder_combout\ = \inst6|Mult0|auto_generated|w409w\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Mult0|auto_generated|w409w\(2),
	combout => \inst6|prod_I[2]~feeder_combout\);

-- Location: FF_X22_Y11_N13
\inst6|prod_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod_I[2]~feeder_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(2));

-- Location: FF_X21_Y10_N1
\inst6|prod_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(1),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(1));

-- Location: FF_X19_Y10_N25
\inst6|prod_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult0|auto_generated|w409w\(0),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(0));

-- Location: LCCOMB_X22_Y11_N14
\inst6|mac_I[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[0]~51_combout\ = (\inst6|prod_I\(0) & (\inst6|mac_I\(0) $ (VCC))) # (!\inst6|prod_I\(0) & (\inst6|mac_I\(0) & VCC))
-- \inst6|mac_I[0]~52\ = CARRY((\inst6|prod_I\(0) & \inst6|mac_I\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(0),
	datab => \inst6|mac_I\(0),
	datad => VCC,
	combout => \inst6|mac_I[0]~51_combout\,
	cout => \inst6|mac_I[0]~52\);

-- Location: FF_X22_Y11_N15
\inst6|mac_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[0]~51_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(0));

-- Location: LCCOMB_X22_Y11_N16
\inst6|mac_I[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[1]~53_combout\ = (\inst6|prod_I\(1) & ((\inst6|mac_I\(1) & (\inst6|mac_I[0]~52\ & VCC)) # (!\inst6|mac_I\(1) & (!\inst6|mac_I[0]~52\)))) # (!\inst6|prod_I\(1) & ((\inst6|mac_I\(1) & (!\inst6|mac_I[0]~52\)) # (!\inst6|mac_I\(1) & 
-- ((\inst6|mac_I[0]~52\) # (GND)))))
-- \inst6|mac_I[1]~54\ = CARRY((\inst6|prod_I\(1) & (!\inst6|mac_I\(1) & !\inst6|mac_I[0]~52\)) # (!\inst6|prod_I\(1) & ((!\inst6|mac_I[0]~52\) # (!\inst6|mac_I\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(1),
	datab => \inst6|mac_I\(1),
	datad => VCC,
	cin => \inst6|mac_I[0]~52\,
	combout => \inst6|mac_I[1]~53_combout\,
	cout => \inst6|mac_I[1]~54\);

-- Location: FF_X22_Y11_N17
\inst6|mac_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[1]~53_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(1));

-- Location: LCCOMB_X22_Y11_N18
\inst6|mac_I[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[2]~55_combout\ = ((\inst6|prod_I\(2) $ (\inst6|mac_I\(2) $ (!\inst6|mac_I[1]~54\)))) # (GND)
-- \inst6|mac_I[2]~56\ = CARRY((\inst6|prod_I\(2) & ((\inst6|mac_I\(2)) # (!\inst6|mac_I[1]~54\))) # (!\inst6|prod_I\(2) & (\inst6|mac_I\(2) & !\inst6|mac_I[1]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(2),
	datab => \inst6|mac_I\(2),
	datad => VCC,
	cin => \inst6|mac_I[1]~54\,
	combout => \inst6|mac_I[2]~55_combout\,
	cout => \inst6|mac_I[2]~56\);

-- Location: FF_X22_Y11_N19
\inst6|mac_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[2]~55_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(2));

-- Location: LCCOMB_X22_Y11_N20
\inst6|mac_I[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[3]~57_combout\ = (\inst6|prod_I\(3) & ((\inst6|mac_I\(3) & (\inst6|mac_I[2]~56\ & VCC)) # (!\inst6|mac_I\(3) & (!\inst6|mac_I[2]~56\)))) # (!\inst6|prod_I\(3) & ((\inst6|mac_I\(3) & (!\inst6|mac_I[2]~56\)) # (!\inst6|mac_I\(3) & 
-- ((\inst6|mac_I[2]~56\) # (GND)))))
-- \inst6|mac_I[3]~58\ = CARRY((\inst6|prod_I\(3) & (!\inst6|mac_I\(3) & !\inst6|mac_I[2]~56\)) # (!\inst6|prod_I\(3) & ((!\inst6|mac_I[2]~56\) # (!\inst6|mac_I\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(3),
	datab => \inst6|mac_I\(3),
	datad => VCC,
	cin => \inst6|mac_I[2]~56\,
	combout => \inst6|mac_I[3]~57_combout\,
	cout => \inst6|mac_I[3]~58\);

-- Location: FF_X22_Y11_N21
\inst6|mac_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[3]~57_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(3));

-- Location: LCCOMB_X22_Y11_N22
\inst6|mac_I[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[4]~59_combout\ = ((\inst6|mac_I\(4) $ (\inst6|prod_I\(4) $ (!\inst6|mac_I[3]~58\)))) # (GND)
-- \inst6|mac_I[4]~60\ = CARRY((\inst6|mac_I\(4) & ((\inst6|prod_I\(4)) # (!\inst6|mac_I[3]~58\))) # (!\inst6|mac_I\(4) & (\inst6|prod_I\(4) & !\inst6|mac_I[3]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(4),
	datab => \inst6|prod_I\(4),
	datad => VCC,
	cin => \inst6|mac_I[3]~58\,
	combout => \inst6|mac_I[4]~59_combout\,
	cout => \inst6|mac_I[4]~60\);

-- Location: FF_X22_Y11_N23
\inst6|mac_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[4]~59_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(4));

-- Location: LCCOMB_X22_Y11_N24
\inst6|mac_I[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[5]~61_combout\ = (\inst6|prod_I\(5) & ((\inst6|mac_I\(5) & (\inst6|mac_I[4]~60\ & VCC)) # (!\inst6|mac_I\(5) & (!\inst6|mac_I[4]~60\)))) # (!\inst6|prod_I\(5) & ((\inst6|mac_I\(5) & (!\inst6|mac_I[4]~60\)) # (!\inst6|mac_I\(5) & 
-- ((\inst6|mac_I[4]~60\) # (GND)))))
-- \inst6|mac_I[5]~62\ = CARRY((\inst6|prod_I\(5) & (!\inst6|mac_I\(5) & !\inst6|mac_I[4]~60\)) # (!\inst6|prod_I\(5) & ((!\inst6|mac_I[4]~60\) # (!\inst6|mac_I\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(5),
	datab => \inst6|mac_I\(5),
	datad => VCC,
	cin => \inst6|mac_I[4]~60\,
	combout => \inst6|mac_I[5]~61_combout\,
	cout => \inst6|mac_I[5]~62\);

-- Location: FF_X22_Y11_N25
\inst6|mac_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[5]~61_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(5));

-- Location: LCCOMB_X22_Y11_N26
\inst6|mac_I[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[6]~63_combout\ = ((\inst6|mac_I\(6) $ (\inst6|prod_I\(6) $ (!\inst6|mac_I[5]~62\)))) # (GND)
-- \inst6|mac_I[6]~64\ = CARRY((\inst6|mac_I\(6) & ((\inst6|prod_I\(6)) # (!\inst6|mac_I[5]~62\))) # (!\inst6|mac_I\(6) & (\inst6|prod_I\(6) & !\inst6|mac_I[5]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(6),
	datab => \inst6|prod_I\(6),
	datad => VCC,
	cin => \inst6|mac_I[5]~62\,
	combout => \inst6|mac_I[6]~63_combout\,
	cout => \inst6|mac_I[6]~64\);

-- Location: FF_X22_Y11_N27
\inst6|mac_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[6]~63_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(6));

-- Location: LCCOMB_X22_Y11_N28
\inst6|mac_I[7]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[7]~65_combout\ = (\inst6|prod_I\(7) & ((\inst6|mac_I\(7) & (\inst6|mac_I[6]~64\ & VCC)) # (!\inst6|mac_I\(7) & (!\inst6|mac_I[6]~64\)))) # (!\inst6|prod_I\(7) & ((\inst6|mac_I\(7) & (!\inst6|mac_I[6]~64\)) # (!\inst6|mac_I\(7) & 
-- ((\inst6|mac_I[6]~64\) # (GND)))))
-- \inst6|mac_I[7]~66\ = CARRY((\inst6|prod_I\(7) & (!\inst6|mac_I\(7) & !\inst6|mac_I[6]~64\)) # (!\inst6|prod_I\(7) & ((!\inst6|mac_I[6]~64\) # (!\inst6|mac_I\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(7),
	datab => \inst6|mac_I\(7),
	datad => VCC,
	cin => \inst6|mac_I[6]~64\,
	combout => \inst6|mac_I[7]~65_combout\,
	cout => \inst6|mac_I[7]~66\);

-- Location: FF_X22_Y11_N29
\inst6|mac_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[7]~65_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(7));

-- Location: LCCOMB_X22_Y11_N30
\inst6|mac_I[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[8]~67_combout\ = ((\inst6|mac_I\(8) $ (\inst6|prod_I\(8) $ (!\inst6|mac_I[7]~66\)))) # (GND)
-- \inst6|mac_I[8]~68\ = CARRY((\inst6|mac_I\(8) & ((\inst6|prod_I\(8)) # (!\inst6|mac_I[7]~66\))) # (!\inst6|mac_I\(8) & (\inst6|prod_I\(8) & !\inst6|mac_I[7]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(8),
	datab => \inst6|prod_I\(8),
	datad => VCC,
	cin => \inst6|mac_I[7]~66\,
	combout => \inst6|mac_I[8]~67_combout\,
	cout => \inst6|mac_I[8]~68\);

-- Location: FF_X22_Y11_N31
\inst6|mac_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[8]~67_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(8));

-- Location: LCCOMB_X22_Y10_N0
\inst6|mac_I[9]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[9]~69_combout\ = (\inst6|prod_I\(9) & ((\inst6|mac_I\(9) & (\inst6|mac_I[8]~68\ & VCC)) # (!\inst6|mac_I\(9) & (!\inst6|mac_I[8]~68\)))) # (!\inst6|prod_I\(9) & ((\inst6|mac_I\(9) & (!\inst6|mac_I[8]~68\)) # (!\inst6|mac_I\(9) & 
-- ((\inst6|mac_I[8]~68\) # (GND)))))
-- \inst6|mac_I[9]~70\ = CARRY((\inst6|prod_I\(9) & (!\inst6|mac_I\(9) & !\inst6|mac_I[8]~68\)) # (!\inst6|prod_I\(9) & ((!\inst6|mac_I[8]~68\) # (!\inst6|mac_I\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(9),
	datab => \inst6|mac_I\(9),
	datad => VCC,
	cin => \inst6|mac_I[8]~68\,
	combout => \inst6|mac_I[9]~69_combout\,
	cout => \inst6|mac_I[9]~70\);

-- Location: FF_X22_Y10_N1
\inst6|mac_I[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[9]~69_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(9));

-- Location: LCCOMB_X22_Y10_N2
\inst6|mac_I[10]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[10]~71_combout\ = ((\inst6|prod_I\(10) $ (\inst6|mac_I\(10) $ (!\inst6|mac_I[9]~70\)))) # (GND)
-- \inst6|mac_I[10]~72\ = CARRY((\inst6|prod_I\(10) & ((\inst6|mac_I\(10)) # (!\inst6|mac_I[9]~70\))) # (!\inst6|prod_I\(10) & (\inst6|mac_I\(10) & !\inst6|mac_I[9]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(10),
	datab => \inst6|mac_I\(10),
	datad => VCC,
	cin => \inst6|mac_I[9]~70\,
	combout => \inst6|mac_I[10]~71_combout\,
	cout => \inst6|mac_I[10]~72\);

-- Location: FF_X22_Y10_N3
\inst6|mac_I[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[10]~71_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(10));

-- Location: LCCOMB_X22_Y10_N4
\inst6|mac_I[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[11]~73_combout\ = (\inst6|prod_I\(11) & ((\inst6|mac_I\(11) & (\inst6|mac_I[10]~72\ & VCC)) # (!\inst6|mac_I\(11) & (!\inst6|mac_I[10]~72\)))) # (!\inst6|prod_I\(11) & ((\inst6|mac_I\(11) & (!\inst6|mac_I[10]~72\)) # (!\inst6|mac_I\(11) & 
-- ((\inst6|mac_I[10]~72\) # (GND)))))
-- \inst6|mac_I[11]~74\ = CARRY((\inst6|prod_I\(11) & (!\inst6|mac_I\(11) & !\inst6|mac_I[10]~72\)) # (!\inst6|prod_I\(11) & ((!\inst6|mac_I[10]~72\) # (!\inst6|mac_I\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(11),
	datab => \inst6|mac_I\(11),
	datad => VCC,
	cin => \inst6|mac_I[10]~72\,
	combout => \inst6|mac_I[11]~73_combout\,
	cout => \inst6|mac_I[11]~74\);

-- Location: FF_X22_Y10_N5
\inst6|mac_I[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[11]~73_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(11));

-- Location: LCCOMB_X22_Y10_N6
\inst6|mac_I[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[12]~75_combout\ = ((\inst6|mac_I\(12) $ (\inst6|prod_I\(12) $ (!\inst6|mac_I[11]~74\)))) # (GND)
-- \inst6|mac_I[12]~76\ = CARRY((\inst6|mac_I\(12) & ((\inst6|prod_I\(12)) # (!\inst6|mac_I[11]~74\))) # (!\inst6|mac_I\(12) & (\inst6|prod_I\(12) & !\inst6|mac_I[11]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(12),
	datab => \inst6|prod_I\(12),
	datad => VCC,
	cin => \inst6|mac_I[11]~74\,
	combout => \inst6|mac_I[12]~75_combout\,
	cout => \inst6|mac_I[12]~76\);

-- Location: FF_X22_Y10_N7
\inst6|mac_I[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[12]~75_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(12));

-- Location: LCCOMB_X22_Y10_N8
\inst6|mac_I[13]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[13]~77_combout\ = (\inst6|prod_I\(13) & ((\inst6|mac_I\(13) & (\inst6|mac_I[12]~76\ & VCC)) # (!\inst6|mac_I\(13) & (!\inst6|mac_I[12]~76\)))) # (!\inst6|prod_I\(13) & ((\inst6|mac_I\(13) & (!\inst6|mac_I[12]~76\)) # (!\inst6|mac_I\(13) & 
-- ((\inst6|mac_I[12]~76\) # (GND)))))
-- \inst6|mac_I[13]~78\ = CARRY((\inst6|prod_I\(13) & (!\inst6|mac_I\(13) & !\inst6|mac_I[12]~76\)) # (!\inst6|prod_I\(13) & ((!\inst6|mac_I[12]~76\) # (!\inst6|mac_I\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(13),
	datab => \inst6|mac_I\(13),
	datad => VCC,
	cin => \inst6|mac_I[12]~76\,
	combout => \inst6|mac_I[13]~77_combout\,
	cout => \inst6|mac_I[13]~78\);

-- Location: FF_X22_Y10_N9
\inst6|mac_I[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[13]~77_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(13));

-- Location: LCCOMB_X22_Y10_N10
\inst6|mac_I[14]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[14]~79_combout\ = ((\inst6|mac_I\(14) $ (\inst6|prod_I\(14) $ (!\inst6|mac_I[13]~78\)))) # (GND)
-- \inst6|mac_I[14]~80\ = CARRY((\inst6|mac_I\(14) & ((\inst6|prod_I\(14)) # (!\inst6|mac_I[13]~78\))) # (!\inst6|mac_I\(14) & (\inst6|prod_I\(14) & !\inst6|mac_I[13]~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(14),
	datab => \inst6|prod_I\(14),
	datad => VCC,
	cin => \inst6|mac_I[13]~78\,
	combout => \inst6|mac_I[14]~79_combout\,
	cout => \inst6|mac_I[14]~80\);

-- Location: FF_X22_Y10_N11
\inst6|mac_I[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[14]~79_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(14));

-- Location: LCCOMB_X22_Y10_N12
\inst6|mac_I[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[15]~81_combout\ = (\inst6|mac_I\(15) & ((\inst6|prod_I\(15) & (\inst6|mac_I[14]~80\ & VCC)) # (!\inst6|prod_I\(15) & (!\inst6|mac_I[14]~80\)))) # (!\inst6|mac_I\(15) & ((\inst6|prod_I\(15) & (!\inst6|mac_I[14]~80\)) # (!\inst6|prod_I\(15) & 
-- ((\inst6|mac_I[14]~80\) # (GND)))))
-- \inst6|mac_I[15]~82\ = CARRY((\inst6|mac_I\(15) & (!\inst6|prod_I\(15) & !\inst6|mac_I[14]~80\)) # (!\inst6|mac_I\(15) & ((!\inst6|mac_I[14]~80\) # (!\inst6|prod_I\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(15),
	datab => \inst6|prod_I\(15),
	datad => VCC,
	cin => \inst6|mac_I[14]~80\,
	combout => \inst6|mac_I[15]~81_combout\,
	cout => \inst6|mac_I[15]~82\);

-- Location: FF_X22_Y10_N13
\inst6|mac_I[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[15]~81_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(15));

-- Location: LCCOMB_X22_Y10_N14
\inst6|mac_I[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[16]~83_combout\ = ((\inst6|prod_I\(16) $ (\inst6|mac_I\(16) $ (!\inst6|mac_I[15]~82\)))) # (GND)
-- \inst6|mac_I[16]~84\ = CARRY((\inst6|prod_I\(16) & ((\inst6|mac_I\(16)) # (!\inst6|mac_I[15]~82\))) # (!\inst6|prod_I\(16) & (\inst6|mac_I\(16) & !\inst6|mac_I[15]~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(16),
	datab => \inst6|mac_I\(16),
	datad => VCC,
	cin => \inst6|mac_I[15]~82\,
	combout => \inst6|mac_I[16]~83_combout\,
	cout => \inst6|mac_I[16]~84\);

-- Location: FF_X22_Y10_N15
\inst6|mac_I[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[16]~83_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(16));

-- Location: LCCOMB_X22_Y10_N16
\inst6|mac_I[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[17]~85_combout\ = (\inst6|prod_I\(17) & ((\inst6|mac_I\(17) & (\inst6|mac_I[16]~84\ & VCC)) # (!\inst6|mac_I\(17) & (!\inst6|mac_I[16]~84\)))) # (!\inst6|prod_I\(17) & ((\inst6|mac_I\(17) & (!\inst6|mac_I[16]~84\)) # (!\inst6|mac_I\(17) & 
-- ((\inst6|mac_I[16]~84\) # (GND)))))
-- \inst6|mac_I[17]~86\ = CARRY((\inst6|prod_I\(17) & (!\inst6|mac_I\(17) & !\inst6|mac_I[16]~84\)) # (!\inst6|prod_I\(17) & ((!\inst6|mac_I[16]~84\) # (!\inst6|mac_I\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(17),
	datab => \inst6|mac_I\(17),
	datad => VCC,
	cin => \inst6|mac_I[16]~84\,
	combout => \inst6|mac_I[17]~85_combout\,
	cout => \inst6|mac_I[17]~86\);

-- Location: FF_X22_Y10_N17
\inst6|mac_I[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[17]~85_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(17));

-- Location: LCCOMB_X22_Y10_N18
\inst6|mac_I[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[18]~87_combout\ = ((\inst6|prod_I\(18) $ (\inst6|mac_I\(18) $ (!\inst6|mac_I[17]~86\)))) # (GND)
-- \inst6|mac_I[18]~88\ = CARRY((\inst6|prod_I\(18) & ((\inst6|mac_I\(18)) # (!\inst6|mac_I[17]~86\))) # (!\inst6|prod_I\(18) & (\inst6|mac_I\(18) & !\inst6|mac_I[17]~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(18),
	datab => \inst6|mac_I\(18),
	datad => VCC,
	cin => \inst6|mac_I[17]~86\,
	combout => \inst6|mac_I[18]~87_combout\,
	cout => \inst6|mac_I[18]~88\);

-- Location: FF_X22_Y10_N19
\inst6|mac_I[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[18]~87_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(18));

-- Location: LCCOMB_X22_Y10_N20
\inst6|mac_I[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[19]~89_combout\ = (\inst6|prod_I\(19) & ((\inst6|mac_I\(19) & (\inst6|mac_I[18]~88\ & VCC)) # (!\inst6|mac_I\(19) & (!\inst6|mac_I[18]~88\)))) # (!\inst6|prod_I\(19) & ((\inst6|mac_I\(19) & (!\inst6|mac_I[18]~88\)) # (!\inst6|mac_I\(19) & 
-- ((\inst6|mac_I[18]~88\) # (GND)))))
-- \inst6|mac_I[19]~90\ = CARRY((\inst6|prod_I\(19) & (!\inst6|mac_I\(19) & !\inst6|mac_I[18]~88\)) # (!\inst6|prod_I\(19) & ((!\inst6|mac_I[18]~88\) # (!\inst6|mac_I\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(19),
	datab => \inst6|mac_I\(19),
	datad => VCC,
	cin => \inst6|mac_I[18]~88\,
	combout => \inst6|mac_I[19]~89_combout\,
	cout => \inst6|mac_I[19]~90\);

-- Location: FF_X22_Y10_N21
\inst6|mac_I[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[19]~89_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(19));

-- Location: LCCOMB_X22_Y10_N22
\inst6|mac_I[20]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[20]~91_combout\ = ((\inst6|mac_I\(20) $ (\inst6|prod_I\(20) $ (!\inst6|mac_I[19]~90\)))) # (GND)
-- \inst6|mac_I[20]~92\ = CARRY((\inst6|mac_I\(20) & ((\inst6|prod_I\(20)) # (!\inst6|mac_I[19]~90\))) # (!\inst6|mac_I\(20) & (\inst6|prod_I\(20) & !\inst6|mac_I[19]~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(20),
	datab => \inst6|prod_I\(20),
	datad => VCC,
	cin => \inst6|mac_I[19]~90\,
	combout => \inst6|mac_I[20]~91_combout\,
	cout => \inst6|mac_I[20]~92\);

-- Location: FF_X22_Y10_N23
\inst6|mac_I[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[20]~91_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(20));

-- Location: LCCOMB_X22_Y10_N24
\inst6|mac_I[21]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[21]~93_combout\ = (\inst6|prod_I\(21) & ((\inst6|mac_I\(21) & (\inst6|mac_I[20]~92\ & VCC)) # (!\inst6|mac_I\(21) & (!\inst6|mac_I[20]~92\)))) # (!\inst6|prod_I\(21) & ((\inst6|mac_I\(21) & (!\inst6|mac_I[20]~92\)) # (!\inst6|mac_I\(21) & 
-- ((\inst6|mac_I[20]~92\) # (GND)))))
-- \inst6|mac_I[21]~94\ = CARRY((\inst6|prod_I\(21) & (!\inst6|mac_I\(21) & !\inst6|mac_I[20]~92\)) # (!\inst6|prod_I\(21) & ((!\inst6|mac_I[20]~92\) # (!\inst6|mac_I\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(21),
	datab => \inst6|mac_I\(21),
	datad => VCC,
	cin => \inst6|mac_I[20]~92\,
	combout => \inst6|mac_I[21]~93_combout\,
	cout => \inst6|mac_I[21]~94\);

-- Location: FF_X22_Y10_N25
\inst6|mac_I[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[21]~93_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(21));

-- Location: LCCOMB_X22_Y10_N26
\inst6|mac_I[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[22]~95_combout\ = ((\inst6|mac_I\(22) $ (\inst6|prod_I\(22) $ (!\inst6|mac_I[21]~94\)))) # (GND)
-- \inst6|mac_I[22]~96\ = CARRY((\inst6|mac_I\(22) & ((\inst6|prod_I\(22)) # (!\inst6|mac_I[21]~94\))) # (!\inst6|mac_I\(22) & (\inst6|prod_I\(22) & !\inst6|mac_I[21]~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(22),
	datab => \inst6|prod_I\(22),
	datad => VCC,
	cin => \inst6|mac_I[21]~94\,
	combout => \inst6|mac_I[22]~95_combout\,
	cout => \inst6|mac_I[22]~96\);

-- Location: FF_X22_Y10_N27
\inst6|mac_I[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[22]~95_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(22));

-- Location: LCCOMB_X22_Y10_N28
\inst6|mac_I[23]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[23]~97_combout\ = (\inst6|prod_I\(23) & ((\inst6|mac_I\(23) & (\inst6|mac_I[22]~96\ & VCC)) # (!\inst6|mac_I\(23) & (!\inst6|mac_I[22]~96\)))) # (!\inst6|prod_I\(23) & ((\inst6|mac_I\(23) & (!\inst6|mac_I[22]~96\)) # (!\inst6|mac_I\(23) & 
-- ((\inst6|mac_I[22]~96\) # (GND)))))
-- \inst6|mac_I[23]~98\ = CARRY((\inst6|prod_I\(23) & (!\inst6|mac_I\(23) & !\inst6|mac_I[22]~96\)) # (!\inst6|prod_I\(23) & ((!\inst6|mac_I[22]~96\) # (!\inst6|mac_I\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(23),
	datab => \inst6|mac_I\(23),
	datad => VCC,
	cin => \inst6|mac_I[22]~96\,
	combout => \inst6|mac_I[23]~97_combout\,
	cout => \inst6|mac_I[23]~98\);

-- Location: FF_X22_Y10_N29
\inst6|mac_I[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[23]~97_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(23));

-- Location: LCCOMB_X22_Y10_N30
\inst6|mac_I[24]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[24]~99_combout\ = ((\inst6|mac_I\(24) $ (\inst6|prod_I\(24) $ (!\inst6|mac_I[23]~98\)))) # (GND)
-- \inst6|mac_I[24]~100\ = CARRY((\inst6|mac_I\(24) & ((\inst6|prod_I\(24)) # (!\inst6|mac_I[23]~98\))) # (!\inst6|mac_I\(24) & (\inst6|prod_I\(24) & !\inst6|mac_I[23]~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(24),
	datab => \inst6|prod_I\(24),
	datad => VCC,
	cin => \inst6|mac_I[23]~98\,
	combout => \inst6|mac_I[24]~99_combout\,
	cout => \inst6|mac_I[24]~100\);

-- Location: FF_X22_Y10_N31
\inst6|mac_I[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[24]~99_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(24));

-- Location: LCCOMB_X22_Y9_N0
\inst6|mac_I[25]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[25]~101_combout\ = (\inst6|prod_I\(25) & ((\inst6|mac_I\(25) & (\inst6|mac_I[24]~100\ & VCC)) # (!\inst6|mac_I\(25) & (!\inst6|mac_I[24]~100\)))) # (!\inst6|prod_I\(25) & ((\inst6|mac_I\(25) & (!\inst6|mac_I[24]~100\)) # (!\inst6|mac_I\(25) & 
-- ((\inst6|mac_I[24]~100\) # (GND)))))
-- \inst6|mac_I[25]~102\ = CARRY((\inst6|prod_I\(25) & (!\inst6|mac_I\(25) & !\inst6|mac_I[24]~100\)) # (!\inst6|prod_I\(25) & ((!\inst6|mac_I[24]~100\) # (!\inst6|mac_I\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(25),
	datab => \inst6|mac_I\(25),
	datad => VCC,
	cin => \inst6|mac_I[24]~100\,
	combout => \inst6|mac_I[25]~101_combout\,
	cout => \inst6|mac_I[25]~102\);

-- Location: FF_X22_Y9_N1
\inst6|mac_I[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[25]~101_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(25));

-- Location: LCCOMB_X22_Y9_N2
\inst6|mac_I[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[26]~103_combout\ = ((\inst6|prod_I\(26) $ (\inst6|mac_I\(26) $ (!\inst6|mac_I[25]~102\)))) # (GND)
-- \inst6|mac_I[26]~104\ = CARRY((\inst6|prod_I\(26) & ((\inst6|mac_I\(26)) # (!\inst6|mac_I[25]~102\))) # (!\inst6|prod_I\(26) & (\inst6|mac_I\(26) & !\inst6|mac_I[25]~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(26),
	datab => \inst6|mac_I\(26),
	datad => VCC,
	cin => \inst6|mac_I[25]~102\,
	combout => \inst6|mac_I[26]~103_combout\,
	cout => \inst6|mac_I[26]~104\);

-- Location: FF_X22_Y9_N3
\inst6|mac_I[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[26]~103_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(26));

-- Location: LCCOMB_X22_Y9_N4
\inst6|mac_I[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[27]~105_combout\ = (\inst6|prod_I\(27) & ((\inst6|mac_I\(27) & (\inst6|mac_I[26]~104\ & VCC)) # (!\inst6|mac_I\(27) & (!\inst6|mac_I[26]~104\)))) # (!\inst6|prod_I\(27) & ((\inst6|mac_I\(27) & (!\inst6|mac_I[26]~104\)) # (!\inst6|mac_I\(27) & 
-- ((\inst6|mac_I[26]~104\) # (GND)))))
-- \inst6|mac_I[27]~106\ = CARRY((\inst6|prod_I\(27) & (!\inst6|mac_I\(27) & !\inst6|mac_I[26]~104\)) # (!\inst6|prod_I\(27) & ((!\inst6|mac_I[26]~104\) # (!\inst6|mac_I\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(27),
	datab => \inst6|mac_I\(27),
	datad => VCC,
	cin => \inst6|mac_I[26]~104\,
	combout => \inst6|mac_I[27]~105_combout\,
	cout => \inst6|mac_I[27]~106\);

-- Location: FF_X22_Y9_N5
\inst6|mac_I[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[27]~105_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(27));

-- Location: LCCOMB_X22_Y9_N6
\inst6|mac_I[28]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[28]~107_combout\ = ((\inst6|mac_I\(28) $ (\inst6|prod_I\(28) $ (!\inst6|mac_I[27]~106\)))) # (GND)
-- \inst6|mac_I[28]~108\ = CARRY((\inst6|mac_I\(28) & ((\inst6|prod_I\(28)) # (!\inst6|mac_I[27]~106\))) # (!\inst6|mac_I\(28) & (\inst6|prod_I\(28) & !\inst6|mac_I[27]~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(28),
	datab => \inst6|prod_I\(28),
	datad => VCC,
	cin => \inst6|mac_I[27]~106\,
	combout => \inst6|mac_I[28]~107_combout\,
	cout => \inst6|mac_I[28]~108\);

-- Location: FF_X22_Y9_N7
\inst6|mac_I[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[28]~107_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(28));

-- Location: LCCOMB_X22_Y9_N8
\inst6|mac_I[29]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[29]~109_combout\ = (\inst6|mac_I\(29) & ((\inst6|prod_I\(29) & (\inst6|mac_I[28]~108\ & VCC)) # (!\inst6|prod_I\(29) & (!\inst6|mac_I[28]~108\)))) # (!\inst6|mac_I\(29) & ((\inst6|prod_I\(29) & (!\inst6|mac_I[28]~108\)) # (!\inst6|prod_I\(29) 
-- & ((\inst6|mac_I[28]~108\) # (GND)))))
-- \inst6|mac_I[29]~110\ = CARRY((\inst6|mac_I\(29) & (!\inst6|prod_I\(29) & !\inst6|mac_I[28]~108\)) # (!\inst6|mac_I\(29) & ((!\inst6|mac_I[28]~108\) # (!\inst6|prod_I\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(29),
	datab => \inst6|prod_I\(29),
	datad => VCC,
	cin => \inst6|mac_I[28]~108\,
	combout => \inst6|mac_I[29]~109_combout\,
	cout => \inst6|mac_I[29]~110\);

-- Location: FF_X22_Y9_N9
\inst6|mac_I[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[29]~109_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(29));

-- Location: LCCOMB_X22_Y9_N10
\inst6|mac_I[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[30]~111_combout\ = ((\inst6|mac_I\(30) $ (\inst6|prod_I\(30) $ (!\inst6|mac_I[29]~110\)))) # (GND)
-- \inst6|mac_I[30]~112\ = CARRY((\inst6|mac_I\(30) & ((\inst6|prod_I\(30)) # (!\inst6|mac_I[29]~110\))) # (!\inst6|mac_I\(30) & (\inst6|prod_I\(30) & !\inst6|mac_I[29]~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(30),
	datab => \inst6|prod_I\(30),
	datad => VCC,
	cin => \inst6|mac_I[29]~110\,
	combout => \inst6|mac_I[30]~111_combout\,
	cout => \inst6|mac_I[30]~112\);

-- Location: FF_X22_Y9_N11
\inst6|mac_I[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[30]~111_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(30));

-- Location: LCCOMB_X22_Y9_N12
\inst6|mac_I[31]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[31]~113_combout\ = (\inst6|mac_I\(31) & ((\inst6|prod_I\(31) & (\inst6|mac_I[30]~112\ & VCC)) # (!\inst6|prod_I\(31) & (!\inst6|mac_I[30]~112\)))) # (!\inst6|mac_I\(31) & ((\inst6|prod_I\(31) & (!\inst6|mac_I[30]~112\)) # (!\inst6|prod_I\(31) 
-- & ((\inst6|mac_I[30]~112\) # (GND)))))
-- \inst6|mac_I[31]~114\ = CARRY((\inst6|mac_I\(31) & (!\inst6|prod_I\(31) & !\inst6|mac_I[30]~112\)) # (!\inst6|mac_I\(31) & ((!\inst6|mac_I[30]~112\) # (!\inst6|prod_I\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(31),
	datab => \inst6|prod_I\(31),
	datad => VCC,
	cin => \inst6|mac_I[30]~112\,
	combout => \inst6|mac_I[31]~113_combout\,
	cout => \inst6|mac_I[31]~114\);

-- Location: FF_X22_Y9_N13
\inst6|mac_I[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[31]~113_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(31));

-- Location: LCCOMB_X22_Y9_N14
\inst6|mac_I[32]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[32]~115_combout\ = ((\inst6|prod_I\(32) $ (\inst6|mac_I\(32) $ (!\inst6|mac_I[31]~114\)))) # (GND)
-- \inst6|mac_I[32]~116\ = CARRY((\inst6|prod_I\(32) & ((\inst6|mac_I\(32)) # (!\inst6|mac_I[31]~114\))) # (!\inst6|prod_I\(32) & (\inst6|mac_I\(32) & !\inst6|mac_I[31]~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(32),
	datab => \inst6|mac_I\(32),
	datad => VCC,
	cin => \inst6|mac_I[31]~114\,
	combout => \inst6|mac_I[32]~115_combout\,
	cout => \inst6|mac_I[32]~116\);

-- Location: FF_X22_Y9_N15
\inst6|mac_I[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[32]~115_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(32));

-- Location: LCCOMB_X22_Y9_N16
\inst6|mac_I[33]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[33]~117_combout\ = (\inst6|prod_I\(33) & ((\inst6|mac_I\(33) & (\inst6|mac_I[32]~116\ & VCC)) # (!\inst6|mac_I\(33) & (!\inst6|mac_I[32]~116\)))) # (!\inst6|prod_I\(33) & ((\inst6|mac_I\(33) & (!\inst6|mac_I[32]~116\)) # (!\inst6|mac_I\(33) & 
-- ((\inst6|mac_I[32]~116\) # (GND)))))
-- \inst6|mac_I[33]~118\ = CARRY((\inst6|prod_I\(33) & (!\inst6|mac_I\(33) & !\inst6|mac_I[32]~116\)) # (!\inst6|prod_I\(33) & ((!\inst6|mac_I[32]~116\) # (!\inst6|mac_I\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(33),
	datab => \inst6|mac_I\(33),
	datad => VCC,
	cin => \inst6|mac_I[32]~116\,
	combout => \inst6|mac_I[33]~117_combout\,
	cout => \inst6|mac_I[33]~118\);

-- Location: FF_X22_Y9_N17
\inst6|mac_I[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[33]~117_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(33));

-- Location: LCCOMB_X22_Y9_N18
\inst6|mac_I[34]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[34]~119_combout\ = ((\inst6|prod_I\(34) $ (\inst6|mac_I\(34) $ (!\inst6|mac_I[33]~118\)))) # (GND)
-- \inst6|mac_I[34]~120\ = CARRY((\inst6|prod_I\(34) & ((\inst6|mac_I\(34)) # (!\inst6|mac_I[33]~118\))) # (!\inst6|prod_I\(34) & (\inst6|mac_I\(34) & !\inst6|mac_I[33]~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(34),
	datab => \inst6|mac_I\(34),
	datad => VCC,
	cin => \inst6|mac_I[33]~118\,
	combout => \inst6|mac_I[34]~119_combout\,
	cout => \inst6|mac_I[34]~120\);

-- Location: FF_X22_Y9_N19
\inst6|mac_I[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[34]~119_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(34));

-- Location: LCCOMB_X22_Y9_N20
\inst6|mac_I[35]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[35]~121_combout\ = (\inst6|prod_I\(35) & ((\inst6|mac_I\(35) & (\inst6|mac_I[34]~120\ & VCC)) # (!\inst6|mac_I\(35) & (!\inst6|mac_I[34]~120\)))) # (!\inst6|prod_I\(35) & ((\inst6|mac_I\(35) & (!\inst6|mac_I[34]~120\)) # (!\inst6|mac_I\(35) & 
-- ((\inst6|mac_I[34]~120\) # (GND)))))
-- \inst6|mac_I[35]~122\ = CARRY((\inst6|prod_I\(35) & (!\inst6|mac_I\(35) & !\inst6|mac_I[34]~120\)) # (!\inst6|prod_I\(35) & ((!\inst6|mac_I[34]~120\) # (!\inst6|mac_I\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(35),
	datab => \inst6|mac_I\(35),
	datad => VCC,
	cin => \inst6|mac_I[34]~120\,
	combout => \inst6|mac_I[35]~121_combout\,
	cout => \inst6|mac_I[35]~122\);

-- Location: FF_X22_Y9_N21
\inst6|mac_I[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[35]~121_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(35));

-- Location: LCCOMB_X22_Y9_N22
\inst6|mac_I[36]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[36]~123_combout\ = ((\inst6|mac_I\(36) $ (\inst6|prod_I\(36) $ (!\inst6|mac_I[35]~122\)))) # (GND)
-- \inst6|mac_I[36]~124\ = CARRY((\inst6|mac_I\(36) & ((\inst6|prod_I\(36)) # (!\inst6|mac_I[35]~122\))) # (!\inst6|mac_I\(36) & (\inst6|prod_I\(36) & !\inst6|mac_I[35]~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(36),
	datab => \inst6|prod_I\(36),
	datad => VCC,
	cin => \inst6|mac_I[35]~122\,
	combout => \inst6|mac_I[36]~123_combout\,
	cout => \inst6|mac_I[36]~124\);

-- Location: FF_X22_Y9_N23
\inst6|mac_I[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[36]~123_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(36));

-- Location: LCCOMB_X22_Y9_N24
\inst6|mac_I[37]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[37]~125_combout\ = (\inst6|prod_I\(37) & ((\inst6|mac_I\(37) & (\inst6|mac_I[36]~124\ & VCC)) # (!\inst6|mac_I\(37) & (!\inst6|mac_I[36]~124\)))) # (!\inst6|prod_I\(37) & ((\inst6|mac_I\(37) & (!\inst6|mac_I[36]~124\)) # (!\inst6|mac_I\(37) & 
-- ((\inst6|mac_I[36]~124\) # (GND)))))
-- \inst6|mac_I[37]~126\ = CARRY((\inst6|prod_I\(37) & (!\inst6|mac_I\(37) & !\inst6|mac_I[36]~124\)) # (!\inst6|prod_I\(37) & ((!\inst6|mac_I[36]~124\) # (!\inst6|mac_I\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(37),
	datab => \inst6|mac_I\(37),
	datad => VCC,
	cin => \inst6|mac_I[36]~124\,
	combout => \inst6|mac_I[37]~125_combout\,
	cout => \inst6|mac_I[37]~126\);

-- Location: FF_X22_Y9_N25
\inst6|mac_I[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[37]~125_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(37));

-- Location: LCCOMB_X22_Y9_N26
\inst6|mac_I[38]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[38]~127_combout\ = ((\inst6|mac_I\(38) $ (\inst6|prod_I\(38) $ (!\inst6|mac_I[37]~126\)))) # (GND)
-- \inst6|mac_I[38]~128\ = CARRY((\inst6|mac_I\(38) & ((\inst6|prod_I\(38)) # (!\inst6|mac_I[37]~126\))) # (!\inst6|mac_I\(38) & (\inst6|prod_I\(38) & !\inst6|mac_I[37]~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(38),
	datab => \inst6|prod_I\(38),
	datad => VCC,
	cin => \inst6|mac_I[37]~126\,
	combout => \inst6|mac_I[38]~127_combout\,
	cout => \inst6|mac_I[38]~128\);

-- Location: FF_X22_Y9_N27
\inst6|mac_I[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[38]~127_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(38));

-- Location: LCCOMB_X22_Y9_N28
\inst6|mac_I[39]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[39]~129_combout\ = (\inst6|prod_I\(39) & ((\inst6|mac_I\(39) & (\inst6|mac_I[38]~128\ & VCC)) # (!\inst6|mac_I\(39) & (!\inst6|mac_I[38]~128\)))) # (!\inst6|prod_I\(39) & ((\inst6|mac_I\(39) & (!\inst6|mac_I[38]~128\)) # (!\inst6|mac_I\(39) & 
-- ((\inst6|mac_I[38]~128\) # (GND)))))
-- \inst6|mac_I[39]~130\ = CARRY((\inst6|prod_I\(39) & (!\inst6|mac_I\(39) & !\inst6|mac_I[38]~128\)) # (!\inst6|prod_I\(39) & ((!\inst6|mac_I[38]~128\) # (!\inst6|mac_I\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(39),
	datab => \inst6|mac_I\(39),
	datad => VCC,
	cin => \inst6|mac_I[38]~128\,
	combout => \inst6|mac_I[39]~129_combout\,
	cout => \inst6|mac_I[39]~130\);

-- Location: FF_X22_Y9_N29
\inst6|mac_I[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[39]~129_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(39));

-- Location: LCCOMB_X22_Y9_N30
\inst6|mac_I[40]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[40]~131_combout\ = ((\inst6|mac_I\(40) $ (\inst6|prod_I\(40) $ (!\inst6|mac_I[39]~130\)))) # (GND)
-- \inst6|mac_I[40]~132\ = CARRY((\inst6|mac_I\(40) & ((\inst6|prod_I\(40)) # (!\inst6|mac_I[39]~130\))) # (!\inst6|mac_I\(40) & (\inst6|prod_I\(40) & !\inst6|mac_I[39]~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(40),
	datab => \inst6|prod_I\(40),
	datad => VCC,
	cin => \inst6|mac_I[39]~130\,
	combout => \inst6|mac_I[40]~131_combout\,
	cout => \inst6|mac_I[40]~132\);

-- Location: FF_X22_Y9_N31
\inst6|mac_I[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[40]~131_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(40));

-- Location: LCCOMB_X22_Y8_N0
\inst6|mac_I[41]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[41]~133_combout\ = (\inst6|prod_I\(41) & ((\inst6|mac_I\(41) & (\inst6|mac_I[40]~132\ & VCC)) # (!\inst6|mac_I\(41) & (!\inst6|mac_I[40]~132\)))) # (!\inst6|prod_I\(41) & ((\inst6|mac_I\(41) & (!\inst6|mac_I[40]~132\)) # (!\inst6|mac_I\(41) & 
-- ((\inst6|mac_I[40]~132\) # (GND)))))
-- \inst6|mac_I[41]~134\ = CARRY((\inst6|prod_I\(41) & (!\inst6|mac_I\(41) & !\inst6|mac_I[40]~132\)) # (!\inst6|prod_I\(41) & ((!\inst6|mac_I[40]~132\) # (!\inst6|mac_I\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(41),
	datab => \inst6|mac_I\(41),
	datad => VCC,
	cin => \inst6|mac_I[40]~132\,
	combout => \inst6|mac_I[41]~133_combout\,
	cout => \inst6|mac_I[41]~134\);

-- Location: FF_X22_Y8_N1
\inst6|mac_I[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[41]~133_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(41));

-- Location: LCCOMB_X22_Y8_N2
\inst6|mac_I[42]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[42]~135_combout\ = ((\inst6|prod_I\(42) $ (\inst6|mac_I\(42) $ (!\inst6|mac_I[41]~134\)))) # (GND)
-- \inst6|mac_I[42]~136\ = CARRY((\inst6|prod_I\(42) & ((\inst6|mac_I\(42)) # (!\inst6|mac_I[41]~134\))) # (!\inst6|prod_I\(42) & (\inst6|mac_I\(42) & !\inst6|mac_I[41]~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(42),
	datab => \inst6|mac_I\(42),
	datad => VCC,
	cin => \inst6|mac_I[41]~134\,
	combout => \inst6|mac_I[42]~135_combout\,
	cout => \inst6|mac_I[42]~136\);

-- Location: FF_X22_Y8_N3
\inst6|mac_I[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[42]~135_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(42));

-- Location: LCCOMB_X22_Y8_N4
\inst6|mac_I[43]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[43]~137_combout\ = (\inst6|mac_I\(43) & ((\inst6|prod_I\(43) & (\inst6|mac_I[42]~136\ & VCC)) # (!\inst6|prod_I\(43) & (!\inst6|mac_I[42]~136\)))) # (!\inst6|mac_I\(43) & ((\inst6|prod_I\(43) & (!\inst6|mac_I[42]~136\)) # (!\inst6|prod_I\(43) 
-- & ((\inst6|mac_I[42]~136\) # (GND)))))
-- \inst6|mac_I[43]~138\ = CARRY((\inst6|mac_I\(43) & (!\inst6|prod_I\(43) & !\inst6|mac_I[42]~136\)) # (!\inst6|mac_I\(43) & ((!\inst6|mac_I[42]~136\) # (!\inst6|prod_I\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(43),
	datab => \inst6|prod_I\(43),
	datad => VCC,
	cin => \inst6|mac_I[42]~136\,
	combout => \inst6|mac_I[43]~137_combout\,
	cout => \inst6|mac_I[43]~138\);

-- Location: FF_X22_Y8_N5
\inst6|mac_I[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[43]~137_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(43));

-- Location: LCCOMB_X22_Y8_N6
\inst6|mac_I[44]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[44]~139_combout\ = ((\inst6|mac_I\(44) $ (\inst6|prod_I\(44) $ (!\inst6|mac_I[43]~138\)))) # (GND)
-- \inst6|mac_I[44]~140\ = CARRY((\inst6|mac_I\(44) & ((\inst6|prod_I\(44)) # (!\inst6|mac_I[43]~138\))) # (!\inst6|mac_I\(44) & (\inst6|prod_I\(44) & !\inst6|mac_I[43]~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(44),
	datab => \inst6|prod_I\(44),
	datad => VCC,
	cin => \inst6|mac_I[43]~138\,
	combout => \inst6|mac_I[44]~139_combout\,
	cout => \inst6|mac_I[44]~140\);

-- Location: FF_X22_Y8_N7
\inst6|mac_I[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[44]~139_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(44));

-- Location: LCCOMB_X22_Y8_N8
\inst6|mac_I[45]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[45]~141_combout\ = (\inst6|prod_I\(45) & ((\inst6|mac_I\(45) & (\inst6|mac_I[44]~140\ & VCC)) # (!\inst6|mac_I\(45) & (!\inst6|mac_I[44]~140\)))) # (!\inst6|prod_I\(45) & ((\inst6|mac_I\(45) & (!\inst6|mac_I[44]~140\)) # (!\inst6|mac_I\(45) & 
-- ((\inst6|mac_I[44]~140\) # (GND)))))
-- \inst6|mac_I[45]~142\ = CARRY((\inst6|prod_I\(45) & (!\inst6|mac_I\(45) & !\inst6|mac_I[44]~140\)) # (!\inst6|prod_I\(45) & ((!\inst6|mac_I[44]~140\) # (!\inst6|mac_I\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(45),
	datab => \inst6|mac_I\(45),
	datad => VCC,
	cin => \inst6|mac_I[44]~140\,
	combout => \inst6|mac_I[45]~141_combout\,
	cout => \inst6|mac_I[45]~142\);

-- Location: FF_X22_Y8_N9
\inst6|mac_I[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[45]~141_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(45));

-- Location: LCCOMB_X22_Y8_N10
\inst6|mac_I[46]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[46]~143_combout\ = ((\inst6|mac_I\(46) $ (\inst6|prod_I\(46) $ (!\inst6|mac_I[45]~142\)))) # (GND)
-- \inst6|mac_I[46]~144\ = CARRY((\inst6|mac_I\(46) & ((\inst6|prod_I\(46)) # (!\inst6|mac_I[45]~142\))) # (!\inst6|mac_I\(46) & (\inst6|prod_I\(46) & !\inst6|mac_I[45]~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(46),
	datab => \inst6|prod_I\(46),
	datad => VCC,
	cin => \inst6|mac_I[45]~142\,
	combout => \inst6|mac_I[46]~143_combout\,
	cout => \inst6|mac_I[46]~144\);

-- Location: FF_X22_Y8_N11
\inst6|mac_I[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[46]~143_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(46));

-- Location: CLKCTRL_G6
\inst11|inst3|strobe~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst11|inst3|strobe~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst11|inst3|strobe~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y11_N26
\inst11|inst2|Data_word[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[27]~2_combout\ = (!\inst11|inst2|P0:bytes[2]~q\ & (\inst11|inst2|Data_word[15]~0_combout\ & (\inst11|inst2|P0:bytes[0]~q\ & !\inst11|inst2|P0:bytes[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[2]~q\,
	datab => \inst11|inst2|Data_word[15]~0_combout\,
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|Data_word[27]~2_combout\);

-- Location: FF_X26_Y11_N19
\inst11|inst2|Data_word[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(27));

-- Location: LCCOMB_X26_Y11_N22
\inst11|inst3|data[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[27]~1_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(31))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(31),
	datad => \inst11|inst2|Data_word\(27),
	combout => \inst11|inst3|data[27]~1_combout\);

-- Location: FF_X26_Y11_N23
\inst12|rx_att[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[27]~1_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|rx_att\(0));

-- Location: LCCOMB_X19_Y12_N28
\inst6|Mult0|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[29]~58_combout\ = \inst6|Mult0|auto_generated|add9_result[28]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Mult0|auto_generated|add9_result[28]~57\,
	combout => \inst6|Mult0|auto_generated|add9_result[29]~58_combout\);

-- Location: LCCOMB_X18_Y12_N28
\inst6|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~58_combout\ = \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ $ (\inst6|Mult0|auto_generated|op_1~57\ $ (!\inst6|Mult0|auto_generated|add9_result[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => \inst6|Mult0|auto_generated|add9_result[29]~58_combout\,
	cin => \inst6|Mult0|auto_generated|op_1~57\,
	combout => \inst6|Mult0|auto_generated|op_1~58_combout\);

-- Location: FF_X18_Y12_N29
\inst6|prod_I[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult0|auto_generated|op_1~58_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_I\(47));

-- Location: LCCOMB_X22_Y8_N12
\inst6|mac_I[47]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[47]~145_combout\ = (\inst6|mac_I\(47) & ((\inst6|prod_I\(47) & (\inst6|mac_I[46]~144\ & VCC)) # (!\inst6|prod_I\(47) & (!\inst6|mac_I[46]~144\)))) # (!\inst6|mac_I\(47) & ((\inst6|prod_I\(47) & (!\inst6|mac_I[46]~144\)) # (!\inst6|prod_I\(47) 
-- & ((\inst6|mac_I[46]~144\) # (GND)))))
-- \inst6|mac_I[47]~146\ = CARRY((\inst6|mac_I\(47) & (!\inst6|prod_I\(47) & !\inst6|mac_I[46]~144\)) # (!\inst6|mac_I\(47) & ((!\inst6|mac_I[46]~144\) # (!\inst6|prod_I\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(47),
	datab => \inst6|prod_I\(47),
	datad => VCC,
	cin => \inst6|mac_I[46]~144\,
	combout => \inst6|mac_I[47]~145_combout\,
	cout => \inst6|mac_I[47]~146\);

-- Location: FF_X22_Y8_N13
\inst6|mac_I[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[47]~145_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(47));

-- Location: LCCOMB_X22_Y8_N24
\inst6|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~4_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(47)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(46),
	datab => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(47),
	combout => \inst6|Add5~4_combout\);

-- Location: FF_X26_Y11_N29
\inst11|inst2|Data_word[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(28));

-- Location: LCCOMB_X26_Y11_N12
\inst11|inst3|data[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[28]~0_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(32))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(32),
	datad => \inst11|inst2|Data_word\(28),
	combout => \inst11|inst3|data[28]~0_combout\);

-- Location: FF_X26_Y11_N13
\inst12|rx_att[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[28]~0_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|rx_att\(1));

-- Location: LCCOMB_X23_Y8_N20
\inst6|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~8_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(45))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(45),
	datab => \inst6|mac_I\(44),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add5~8_combout\);

-- Location: LCCOMB_X23_Y8_N10
\inst6|Add5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~9_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~4_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~4_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~8_combout\,
	combout => \inst6|Add5~9_combout\);

-- Location: LCCOMB_X22_Y8_N26
\inst6|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~6_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(46))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(46),
	datab => \inst6|mac_I\(45),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add5~6_combout\);

-- Location: LCCOMB_X23_Y8_N12
\inst6|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~10_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(44))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(44),
	datac => \inst6|mac_I\(43),
	combout => \inst6|Add5~10_combout\);

-- Location: LCCOMB_X23_Y8_N22
\inst6|Add5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~11_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~6_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~6_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~10_combout\,
	combout => \inst6|Add5~11_combout\);

-- Location: LCCOMB_X23_Y8_N28
\inst6|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~12_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(43))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(43),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(42),
	combout => \inst6|Add5~12_combout\);

-- Location: LCCOMB_X23_Y8_N26
\inst6|Add5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~13_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~8_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~8_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~12_combout\,
	combout => \inst6|Add5~13_combout\);

-- Location: LCCOMB_X23_Y9_N8
\inst6|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~14_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(42))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(42),
	datab => \inst6|mac_I\(41),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add5~14_combout\);

-- Location: LCCOMB_X23_Y8_N0
\inst6|Add5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~15_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~10_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~10_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~14_combout\,
	combout => \inst6|Add5~15_combout\);

-- Location: LCCOMB_X23_Y9_N30
\inst6|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~16_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(41))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(41),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(40),
	combout => \inst6|Add5~16_combout\);

-- Location: LCCOMB_X24_Y9_N4
\inst6|Add5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~17_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~12_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add5~12_combout\,
	datad => \inst6|Add5~16_combout\,
	combout => \inst6|Add5~17_combout\);

-- Location: LCCOMB_X23_Y9_N4
\inst6|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~18_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(40))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(40),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(39),
	combout => \inst6|Add5~18_combout\);

-- Location: LCCOMB_X23_Y9_N18
\inst6|Add5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~19_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~14_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~18_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~14_combout\,
	combout => \inst6|Add5~19_combout\);

-- Location: LCCOMB_X23_Y9_N16
\inst6|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~20_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(39))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(39),
	datac => \inst6|mac_I\(38),
	combout => \inst6|Add5~20_combout\);

-- Location: LCCOMB_X23_Y9_N10
\inst6|Add5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~21_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~16_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add5~20_combout\,
	datac => \inst6|Add5~16_combout\,
	combout => \inst6|Add5~21_combout\);

-- Location: LCCOMB_X23_Y9_N24
\inst6|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~22_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(38)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(37),
	datac => \inst6|mac_I\(38),
	combout => \inst6|Add5~22_combout\);

-- Location: LCCOMB_X23_Y9_N26
\inst6|Add5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~23_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~18_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add5~22_combout\,
	datac => \inst6|Add5~18_combout\,
	combout => \inst6|Add5~23_combout\);

-- Location: LCCOMB_X23_Y9_N20
\inst6|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~24_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(37))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(37),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(36),
	combout => \inst6|Add5~24_combout\);

-- Location: LCCOMB_X23_Y9_N6
\inst6|Add5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~25_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~20_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~24_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~20_combout\,
	combout => \inst6|Add5~25_combout\);

-- Location: LCCOMB_X23_Y9_N12
\inst6|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~26_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(36))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(36),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(35),
	combout => \inst6|Add5~26_combout\);

-- Location: LCCOMB_X23_Y9_N14
\inst6|Add5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~27_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~22_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~26_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~22_combout\,
	combout => \inst6|Add5~27_combout\);

-- Location: LCCOMB_X23_Y9_N0
\inst6|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~28_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(35))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(35),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(34),
	combout => \inst6|Add5~28_combout\);

-- Location: LCCOMB_X23_Y9_N22
\inst6|Add5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~29_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~24_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~24_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~28_combout\,
	combout => \inst6|Add5~29_combout\);

-- Location: LCCOMB_X23_Y9_N28
\inst6|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~30_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(34))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(34),
	datac => \inst6|mac_I\(33),
	combout => \inst6|Add5~30_combout\);

-- Location: LCCOMB_X23_Y9_N2
\inst6|Add5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~31_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~26_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~26_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~30_combout\,
	combout => \inst6|Add5~31_combout\);

-- Location: LCCOMB_X23_Y10_N24
\inst6|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~32_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(33)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(32),
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_I\(33),
	combout => \inst6|Add5~32_combout\);

-- Location: LCCOMB_X23_Y10_N30
\inst6|Add5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~33_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~28_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~28_combout\,
	datab => \inst6|Add5~32_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add5~33_combout\);

-- Location: LCCOMB_X23_Y10_N28
\inst6|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~34_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(32))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(32),
	datab => \inst6|mac_I\(31),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add5~34_combout\);

-- Location: LCCOMB_X23_Y10_N6
\inst6|Add5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~35_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~30_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~30_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~34_combout\,
	combout => \inst6|Add5~35_combout\);

-- Location: LCCOMB_X23_Y10_N4
\inst6|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~36_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(31))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(31),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(30),
	combout => \inst6|Add5~36_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst6|Add5~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~37_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~32_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~36_combout\,
	datab => \inst6|Add5~32_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add5~37_combout\);

-- Location: LCCOMB_X23_Y10_N18
\inst6|Add5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~38_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(30))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(30),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(29),
	combout => \inst6|Add5~38_combout\);

-- Location: LCCOMB_X23_Y10_N16
\inst6|Add5~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~39_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~34_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~38_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~34_combout\,
	combout => \inst6|Add5~39_combout\);

-- Location: LCCOMB_X23_Y10_N14
\inst6|Add5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~40_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(29))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(29),
	datab => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(28),
	combout => \inst6|Add5~40_combout\);

-- Location: LCCOMB_X24_Y12_N2
\inst6|Add5~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~41_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~36_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~40_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~36_combout\,
	combout => \inst6|Add5~41_combout\);

-- Location: LCCOMB_X23_Y10_N20
\inst6|Add5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~42_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(28)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(27),
	datab => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(28),
	combout => \inst6|Add5~42_combout\);

-- Location: LCCOMB_X23_Y10_N22
\inst6|Add5~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~43_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~38_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~42_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~38_combout\,
	combout => \inst6|Add5~43_combout\);

-- Location: LCCOMB_X23_Y10_N0
\inst6|Add5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~44_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(27)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(26),
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_I\(27),
	combout => \inst6|Add5~44_combout\);

-- Location: LCCOMB_X24_Y12_N4
\inst6|Add5~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~45_combout\ = (\inst12|rx_att\(1) & (\inst6|Add5~40_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add5~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~40_combout\,
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add5~44_combout\,
	combout => \inst6|Add5~45_combout\);

-- Location: LCCOMB_X23_Y10_N10
\inst6|Add5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~46_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(26))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(26),
	datab => \inst6|mac_I\(25),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add5~46_combout\);

-- Location: LCCOMB_X23_Y10_N8
\inst6|Add5~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~47_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~42_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~46_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~42_combout\,
	combout => \inst6|Add5~47_combout\);

-- Location: LCCOMB_X23_Y10_N26
\inst6|Add5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~50_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_I\(25))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|mac_I\(25),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(24),
	combout => \inst6|Add5~50_combout\);

-- Location: LCCOMB_X24_Y12_N6
\inst6|Add5~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~51_combout\ = (\inst6|Add5~50_combout\) # ((\inst6|Add5~44_combout\ & \inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~44_combout\,
	datab => \inst6|Add5~50_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add5~51_combout\);

-- Location: LCCOMB_X23_Y10_N2
\inst6|Add5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~48_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_I\(24))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|mac_I\(24),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(23),
	combout => \inst6|Add5~48_combout\);

-- Location: LCCOMB_X23_Y10_N12
\inst6|Add5~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~49_combout\ = (\inst6|Add5~48_combout\) # ((\inst6|Add5~46_combout\ & \inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~46_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~48_combout\,
	combout => \inst6|Add5~49_combout\);

-- Location: LCCOMB_X24_Y12_N8
\inst6|Data_out_I[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[0]~24_combout\ = (\inst6|Add5~51_combout\ & (\inst6|Add5~49_combout\ $ (VCC))) # (!\inst6|Add5~51_combout\ & (\inst6|Add5~49_combout\ & VCC))
-- \inst6|Data_out_I[0]~25\ = CARRY((\inst6|Add5~51_combout\ & \inst6|Add5~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~51_combout\,
	datab => \inst6|Add5~49_combout\,
	datad => VCC,
	combout => \inst6|Data_out_I[0]~24_combout\,
	cout => \inst6|Data_out_I[0]~25\);

-- Location: LCCOMB_X24_Y12_N10
\inst6|Data_out_I[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[1]~26_combout\ = (\inst6|Add5~47_combout\ & (!\inst6|Data_out_I[0]~25\)) # (!\inst6|Add5~47_combout\ & ((\inst6|Data_out_I[0]~25\) # (GND)))
-- \inst6|Data_out_I[1]~27\ = CARRY((!\inst6|Data_out_I[0]~25\) # (!\inst6|Add5~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~47_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[0]~25\,
	combout => \inst6|Data_out_I[1]~26_combout\,
	cout => \inst6|Data_out_I[1]~27\);

-- Location: LCCOMB_X24_Y12_N12
\inst6|Data_out_I[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[2]~28_combout\ = (\inst6|Add5~45_combout\ & (\inst6|Data_out_I[1]~27\ $ (GND))) # (!\inst6|Add5~45_combout\ & (!\inst6|Data_out_I[1]~27\ & VCC))
-- \inst6|Data_out_I[2]~29\ = CARRY((\inst6|Add5~45_combout\ & !\inst6|Data_out_I[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~45_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[1]~27\,
	combout => \inst6|Data_out_I[2]~28_combout\,
	cout => \inst6|Data_out_I[2]~29\);

-- Location: LCCOMB_X24_Y12_N14
\inst6|Data_out_I[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[3]~30_combout\ = (\inst6|Add5~43_combout\ & (!\inst6|Data_out_I[2]~29\)) # (!\inst6|Add5~43_combout\ & ((\inst6|Data_out_I[2]~29\) # (GND)))
-- \inst6|Data_out_I[3]~31\ = CARRY((!\inst6|Data_out_I[2]~29\) # (!\inst6|Add5~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~43_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[2]~29\,
	combout => \inst6|Data_out_I[3]~30_combout\,
	cout => \inst6|Data_out_I[3]~31\);

-- Location: LCCOMB_X24_Y12_N16
\inst6|Data_out_I[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[4]~32_combout\ = (\inst6|Add5~41_combout\ & (\inst6|Data_out_I[3]~31\ $ (GND))) # (!\inst6|Add5~41_combout\ & (!\inst6|Data_out_I[3]~31\ & VCC))
-- \inst6|Data_out_I[4]~33\ = CARRY((\inst6|Add5~41_combout\ & !\inst6|Data_out_I[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~41_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[3]~31\,
	combout => \inst6|Data_out_I[4]~32_combout\,
	cout => \inst6|Data_out_I[4]~33\);

-- Location: LCCOMB_X24_Y12_N18
\inst6|Data_out_I[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[5]~34_combout\ = (\inst6|Add5~39_combout\ & (!\inst6|Data_out_I[4]~33\)) # (!\inst6|Add5~39_combout\ & ((\inst6|Data_out_I[4]~33\) # (GND)))
-- \inst6|Data_out_I[5]~35\ = CARRY((!\inst6|Data_out_I[4]~33\) # (!\inst6|Add5~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~39_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[4]~33\,
	combout => \inst6|Data_out_I[5]~34_combout\,
	cout => \inst6|Data_out_I[5]~35\);

-- Location: LCCOMB_X24_Y12_N20
\inst6|Data_out_I[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[6]~36_combout\ = (\inst6|Add5~37_combout\ & (\inst6|Data_out_I[5]~35\ $ (GND))) # (!\inst6|Add5~37_combout\ & (!\inst6|Data_out_I[5]~35\ & VCC))
-- \inst6|Data_out_I[6]~37\ = CARRY((\inst6|Add5~37_combout\ & !\inst6|Data_out_I[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~37_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[5]~35\,
	combout => \inst6|Data_out_I[6]~36_combout\,
	cout => \inst6|Data_out_I[6]~37\);

-- Location: LCCOMB_X24_Y12_N22
\inst6|Data_out_I[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[7]~38_combout\ = (\inst6|Add5~35_combout\ & (!\inst6|Data_out_I[6]~37\)) # (!\inst6|Add5~35_combout\ & ((\inst6|Data_out_I[6]~37\) # (GND)))
-- \inst6|Data_out_I[7]~39\ = CARRY((!\inst6|Data_out_I[6]~37\) # (!\inst6|Add5~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~35_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[6]~37\,
	combout => \inst6|Data_out_I[7]~38_combout\,
	cout => \inst6|Data_out_I[7]~39\);

-- Location: LCCOMB_X24_Y12_N24
\inst6|Data_out_I[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[8]~40_combout\ = (\inst6|Add5~33_combout\ & (\inst6|Data_out_I[7]~39\ $ (GND))) # (!\inst6|Add5~33_combout\ & (!\inst6|Data_out_I[7]~39\ & VCC))
-- \inst6|Data_out_I[8]~41\ = CARRY((\inst6|Add5~33_combout\ & !\inst6|Data_out_I[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~33_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[7]~39\,
	combout => \inst6|Data_out_I[8]~40_combout\,
	cout => \inst6|Data_out_I[8]~41\);

-- Location: LCCOMB_X24_Y12_N26
\inst6|Data_out_I[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[9]~42_combout\ = (\inst6|Add5~31_combout\ & (!\inst6|Data_out_I[8]~41\)) # (!\inst6|Add5~31_combout\ & ((\inst6|Data_out_I[8]~41\) # (GND)))
-- \inst6|Data_out_I[9]~43\ = CARRY((!\inst6|Data_out_I[8]~41\) # (!\inst6|Add5~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~31_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[8]~41\,
	combout => \inst6|Data_out_I[9]~42_combout\,
	cout => \inst6|Data_out_I[9]~43\);

-- Location: LCCOMB_X24_Y12_N28
\inst6|Data_out_I[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[10]~44_combout\ = (\inst6|Add5~29_combout\ & (\inst6|Data_out_I[9]~43\ $ (GND))) # (!\inst6|Add5~29_combout\ & (!\inst6|Data_out_I[9]~43\ & VCC))
-- \inst6|Data_out_I[10]~45\ = CARRY((\inst6|Add5~29_combout\ & !\inst6|Data_out_I[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~29_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[9]~43\,
	combout => \inst6|Data_out_I[10]~44_combout\,
	cout => \inst6|Data_out_I[10]~45\);

-- Location: LCCOMB_X24_Y12_N30
\inst6|Data_out_I[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[11]~46_combout\ = (\inst6|Add5~27_combout\ & (!\inst6|Data_out_I[10]~45\)) # (!\inst6|Add5~27_combout\ & ((\inst6|Data_out_I[10]~45\) # (GND)))
-- \inst6|Data_out_I[11]~47\ = CARRY((!\inst6|Data_out_I[10]~45\) # (!\inst6|Add5~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~27_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[10]~45\,
	combout => \inst6|Data_out_I[11]~46_combout\,
	cout => \inst6|Data_out_I[11]~47\);

-- Location: LCCOMB_X24_Y11_N0
\inst6|Data_out_I[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[12]~48_combout\ = (\inst6|Add5~25_combout\ & (\inst6|Data_out_I[11]~47\ $ (GND))) # (!\inst6|Add5~25_combout\ & (!\inst6|Data_out_I[11]~47\ & VCC))
-- \inst6|Data_out_I[12]~49\ = CARRY((\inst6|Add5~25_combout\ & !\inst6|Data_out_I[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~25_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[11]~47\,
	combout => \inst6|Data_out_I[12]~48_combout\,
	cout => \inst6|Data_out_I[12]~49\);

-- Location: LCCOMB_X24_Y11_N2
\inst6|Data_out_I[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[13]~50_combout\ = (\inst6|Add5~23_combout\ & (!\inst6|Data_out_I[12]~49\)) # (!\inst6|Add5~23_combout\ & ((\inst6|Data_out_I[12]~49\) # (GND)))
-- \inst6|Data_out_I[13]~51\ = CARRY((!\inst6|Data_out_I[12]~49\) # (!\inst6|Add5~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~23_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[12]~49\,
	combout => \inst6|Data_out_I[13]~50_combout\,
	cout => \inst6|Data_out_I[13]~51\);

-- Location: LCCOMB_X24_Y11_N4
\inst6|Data_out_I[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[14]~52_combout\ = (\inst6|Add5~21_combout\ & (\inst6|Data_out_I[13]~51\ $ (GND))) # (!\inst6|Add5~21_combout\ & (!\inst6|Data_out_I[13]~51\ & VCC))
-- \inst6|Data_out_I[14]~53\ = CARRY((\inst6|Add5~21_combout\ & !\inst6|Data_out_I[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~21_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[13]~51\,
	combout => \inst6|Data_out_I[14]~52_combout\,
	cout => \inst6|Data_out_I[14]~53\);

-- Location: LCCOMB_X24_Y11_N6
\inst6|Data_out_I[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[15]~54_combout\ = (\inst6|Add5~19_combout\ & (!\inst6|Data_out_I[14]~53\)) # (!\inst6|Add5~19_combout\ & ((\inst6|Data_out_I[14]~53\) # (GND)))
-- \inst6|Data_out_I[15]~55\ = CARRY((!\inst6|Data_out_I[14]~53\) # (!\inst6|Add5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~19_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[14]~53\,
	combout => \inst6|Data_out_I[15]~54_combout\,
	cout => \inst6|Data_out_I[15]~55\);

-- Location: LCCOMB_X24_Y11_N8
\inst6|Data_out_I[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[16]~56_combout\ = (\inst6|Add5~17_combout\ & (\inst6|Data_out_I[15]~55\ $ (GND))) # (!\inst6|Add5~17_combout\ & (!\inst6|Data_out_I[15]~55\ & VCC))
-- \inst6|Data_out_I[16]~57\ = CARRY((\inst6|Add5~17_combout\ & !\inst6|Data_out_I[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~17_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[15]~55\,
	combout => \inst6|Data_out_I[16]~56_combout\,
	cout => \inst6|Data_out_I[16]~57\);

-- Location: LCCOMB_X24_Y11_N10
\inst6|Data_out_I[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[17]~58_combout\ = (\inst6|Add5~15_combout\ & (!\inst6|Data_out_I[16]~57\)) # (!\inst6|Add5~15_combout\ & ((\inst6|Data_out_I[16]~57\) # (GND)))
-- \inst6|Data_out_I[17]~59\ = CARRY((!\inst6|Data_out_I[16]~57\) # (!\inst6|Add5~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~15_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[16]~57\,
	combout => \inst6|Data_out_I[17]~58_combout\,
	cout => \inst6|Data_out_I[17]~59\);

-- Location: LCCOMB_X24_Y11_N12
\inst6|Data_out_I[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[18]~60_combout\ = (\inst6|Add5~13_combout\ & (\inst6|Data_out_I[17]~59\ $ (GND))) # (!\inst6|Add5~13_combout\ & (!\inst6|Data_out_I[17]~59\ & VCC))
-- \inst6|Data_out_I[18]~61\ = CARRY((\inst6|Add5~13_combout\ & !\inst6|Data_out_I[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~13_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[17]~59\,
	combout => \inst6|Data_out_I[18]~60_combout\,
	cout => \inst6|Data_out_I[18]~61\);

-- Location: LCCOMB_X24_Y11_N14
\inst6|Data_out_I[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[19]~62_combout\ = (\inst6|Add5~11_combout\ & (!\inst6|Data_out_I[18]~61\)) # (!\inst6|Add5~11_combout\ & ((\inst6|Data_out_I[18]~61\) # (GND)))
-- \inst6|Data_out_I[19]~63\ = CARRY((!\inst6|Data_out_I[18]~61\) # (!\inst6|Add5~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~11_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[18]~61\,
	combout => \inst6|Data_out_I[19]~62_combout\,
	cout => \inst6|Data_out_I[19]~63\);

-- Location: LCCOMB_X24_Y11_N16
\inst6|Data_out_I[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[20]~64_combout\ = (\inst6|Add5~9_combout\ & (\inst6|Data_out_I[19]~63\ $ (GND))) # (!\inst6|Add5~9_combout\ & (!\inst6|Data_out_I[19]~63\ & VCC))
-- \inst6|Data_out_I[20]~65\ = CARRY((\inst6|Add5~9_combout\ & !\inst6|Data_out_I[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~9_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[19]~63\,
	combout => \inst6|Data_out_I[20]~64_combout\,
	cout => \inst6|Data_out_I[20]~65\);

-- Location: LCCOMB_X13_Y6_N20
\inst6|Data_out_Q[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[23]~24_combout\ = (!\inst6|sampled~q\ & !\inst6|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sampled~q\,
	datad => \inst6|Equal8~1_combout\,
	combout => \inst6|Data_out_Q[23]~24_combout\);

-- Location: FF_X24_Y11_N17
\inst6|Data_out_I[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[20]~64_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(20));

-- Location: LCCOMB_X16_Y6_N6
\inst6|Qa_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[10]~feeder_combout\ = \inst6|Add16~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add16~4_combout\,
	combout => \inst6|Qa_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X16_Y6_N7
\inst6|Qa_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(10));

-- Location: FF_X16_Y6_N15
\inst6|Qa_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add16~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(12));

-- Location: FF_X16_Y6_N31
\inst6|Qa_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(9));

-- Location: FF_X16_Y6_N29
\inst6|Qa_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(11));

-- Location: LCCOMB_X16_Y6_N30
\inst6|Qa~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~37_combout\ = (\inst6|Qa_rtl_0_bypass\(10) & (\inst6|Qa_rtl_0_bypass\(9) & (\inst6|Qa_rtl_0_bypass\(12) $ (!\inst6|Qa_rtl_0_bypass\(11))))) # (!\inst6|Qa_rtl_0_bypass\(10) & (!\inst6|Qa_rtl_0_bypass\(9) & (\inst6|Qa_rtl_0_bypass\(12) $ 
-- (!\inst6|Qa_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(10),
	datab => \inst6|Qa_rtl_0_bypass\(12),
	datac => \inst6|Qa_rtl_0_bypass\(9),
	datad => \inst6|Qa_rtl_0_bypass\(11),
	combout => \inst6|Qa~37_combout\);

-- Location: FF_X16_Y6_N11
\inst6|Qa_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(8));

-- Location: FF_X16_Y6_N9
\inst6|Qa_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(6));

-- Location: FF_X16_Y6_N1
\inst6|Qa_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(5));

-- Location: FF_X16_Y6_N21
\inst6|Qa_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(7));

-- Location: LCCOMB_X16_Y6_N0
\inst6|Qa~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~36_combout\ = (\inst6|Qa_rtl_0_bypass\(8) & (\inst6|Qa_rtl_0_bypass\(7) & (\inst6|Qa_rtl_0_bypass\(6) $ (!\inst6|Qa_rtl_0_bypass\(5))))) # (!\inst6|Qa_rtl_0_bypass\(8) & (!\inst6|Qa_rtl_0_bypass\(7) & (\inst6|Qa_rtl_0_bypass\(6) $ 
-- (!\inst6|Qa_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(8),
	datab => \inst6|Qa_rtl_0_bypass\(6),
	datac => \inst6|Qa_rtl_0_bypass\(5),
	datad => \inst6|Qa_rtl_0_bypass\(7),
	combout => \inst6|Qa~36_combout\);

-- Location: FF_X17_Y6_N31
\inst6|Qa_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(1));

-- Location: LCCOMB_X17_Y6_N26
\inst6|Qa_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[4]~feeder_combout\ = \inst6|Add15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add15~2_combout\,
	combout => \inst6|Qa_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X17_Y6_N27
\inst6|Qa_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(4));

-- Location: FF_X17_Y6_N25
\inst6|Qa_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add15~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(2));

-- Location: FF_X17_Y6_N29
\inst6|Qa_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(3));

-- Location: LCCOMB_X17_Y6_N24
\inst6|Qa~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~35_combout\ = (\inst6|Qa_rtl_0_bypass\(1) & (\inst6|Qa_rtl_0_bypass\(2) & (\inst6|Qa_rtl_0_bypass\(4) $ (!\inst6|Qa_rtl_0_bypass\(3))))) # (!\inst6|Qa_rtl_0_bypass\(1) & (!\inst6|Qa_rtl_0_bypass\(2) & (\inst6|Qa_rtl_0_bypass\(4) $ 
-- (!\inst6|Qa_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(1),
	datab => \inst6|Qa_rtl_0_bypass\(4),
	datac => \inst6|Qa_rtl_0_bypass\(2),
	datad => \inst6|Qa_rtl_0_bypass\(3),
	combout => \inst6|Qa~35_combout\);

-- Location: FF_X16_Y6_N5
\inst6|Qa_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(16));

-- Location: FF_X16_Y6_N17
\inst6|Qa_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(13));

-- Location: FF_X16_Y6_N27
\inst6|Qa_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add16~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(14));

-- Location: FF_X16_Y6_N19
\inst6|Qa_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(15));

-- Location: LCCOMB_X16_Y6_N26
\inst6|Qa~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~38_combout\ = (\inst6|Qa_rtl_0_bypass\(16) & (\inst6|Qa_rtl_0_bypass\(15) & (\inst6|Qa_rtl_0_bypass\(13) $ (!\inst6|Qa_rtl_0_bypass\(14))))) # (!\inst6|Qa_rtl_0_bypass\(16) & (!\inst6|Qa_rtl_0_bypass\(15) & (\inst6|Qa_rtl_0_bypass\(13) $ 
-- (!\inst6|Qa_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(16),
	datab => \inst6|Qa_rtl_0_bypass\(13),
	datac => \inst6|Qa_rtl_0_bypass\(14),
	datad => \inst6|Qa_rtl_0_bypass\(15),
	combout => \inst6|Qa~38_combout\);

-- Location: LCCOMB_X16_Y6_N24
\inst6|Qa~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~39_combout\ = (\inst6|Qa~37_combout\ & (\inst6|Qa~36_combout\ & (\inst6|Qa~35_combout\ & \inst6|Qa~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~37_combout\,
	datab => \inst6|Qa~36_combout\,
	datac => \inst6|Qa~35_combout\,
	datad => \inst6|Qa~38_combout\,
	combout => \inst6|Qa~39_combout\);

-- Location: FF_X18_Y6_N7
\inst6|Qa_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~66_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(0));

-- Location: LCCOMB_X18_Y6_N30
\inst6|Qa_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[18]~feeder_combout\ = \inst6|Add16~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add16~12_combout\,
	combout => \inst6|Qa_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X18_Y6_N31
\inst6|Qa_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(18));

-- Location: LCCOMB_X18_Y6_N16
\inst6|Qa_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[20]~feeder_combout\ = \inst6|Add16~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Add16~14_combout\,
	combout => \inst6|Qa_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X18_Y6_N17
\inst6|Qa_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(20));

-- Location: FF_X18_Y6_N25
\inst6|Qa_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|write_pointer\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(17));

-- Location: LCCOMB_X18_Y6_N18
\inst6|Qa_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[19]~feeder_combout\ = \inst6|write_pointer\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|write_pointer\(9),
	combout => \inst6|Qa_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X18_Y6_N19
\inst6|Qa_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(19));

-- Location: LCCOMB_X18_Y6_N24
\inst6|Qa~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~40_combout\ = (\inst6|Qa_rtl_0_bypass\(18) & (\inst6|Qa_rtl_0_bypass\(17) & (\inst6|Qa_rtl_0_bypass\(20) $ (!\inst6|Qa_rtl_0_bypass\(19))))) # (!\inst6|Qa_rtl_0_bypass\(18) & (!\inst6|Qa_rtl_0_bypass\(17) & (\inst6|Qa_rtl_0_bypass\(20) $ 
-- (!\inst6|Qa_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(18),
	datab => \inst6|Qa_rtl_0_bypass\(20),
	datac => \inst6|Qa_rtl_0_bypass\(17),
	datad => \inst6|Qa_rtl_0_bypass\(19),
	combout => \inst6|Qa~40_combout\);

-- Location: LCCOMB_X18_Y6_N6
\inst6|Qa~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~41_combout\ = (\inst6|Qa_rtl_0_bypass\(0) & \inst6|Qa~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Qa_rtl_0_bypass\(0),
	datad => \inst6|Qa~40_combout\,
	combout => \inst6|Qa~41_combout\);

-- Location: FF_X18_Y6_N29
\inst6|Qa_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(39));

-- Location: LCCOMB_X19_Y6_N8
\inst6|Qa~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~42_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0_bypass\(39)))) # (!\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a18\)))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a18\,
	datad => \inst6|Qa_rtl_0_bypass\(39),
	combout => \inst6|Qa~42_combout\);

-- Location: FF_X19_Y6_N31
\inst6|Qa_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(40));

-- Location: LCCOMB_X19_Y6_N12
\inst6|Qa~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~43_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(40))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a19\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(40),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a19\,
	combout => \inst6|Qa~43_combout\);

-- Location: FF_X19_Y6_N3
\inst6|Qa_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(41));

-- Location: LCCOMB_X19_Y6_N28
\inst6|Qa~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~44_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(41))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a20\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(41),
	datac => \inst6|Qa~41_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a20\,
	combout => \inst6|Qa~44_combout\);

-- Location: LCCOMB_X19_Y6_N18
\inst6|Qa~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~70_combout\ = (\inst6|Add0~43_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~43_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~70_combout\);

-- Location: FF_X19_Y6_N19
\inst6|Qa_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(42));

-- Location: LCCOMB_X19_Y8_N16
\inst6|Qa~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~73_combout\ = (\inst6|Add0~1_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~1_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~73_combout\);

-- Location: LCCOMB_X16_Y8_N8
\inst6|Qa~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~74_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~3_combout\,
	combout => \inst6|Qa~74_combout\);

-- Location: LCCOMB_X17_Y9_N4
\inst6|Qa~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~75_combout\ = (\inst6|Add0~5_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~5_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~75_combout\);

-- Location: LCCOMB_X16_Y8_N18
\inst6|Qa~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~76_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~7_combout\,
	combout => \inst6|Qa~76_combout\);

-- Location: LCCOMB_X16_Y8_N28
\inst6|Qa~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~77_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Add0~9_combout\,
	combout => \inst6|Qa~77_combout\);

-- Location: LCCOMB_X19_Y8_N24
\inst6|Qa~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~78_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~11_combout\,
	combout => \inst6|Qa~78_combout\);

-- Location: LCCOMB_X16_Y8_N30
\inst6|Qa~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~71_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~45_combout\,
	combout => \inst6|Qa~71_combout\);

-- Location: LCCOMB_X16_Y8_N24
\inst6|Qa~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~72_combout\ = (\inst6|Add0~47_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~47_combout\,
	datab => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~72_combout\);

-- Location: M9K_X15_Y8_N0
\inst6|Qa_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Qa_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y6_N16
\inst6|Qa~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~45_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(42))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a21\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(42),
	datac => \inst6|Qa~41_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a21\,
	combout => \inst6|Qa~45_combout\);

-- Location: LCCOMB_X18_Y6_N20
\inst6|Qa_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[43]~feeder_combout\ = \inst6|Qa~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Qa~71_combout\,
	combout => \inst6|Qa_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X18_Y6_N21
\inst6|Qa_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(43));

-- Location: LCCOMB_X19_Y6_N14
\inst6|Qa~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~46_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0_bypass\(43)))) # (!\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a22\)))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a22\,
	datad => \inst6|Qa_rtl_0_bypass\(43),
	combout => \inst6|Qa~46_combout\);

-- Location: FF_X16_Y8_N25
\inst6|Qa_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(44));

-- Location: LCCOMB_X16_Y8_N26
\inst6|Qa~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~47_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(44))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a23\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(44),
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a23\,
	datad => \inst6|Qa~41_combout\,
	combout => \inst6|Qa~47_combout\);

-- Location: DSPMULT_X20_Y5_N0
\inst6|Mult1|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult1|auto_generated|mac_mult7_DATAA_bus\,
	datab => \inst6|Mult1|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y5_N2
\inst6|Mult1|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y6_N0
\inst6|Mult1|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \inst6|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y6_N2
\inst6|Mult1|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: FF_X19_Y8_N9
\inst6|Qa_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~73_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(21));

-- Location: LCCOMB_X19_Y8_N8
\inst6|Qa~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~48_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(21))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(21),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \inst6|Qa~48_combout\);

-- Location: FF_X19_Y8_N11
\inst6|Qa_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~74_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(22));

-- Location: LCCOMB_X19_Y8_N10
\inst6|Qa~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~49_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(22))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a1\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(22),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a1\,
	combout => \inst6|Qa~49_combout\);

-- Location: FF_X19_Y8_N5
\inst6|Qa_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~75_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(23));

-- Location: LCCOMB_X19_Y8_N4
\inst6|Qa~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~50_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(23))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a2\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(23),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a2\,
	combout => \inst6|Qa~50_combout\);

-- Location: FF_X16_Y8_N17
\inst6|Qa_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~76_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(24));

-- Location: LCCOMB_X16_Y8_N16
\inst6|Qa~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~51_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(24))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a3\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(24),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a3\,
	combout => \inst6|Qa~51_combout\);

-- Location: FF_X19_Y8_N3
\inst6|Qa_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~77_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(25));

-- Location: LCCOMB_X19_Y8_N2
\inst6|Qa~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~52_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(25))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a4\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(25),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a4\,
	combout => \inst6|Qa~52_combout\);

-- Location: FF_X19_Y8_N25
\inst6|Qa_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(26));

-- Location: LCCOMB_X19_Y8_N30
\inst6|Qa~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~53_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0_bypass\(26)))) # (!\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a5\)))) # (!\inst6|Qa~41_combout\ & 
-- (\inst6|Qa_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a5\,
	datac => \inst6|Qa~39_combout\,
	datad => \inst6|Qa_rtl_0_bypass\(26),
	combout => \inst6|Qa~53_combout\);

-- Location: LCCOMB_X19_Y7_N26
\inst6|Qa~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~79_combout\ = (\inst6|Add0~13_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~13_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~79_combout\);

-- Location: FF_X19_Y7_N27
\inst6|Qa_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(27));

-- Location: LCCOMB_X19_Y10_N20
\inst6|Qa~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~80_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Add0~15_combout\,
	combout => \inst6|Qa~80_combout\);

-- Location: LCCOMB_X19_Y6_N24
\inst6|Qa~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~81_combout\ = (\inst6|Add0~17_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~17_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~81_combout\);

-- Location: LCCOMB_X16_Y10_N18
\inst6|Qa~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~82_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~19_combout\,
	combout => \inst6|Qa~82_combout\);

-- Location: LCCOMB_X19_Y10_N10
\inst6|Qa~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~83_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Add0~21_combout\,
	combout => \inst6|Qa~83_combout\);

-- Location: LCCOMB_X19_Y8_N18
\inst6|Qa~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~84_combout\ = (\inst6|Add0~23_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~23_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~84_combout\);

-- Location: LCCOMB_X19_Y6_N20
\inst6|Qa~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~85_combout\ = (\inst6|Add0~25_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~25_combout\,
	datad => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~85_combout\);

-- Location: LCCOMB_X19_Y8_N22
\inst6|Qa~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~86_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~27_combout\,
	combout => \inst6|Qa~86_combout\);

-- Location: LCCOMB_X16_Y10_N8
\inst6|Qa~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~87_combout\ = (\inst6|downconversion:ns[0]~q\ & \inst6|Add0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|Add0~29_combout\,
	combout => \inst6|Qa~87_combout\);

-- Location: M9K_X15_Y7_N0
\inst6|Qa_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Qa_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Qa_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N0
\inst6|Qa~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~54_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(27))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a6~portbdataout\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(27),
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \inst6|Qa~39_combout\,
	combout => \inst6|Qa~54_combout\);

-- Location: LCCOMB_X18_Y7_N16
\inst6|Qa_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[28]~feeder_combout\ = \inst6|Qa~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Qa~80_combout\,
	combout => \inst6|Qa_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X18_Y7_N17
\inst6|Qa_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(28));

-- Location: LCCOMB_X19_Y7_N10
\inst6|Qa~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~55_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(28))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a7\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(28),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a7\,
	combout => \inst6|Qa~55_combout\);

-- Location: FF_X19_Y6_N25
\inst6|Qa_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(29));

-- Location: LCCOMB_X19_Y6_N10
\inst6|Qa~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~56_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(29))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a8\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(29),
	datac => \inst6|Qa~41_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a8\,
	combout => \inst6|Qa~56_combout\);

-- Location: FF_X16_Y7_N1
\inst6|Qa_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~82_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(30));

-- Location: LCCOMB_X16_Y7_N0
\inst6|Qa~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~57_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(30))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a9\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(30),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a9\,
	combout => \inst6|Qa~57_combout\);

-- Location: FF_X19_Y8_N21
\inst6|Qa_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~83_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(31));

-- Location: LCCOMB_X19_Y8_N20
\inst6|Qa~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~58_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(31))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a10\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(31),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a10\,
	combout => \inst6|Qa~58_combout\);

-- Location: FF_X19_Y8_N19
\inst6|Qa_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(32));

-- Location: LCCOMB_X19_Y8_N28
\inst6|Qa~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~59_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(32))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a11\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(32),
	datac => \inst6|Qa~39_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a11\,
	combout => \inst6|Qa~59_combout\);

-- Location: FF_X19_Y6_N21
\inst6|Qa_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(33));

-- Location: LCCOMB_X19_Y6_N6
\inst6|Qa~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~60_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(33))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a12\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~39_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(33),
	datac => \inst6|Qa~41_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a12\,
	combout => \inst6|Qa~60_combout\);

-- Location: FF_X19_Y8_N23
\inst6|Qa_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(34));

-- Location: LCCOMB_X19_Y8_N12
\inst6|Qa~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~61_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(34))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a13\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(34),
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa~41_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a13\,
	combout => \inst6|Qa~61_combout\);

-- Location: FF_X16_Y7_N7
\inst6|Qa_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Qa~87_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(35));

-- Location: LCCOMB_X16_Y7_N6
\inst6|Qa~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~62_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(35))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a14\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa~41_combout\,
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(35),
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a14\,
	combout => \inst6|Qa~62_combout\);

-- Location: LCCOMB_X19_Y10_N12
\inst6|Qa~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~88_combout\ = (\inst6|Add0~31_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add0~31_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~88_combout\);

-- Location: FF_X19_Y10_N13
\inst6|Qa_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(36));

-- Location: LCCOMB_X16_Y10_N12
\inst6|Qa~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~89_combout\ = (\inst6|Add0~33_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~33_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~89_combout\);

-- Location: LCCOMB_X16_Y10_N0
\inst6|Qa~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~90_combout\ = (\inst6|Add0~35_combout\ & \inst6|downconversion:ns[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add0~35_combout\,
	datac => \inst6|downconversion:ns[0]~q\,
	combout => \inst6|Qa~90_combout\);

-- Location: M9K_X15_Y10_N0
\inst6|Qa_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec:inst6|altsyncram:Qa_rtl_0|altsyncram_uic1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 660,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 660,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~66_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~66_combout\,
	portadatain => \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Qa_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y10_N22
\inst6|Qa~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~63_combout\ = (\inst6|Qa~41_combout\ & ((\inst6|Qa~39_combout\ & (\inst6|Qa_rtl_0_bypass\(36))) # (!\inst6|Qa~39_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a15~portbdataout\))))) # (!\inst6|Qa~41_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(36),
	datab => \inst6|Qa~41_combout\,
	datac => \inst6|Qa~39_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	combout => \inst6|Qa~63_combout\);

-- Location: FF_X16_Y10_N13
\inst6|Qa_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(37));

-- Location: LCCOMB_X16_Y10_N6
\inst6|Qa~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~64_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(37))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a16\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(37),
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a16\,
	datad => \inst6|Qa~41_combout\,
	combout => \inst6|Qa~64_combout\);

-- Location: FF_X16_Y10_N1
\inst6|Qa_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(38));

-- Location: LCCOMB_X16_Y10_N30
\inst6|Qa~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~65_combout\ = (\inst6|Qa~39_combout\ & ((\inst6|Qa~41_combout\ & (\inst6|Qa_rtl_0_bypass\(38))) # (!\inst6|Qa~41_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a17\))))) # (!\inst6|Qa~39_combout\ & 
-- (((\inst6|Qa_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(38),
	datab => \inst6|Qa~39_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a17\,
	datad => \inst6|Qa~41_combout\,
	combout => \inst6|Qa~65_combout\);

-- Location: DSPMULT_X20_Y8_N0
\inst6|Mult1|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \inst6|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y8_N2
\inst6|Mult1|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y6_N2
\inst6|Mult1|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[0]~0_combout\ = (\inst6|Mult1|auto_generated|mac_out4~dataout\ & (\inst6|Mult1|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\inst6|Mult1|auto_generated|mac_out4~dataout\ & 
-- (\inst6|Mult1|auto_generated|mac_out6~dataout\ & VCC))
-- \inst6|Mult1|auto_generated|add9_result[0]~1\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~dataout\ & \inst6|Mult1|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~dataout\,
	datab => \inst6|Mult1|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \inst6|Mult1|auto_generated|add9_result[0]~0_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X21_Y6_N4
\inst6|Mult1|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[1]~2_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ & (\inst6|Mult1|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\inst6|Mult1|auto_generated|add9_result[0]~1\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\inst6|Mult1|auto_generated|add9_result[0]~1\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[1]~3\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\ & !\inst6|Mult1|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT1\ 
-- & ((!\inst6|Mult1|auto_generated|add9_result[0]~1\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[0]~1\,
	combout => \inst6|Mult1|auto_generated|add9_result[1]~2_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X21_Y6_N6
\inst6|Mult1|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[2]~4_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\inst6|Mult1|auto_generated|add9_result[1]~3\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[2]~5\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT2\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\inst6|Mult1|auto_generated|add9_result[1]~3\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT2\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\inst6|Mult1|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[1]~3\,
	combout => \inst6|Mult1|auto_generated|add9_result[2]~4_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X21_Y6_N8
\inst6|Mult1|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[3]~6_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ & (\inst6|Mult1|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\inst6|Mult1|auto_generated|add9_result[2]~5\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\inst6|Mult1|auto_generated|add9_result[2]~5\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[3]~7\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\ & !\inst6|Mult1|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT3\ 
-- & ((!\inst6|Mult1|auto_generated|add9_result[2]~5\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[2]~5\,
	combout => \inst6|Mult1|auto_generated|add9_result[3]~6_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X21_Y6_N10
\inst6|Mult1|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[4]~8_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\inst6|Mult1|auto_generated|add9_result[3]~7\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[4]~9\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT4\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\inst6|Mult1|auto_generated|add9_result[3]~7\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT4\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\inst6|Mult1|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[3]~7\,
	combout => \inst6|Mult1|auto_generated|add9_result[4]~8_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X21_Y6_N12
\inst6|Mult1|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[5]~10_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ & (\inst6|Mult1|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\inst6|Mult1|auto_generated|add9_result[4]~9\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\inst6|Mult1|auto_generated|add9_result[4]~9\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[5]~11\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\ & !\inst6|Mult1|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT5\ 
-- & ((!\inst6|Mult1|auto_generated|add9_result[4]~9\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[4]~9\,
	combout => \inst6|Mult1|auto_generated|add9_result[5]~10_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X21_Y6_N14
\inst6|Mult1|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[6]~12_combout\ = ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\inst6|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (!\inst6|Mult1|auto_generated|add9_result[5]~11\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[6]~13\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT6\) # (!\inst6|Mult1|auto_generated|add9_result[5]~11\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT6\ & !\inst6|Mult1|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[5]~11\,
	combout => \inst6|Mult1|auto_generated|add9_result[6]~12_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X21_Y6_N16
\inst6|Mult1|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[7]~14_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ & (\inst6|Mult1|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\inst6|Mult1|auto_generated|add9_result[6]~13\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[6]~13\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\inst6|Mult1|auto_generated|add9_result[6]~13\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[7]~15\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\ & !\inst6|Mult1|auto_generated|add9_result[6]~13\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\inst6|Mult1|auto_generated|add9_result[6]~13\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[6]~13\,
	combout => \inst6|Mult1|auto_generated|add9_result[7]~14_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X21_Y6_N18
\inst6|Mult1|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[8]~16_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (!\inst6|Mult1|auto_generated|add9_result[7]~15\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[8]~17\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT8\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT8\) # (!\inst6|Mult1|auto_generated|add9_result[7]~15\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT8\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\inst6|Mult1|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[7]~15\,
	combout => \inst6|Mult1|auto_generated|add9_result[8]~16_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X21_Y6_N20
\inst6|Mult1|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[9]~18_combout\ = (\inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ & (\inst6|Mult1|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\inst6|Mult1|auto_generated|add9_result[8]~17\)))) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[8]~17\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\inst6|Mult1|auto_generated|add9_result[8]~17\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[9]~19\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\ & !\inst6|Mult1|auto_generated|add9_result[8]~17\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((!\inst6|Mult1|auto_generated|add9_result[8]~17\) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[8]~17\,
	combout => \inst6|Mult1|auto_generated|add9_result[9]~18_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X21_Y6_N22
\inst6|Mult1|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[10]~20_combout\ = ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\inst6|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (!\inst6|Mult1|auto_generated|add9_result[9]~19\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[10]~21\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT10\) # (!\inst6|Mult1|auto_generated|add9_result[9]~19\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT10\ & !\inst6|Mult1|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[9]~19\,
	combout => \inst6|Mult1|auto_generated|add9_result[10]~20_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X21_Y6_N24
\inst6|Mult1|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[11]~22_combout\ = (\inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\inst6|Mult1|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\inst6|Mult1|auto_generated|add9_result[10]~21\)))) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[10]~21\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\inst6|Mult1|auto_generated|add9_result[10]~21\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[11]~23\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\inst6|Mult1|auto_generated|add9_result[10]~21\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((!\inst6|Mult1|auto_generated|add9_result[10]~21\) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[10]~21\,
	combout => \inst6|Mult1|auto_generated|add9_result[11]~22_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X21_Y6_N26
\inst6|Mult1|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[12]~24_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\inst6|Mult1|auto_generated|add9_result[11]~23\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[12]~25\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT12\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\inst6|Mult1|auto_generated|add9_result[11]~23\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT12\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\inst6|Mult1|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[11]~23\,
	combout => \inst6|Mult1|auto_generated|add9_result[12]~24_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X21_Y6_N28
\inst6|Mult1|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[13]~26_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ & (\inst6|Mult1|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ & (!\inst6|Mult1|auto_generated|add9_result[12]~25\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[12]~25\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\inst6|Mult1|auto_generated|add9_result[12]~25\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[13]~27\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\ & !\inst6|Mult1|auto_generated|add9_result[12]~25\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((!\inst6|Mult1|auto_generated|add9_result[12]~25\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[12]~25\,
	combout => \inst6|Mult1|auto_generated|add9_result[13]~26_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X21_Y6_N30
\inst6|Mult1|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[14]~28_combout\ = ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (\inst6|Mult1|auto_generated|mac_out6~DATAOUT14\ $ (!\inst6|Mult1|auto_generated|add9_result[13]~27\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[14]~29\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT14\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT14\) # (!\inst6|Mult1|auto_generated|add9_result[13]~27\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT14\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT14\ & !\inst6|Mult1|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[13]~27\,
	combout => \inst6|Mult1|auto_generated|add9_result[14]~28_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X21_Y5_N0
\inst6|Mult1|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[15]~30_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ & (\inst6|Mult1|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ & (!\inst6|Mult1|auto_generated|add9_result[14]~29\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[14]~29\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\inst6|Mult1|auto_generated|add9_result[14]~29\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[15]~31\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\ & !\inst6|Mult1|auto_generated|add9_result[14]~29\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((!\inst6|Mult1|auto_generated|add9_result[14]~29\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT15\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[14]~29\,
	combout => \inst6|Mult1|auto_generated|add9_result[15]~30_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X21_Y5_N2
\inst6|Mult1|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[16]~32_combout\ = ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT16\ $ (\inst6|Mult1|auto_generated|mac_out6~DATAOUT16\ $ (!\inst6|Mult1|auto_generated|add9_result[15]~31\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[16]~33\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT16\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT16\) # (!\inst6|Mult1|auto_generated|add9_result[15]~31\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT16\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT16\ & !\inst6|Mult1|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[15]~31\,
	combout => \inst6|Mult1|auto_generated|add9_result[16]~32_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X21_Y5_N4
\inst6|Mult1|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[17]~34_combout\ = (\inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ & (\inst6|Mult1|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ & (!\inst6|Mult1|auto_generated|add9_result[16]~33\)))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[16]~33\)) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((\inst6|Mult1|auto_generated|add9_result[16]~33\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[17]~35\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\ & !\inst6|Mult1|auto_generated|add9_result[16]~33\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((!\inst6|Mult1|auto_generated|add9_result[16]~33\) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[16]~33\,
	combout => \inst6|Mult1|auto_generated|add9_result[17]~34_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X21_Y5_N6
\inst6|Mult1|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[18]~36_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT18\ $ (\inst6|Mult1|auto_generated|mac_out8~dataout\ $ (!\inst6|Mult1|auto_generated|add9_result[17]~35\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[18]~37\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT18\ & ((\inst6|Mult1|auto_generated|mac_out8~dataout\) # (!\inst6|Mult1|auto_generated|add9_result[17]~35\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT18\ & (\inst6|Mult1|auto_generated|mac_out8~dataout\ & !\inst6|Mult1|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT18\,
	datab => \inst6|Mult1|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[17]~35\,
	combout => \inst6|Mult1|auto_generated|add9_result[18]~36_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X21_Y5_N8
\inst6|Mult1|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[19]~38_combout\ = (\inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ & (\inst6|Mult1|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ & (!\inst6|Mult1|auto_generated|add9_result[18]~37\)))) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[18]~37\)) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\inst6|Mult1|auto_generated|add9_result[18]~37\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[19]~39\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ & (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\ & !\inst6|Mult1|auto_generated|add9_result[18]~37\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((!\inst6|Mult1|auto_generated|add9_result[18]~37\) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT19\,
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[18]~37\,
	combout => \inst6|Mult1|auto_generated|add9_result[19]~38_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X21_Y5_N10
\inst6|Mult1|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[20]~40_combout\ = ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT2\ $ (\inst6|Mult1|auto_generated|mac_out6~DATAOUT20\ $ (!\inst6|Mult1|auto_generated|add9_result[19]~39\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[20]~41\ = CARRY((\inst6|Mult1|auto_generated|mac_out8~DATAOUT2\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT20\) # (!\inst6|Mult1|auto_generated|add9_result[19]~39\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT2\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT20\ & !\inst6|Mult1|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8~DATAOUT2\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[19]~39\,
	combout => \inst6|Mult1|auto_generated|add9_result[20]~40_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X21_Y5_N12
\inst6|Mult1|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[21]~42_combout\ = (\inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ & (\inst6|Mult1|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ & (!\inst6|Mult1|auto_generated|add9_result[20]~41\)))) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[20]~41\)) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((\inst6|Mult1|auto_generated|add9_result[20]~41\) # (GND)))))
-- \inst6|Mult1|auto_generated|add9_result[21]~43\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ & (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\ & !\inst6|Mult1|auto_generated|add9_result[20]~41\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((!\inst6|Mult1|auto_generated|add9_result[20]~41\) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT21\,
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[20]~41\,
	combout => \inst6|Mult1|auto_generated|add9_result[21]~42_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X21_Y5_N14
\inst6|Mult1|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[22]~44_combout\ = ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT22\ $ (\inst6|Mult1|auto_generated|mac_out8~DATAOUT4\ $ (!\inst6|Mult1|auto_generated|add9_result[21]~43\)))) # (GND)
-- \inst6|Mult1|auto_generated|add9_result[22]~45\ = CARRY((\inst6|Mult1|auto_generated|mac_out6~DATAOUT22\ & ((\inst6|Mult1|auto_generated|mac_out8~DATAOUT4\) # (!\inst6|Mult1|auto_generated|add9_result[21]~43\))) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT22\ & (\inst6|Mult1|auto_generated|mac_out8~DATAOUT4\ & !\inst6|Mult1|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out6~DATAOUT22\,
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[21]~43\,
	combout => \inst6|Mult1|auto_generated|add9_result[22]~44_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X21_Y5_N16
\inst6|Mult1|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[23]~46_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ & (!\inst6|Mult1|auto_generated|add9_result[22]~45\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ & (\inst6|Mult1|auto_generated|add9_result[22]~45\ & VCC)))) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ & 
-- ((\inst6|Mult1|auto_generated|add9_result[22]~45\) # (GND))) # (!\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ & (!\inst6|Mult1|auto_generated|add9_result[22]~45\))))
-- \inst6|Mult1|auto_generated|add9_result[23]~47\ = CARRY((\inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ & (\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\ & !\inst6|Mult1|auto_generated|add9_result[22]~45\)) # 
-- (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult1|auto_generated|mac_out6~DATAOUT23\) # (!\inst6|Mult1|auto_generated|add9_result[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8~DATAOUT5\,
	datab => \inst6|Mult1|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[22]~45\,
	combout => \inst6|Mult1|auto_generated|add9_result[23]~46_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X21_Y5_N18
\inst6|Mult1|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[24]~48_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT6\ & (\inst6|Mult1|auto_generated|add9_result[23]~47\ $ (GND))) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT6\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[23]~47\ & VCC))
-- \inst6|Mult1|auto_generated|add9_result[24]~49\ = CARRY((\inst6|Mult1|auto_generated|mac_out8~DATAOUT6\ & !\inst6|Mult1|auto_generated|add9_result[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[23]~47\,
	combout => \inst6|Mult1|auto_generated|add9_result[24]~48_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X21_Y5_N20
\inst6|Mult1|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[25]~50_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT7\ & (!\inst6|Mult1|auto_generated|add9_result[24]~49\)) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT7\ & 
-- ((\inst6|Mult1|auto_generated|add9_result[24]~49\) # (GND)))
-- \inst6|Mult1|auto_generated|add9_result[25]~51\ = CARRY((!\inst6|Mult1|auto_generated|add9_result[24]~49\) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[24]~49\,
	combout => \inst6|Mult1|auto_generated|add9_result[25]~50_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X21_Y5_N22
\inst6|Mult1|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[26]~52_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT8\ & (\inst6|Mult1|auto_generated|add9_result[25]~51\ $ (GND))) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT8\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[25]~51\ & VCC))
-- \inst6|Mult1|auto_generated|add9_result[26]~53\ = CARRY((\inst6|Mult1|auto_generated|mac_out8~DATAOUT8\ & !\inst6|Mult1|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[25]~51\,
	combout => \inst6|Mult1|auto_generated|add9_result[26]~52_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X21_Y5_N24
\inst6|Mult1|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[27]~54_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT9\ & (!\inst6|Mult1|auto_generated|add9_result[26]~53\)) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT9\ & 
-- ((\inst6|Mult1|auto_generated|add9_result[26]~53\) # (GND)))
-- \inst6|Mult1|auto_generated|add9_result[27]~55\ = CARRY((!\inst6|Mult1|auto_generated|add9_result[26]~53\) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[26]~53\,
	combout => \inst6|Mult1|auto_generated|add9_result[27]~54_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[27]~55\);

-- Location: DSPMULT_X20_Y7_N0
\inst6|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|filtk[23]~224_combout\,
	dataa => \inst6|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst6|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y7_N2
\inst6|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y6_N2
\inst6|Mult1|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~0_combout\ = (\inst6|Mult1|auto_generated|add9_result[0]~0_combout\ & (\inst6|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\inst6|Mult1|auto_generated|add9_result[0]~0_combout\ & 
-- (\inst6|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \inst6|Mult1|auto_generated|op_1~1\ = CARRY((\inst6|Mult1|auto_generated|add9_result[0]~0_combout\ & \inst6|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[0]~0_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \inst6|Mult1|auto_generated|op_1~0_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X22_Y6_N4
\inst6|Mult1|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~2_combout\ = (\inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\inst6|Mult1|auto_generated|add9_result[1]~2_combout\ & (\inst6|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[1]~2_combout\ & (!\inst6|Mult1|auto_generated|op_1~1\)))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\inst6|Mult1|auto_generated|add9_result[1]~2_combout\ & (!\inst6|Mult1|auto_generated|op_1~1\)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[1]~2_combout\ & ((\inst6|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~3\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\inst6|Mult1|auto_generated|add9_result[1]~2_combout\ & !\inst6|Mult1|auto_generated|op_1~1\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~1\) # (!\inst6|Mult1|auto_generated|add9_result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \inst6|Mult1|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~1\,
	combout => \inst6|Mult1|auto_generated|op_1~2_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y6_N6
\inst6|Mult1|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~4_combout\ = ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\inst6|Mult1|auto_generated|add9_result[2]~4_combout\ $ (!\inst6|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~5\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\inst6|Mult1|auto_generated|add9_result[2]~4_combout\) # (!\inst6|Mult1|auto_generated|op_1~3\))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- (\inst6|Mult1|auto_generated|add9_result[2]~4_combout\ & !\inst6|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \inst6|Mult1|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~3\,
	combout => \inst6|Mult1|auto_generated|op_1~4_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y6_N8
\inst6|Mult1|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~6_combout\ = (\inst6|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ & (\inst6|Mult1|auto_generated|op_1~5\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\inst6|Mult1|auto_generated|op_1~5\)))) # (!\inst6|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\inst6|Mult1|auto_generated|op_1~5\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\inst6|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~7\ = CARRY((\inst6|Mult1|auto_generated|add9_result[3]~6_combout\ & (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\ & !\inst6|Mult1|auto_generated|op_1~5\)) # (!\inst6|Mult1|auto_generated|add9_result[3]~6_combout\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~5\) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[3]~6_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~5\,
	combout => \inst6|Mult1|auto_generated|op_1~6_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y6_N10
\inst6|Mult1|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~8_combout\ = ((\inst6|Mult1|auto_generated|add9_result[4]~8_combout\ $ (\inst6|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\inst6|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~9\ = CARRY((\inst6|Mult1|auto_generated|add9_result[4]~8_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\inst6|Mult1|auto_generated|op_1~7\))) # (!\inst6|Mult1|auto_generated|add9_result[4]~8_combout\ & 
-- (\inst6|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\inst6|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[4]~8_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~7\,
	combout => \inst6|Mult1|auto_generated|op_1~8_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y6_N12
\inst6|Mult1|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~10_combout\ = (\inst6|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\inst6|Mult1|auto_generated|op_1~9\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\inst6|Mult1|auto_generated|op_1~9\)))) # (!\inst6|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\inst6|Mult1|auto_generated|op_1~9\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\inst6|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~11\ = CARRY((\inst6|Mult1|auto_generated|add9_result[5]~10_combout\ & (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\inst6|Mult1|auto_generated|op_1~9\)) # (!\inst6|Mult1|auto_generated|add9_result[5]~10_combout\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~9\) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[5]~10_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~9\,
	combout => \inst6|Mult1|auto_generated|op_1~10_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y6_N14
\inst6|Mult1|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~12_combout\ = ((\inst6|Mult1|auto_generated|add9_result[6]~12_combout\ $ (\inst6|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\inst6|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~13\ = CARRY((\inst6|Mult1|auto_generated|add9_result[6]~12_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\inst6|Mult1|auto_generated|op_1~11\))) # 
-- (!\inst6|Mult1|auto_generated|add9_result[6]~12_combout\ & (\inst6|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\inst6|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[6]~12_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~11\,
	combout => \inst6|Mult1|auto_generated|op_1~12_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y6_N16
\inst6|Mult1|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~14_combout\ = (\inst6|Mult1|auto_generated|add9_result[7]~14_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\inst6|Mult1|auto_generated|op_1~13\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ 
-- & (!\inst6|Mult1|auto_generated|op_1~13\)))) # (!\inst6|Mult1|auto_generated|add9_result[7]~14_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\inst6|Mult1|auto_generated|op_1~13\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\inst6|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~15\ = CARRY((\inst6|Mult1|auto_generated|add9_result[7]~14_combout\ & (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\inst6|Mult1|auto_generated|op_1~13\)) # (!\inst6|Mult1|auto_generated|add9_result[7]~14_combout\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~13\) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[7]~14_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~13\,
	combout => \inst6|Mult1|auto_generated|op_1~14_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y6_N18
\inst6|Mult1|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~16_combout\ = ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\inst6|Mult1|auto_generated|add9_result[8]~16_combout\ $ (!\inst6|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~17\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\inst6|Mult1|auto_generated|add9_result[8]~16_combout\) # (!\inst6|Mult1|auto_generated|op_1~15\))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT26\ & 
-- (\inst6|Mult1|auto_generated|add9_result[8]~16_combout\ & !\inst6|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \inst6|Mult1|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~15\,
	combout => \inst6|Mult1|auto_generated|op_1~16_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y6_N20
\inst6|Mult1|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~18_combout\ = (\inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\inst6|Mult1|auto_generated|add9_result[9]~18_combout\ & (\inst6|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[9]~18_combout\ & (!\inst6|Mult1|auto_generated|op_1~17\)))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\inst6|Mult1|auto_generated|add9_result[9]~18_combout\ & (!\inst6|Mult1|auto_generated|op_1~17\)) 
-- # (!\inst6|Mult1|auto_generated|add9_result[9]~18_combout\ & ((\inst6|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~19\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\inst6|Mult1|auto_generated|add9_result[9]~18_combout\ & !\inst6|Mult1|auto_generated|op_1~17\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~17\) # (!\inst6|Mult1|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \inst6|Mult1|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~17\,
	combout => \inst6|Mult1|auto_generated|op_1~18_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y6_N22
\inst6|Mult1|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~20_combout\ = ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\inst6|Mult1|auto_generated|add9_result[10]~20_combout\ $ (!\inst6|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~21\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\inst6|Mult1|auto_generated|add9_result[10]~20_combout\) # (!\inst6|Mult1|auto_generated|op_1~19\))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT28\ & 
-- (\inst6|Mult1|auto_generated|add9_result[10]~20_combout\ & !\inst6|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \inst6|Mult1|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~19\,
	combout => \inst6|Mult1|auto_generated|op_1~20_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y6_N24
\inst6|Mult1|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~22_combout\ = (\inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\inst6|Mult1|auto_generated|add9_result[11]~22_combout\ & (\inst6|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[11]~22_combout\ & (!\inst6|Mult1|auto_generated|op_1~21\)))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\inst6|Mult1|auto_generated|add9_result[11]~22_combout\ & 
-- (!\inst6|Mult1|auto_generated|op_1~21\)) # (!\inst6|Mult1|auto_generated|add9_result[11]~22_combout\ & ((\inst6|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~23\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\inst6|Mult1|auto_generated|add9_result[11]~22_combout\ & !\inst6|Mult1|auto_generated|op_1~21\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~21\) # (!\inst6|Mult1|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \inst6|Mult1|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~21\,
	combout => \inst6|Mult1|auto_generated|op_1~22_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y6_N26
\inst6|Mult1|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~24_combout\ = ((\inst6|Mult1|auto_generated|add9_result[12]~24_combout\ $ (\inst6|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\inst6|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~25\ = CARRY((\inst6|Mult1|auto_generated|add9_result[12]~24_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\inst6|Mult1|auto_generated|op_1~23\))) # 
-- (!\inst6|Mult1|auto_generated|add9_result[12]~24_combout\ & (\inst6|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\inst6|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[12]~24_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~23\,
	combout => \inst6|Mult1|auto_generated|op_1~24_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y6_N28
\inst6|Mult1|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~26_combout\ = (\inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\inst6|Mult1|auto_generated|add9_result[13]~26_combout\ & (\inst6|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[13]~26_combout\ & (!\inst6|Mult1|auto_generated|op_1~25\)))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\inst6|Mult1|auto_generated|add9_result[13]~26_combout\ & 
-- (!\inst6|Mult1|auto_generated|op_1~25\)) # (!\inst6|Mult1|auto_generated|add9_result[13]~26_combout\ & ((\inst6|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~27\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\inst6|Mult1|auto_generated|add9_result[13]~26_combout\ & !\inst6|Mult1|auto_generated|op_1~25\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT31\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~25\) # (!\inst6|Mult1|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datab => \inst6|Mult1|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~25\,
	combout => \inst6|Mult1|auto_generated|op_1~26_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y6_N30
\inst6|Mult1|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~28_combout\ = ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\inst6|Mult1|auto_generated|add9_result[14]~28_combout\ $ (!\inst6|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~29\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT32\ & ((\inst6|Mult1|auto_generated|add9_result[14]~28_combout\) # (!\inst6|Mult1|auto_generated|op_1~27\))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT32\ & 
-- (\inst6|Mult1|auto_generated|add9_result[14]~28_combout\ & !\inst6|Mult1|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datab => \inst6|Mult1|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~27\,
	combout => \inst6|Mult1|auto_generated|op_1~28_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X22_Y5_N0
\inst6|Mult1|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~30_combout\ = (\inst6|Mult1|auto_generated|add9_result[15]~30_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ & (\inst6|Mult1|auto_generated|op_1~29\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ 
-- & (!\inst6|Mult1|auto_generated|op_1~29\)))) # (!\inst6|Mult1|auto_generated|add9_result[15]~30_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ & (!\inst6|Mult1|auto_generated|op_1~29\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ & 
-- ((\inst6|Mult1|auto_generated|op_1~29\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~31\ = CARRY((\inst6|Mult1|auto_generated|add9_result[15]~30_combout\ & (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\ & !\inst6|Mult1|auto_generated|op_1~29\)) # (!\inst6|Mult1|auto_generated|add9_result[15]~30_combout\ 
-- & ((!\inst6|Mult1|auto_generated|op_1~29\) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[15]~30_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~29\,
	combout => \inst6|Mult1|auto_generated|op_1~30_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X22_Y5_N2
\inst6|Mult1|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~32_combout\ = ((\inst6|Mult1|auto_generated|add9_result[16]~32_combout\ $ (\inst6|Mult1|auto_generated|mac_out2~DATAOUT34\ $ (!\inst6|Mult1|auto_generated|op_1~31\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~33\ = CARRY((\inst6|Mult1|auto_generated|add9_result[16]~32_combout\ & ((\inst6|Mult1|auto_generated|mac_out2~DATAOUT34\) # (!\inst6|Mult1|auto_generated|op_1~31\))) # 
-- (!\inst6|Mult1|auto_generated|add9_result[16]~32_combout\ & (\inst6|Mult1|auto_generated|mac_out2~DATAOUT34\ & !\inst6|Mult1|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[16]~32_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~31\,
	combout => \inst6|Mult1|auto_generated|op_1~32_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X22_Y5_N4
\inst6|Mult1|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~34_combout\ = (\inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\inst6|Mult1|auto_generated|add9_result[17]~34_combout\ & (\inst6|Mult1|auto_generated|op_1~33\ & VCC)) # 
-- (!\inst6|Mult1|auto_generated|add9_result[17]~34_combout\ & (!\inst6|Mult1|auto_generated|op_1~33\)))) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\inst6|Mult1|auto_generated|add9_result[17]~34_combout\ & 
-- (!\inst6|Mult1|auto_generated|op_1~33\)) # (!\inst6|Mult1|auto_generated|add9_result[17]~34_combout\ & ((\inst6|Mult1|auto_generated|op_1~33\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~35\ = CARRY((\inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ & (!\inst6|Mult1|auto_generated|add9_result[17]~34_combout\ & !\inst6|Mult1|auto_generated|op_1~33\)) # (!\inst6|Mult1|auto_generated|mac_out2~DATAOUT35\ & 
-- ((!\inst6|Mult1|auto_generated|op_1~33\) # (!\inst6|Mult1|auto_generated|add9_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out2~DATAOUT35\,
	datab => \inst6|Mult1|auto_generated|add9_result[17]~34_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~33\,
	combout => \inst6|Mult1|auto_generated|op_1~34_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X22_Y5_N6
\inst6|Mult1|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~36_combout\ = ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT18\ $ (\inst6|Mult1|auto_generated|add9_result[18]~36_combout\ $ (!\inst6|Mult1|auto_generated|op_1~35\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~37\ = CARRY((\inst6|Mult1|auto_generated|mac_out4~DATAOUT18\ & ((\inst6|Mult1|auto_generated|add9_result[18]~36_combout\) # (!\inst6|Mult1|auto_generated|op_1~35\))) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT18\ & 
-- (\inst6|Mult1|auto_generated|add9_result[18]~36_combout\ & !\inst6|Mult1|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datab => \inst6|Mult1|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~35\,
	combout => \inst6|Mult1|auto_generated|op_1~36_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X22_Y5_N8
\inst6|Mult1|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~38_combout\ = (\inst6|Mult1|auto_generated|add9_result[19]~38_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ & (\inst6|Mult1|auto_generated|op_1~37\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ 
-- & (!\inst6|Mult1|auto_generated|op_1~37\)))) # (!\inst6|Mult1|auto_generated|add9_result[19]~38_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\inst6|Mult1|auto_generated|op_1~37\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- ((\inst6|Mult1|auto_generated|op_1~37\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~39\ = CARRY((\inst6|Mult1|auto_generated|add9_result[19]~38_combout\ & (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\ & !\inst6|Mult1|auto_generated|op_1~37\)) # (!\inst6|Mult1|auto_generated|add9_result[19]~38_combout\ 
-- & ((!\inst6|Mult1|auto_generated|op_1~37\) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[19]~38_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~37\,
	combout => \inst6|Mult1|auto_generated|op_1~38_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X22_Y5_N10
\inst6|Mult1|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~40_combout\ = ((\inst6|Mult1|auto_generated|add9_result[20]~40_combout\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT20\ $ (!\inst6|Mult1|auto_generated|op_1~39\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~41\ = CARRY((\inst6|Mult1|auto_generated|add9_result[20]~40_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT20\) # (!\inst6|Mult1|auto_generated|op_1~39\))) # 
-- (!\inst6|Mult1|auto_generated|add9_result[20]~40_combout\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\inst6|Mult1|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[20]~40_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~39\,
	combout => \inst6|Mult1|auto_generated|op_1~40_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X22_Y5_N12
\inst6|Mult1|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~42_combout\ = (\inst6|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ & (\inst6|Mult1|auto_generated|op_1~41\ & VCC)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ 
-- & (!\inst6|Mult1|auto_generated|op_1~41\)))) # (!\inst6|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\inst6|Mult1|auto_generated|op_1~41\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- ((\inst6|Mult1|auto_generated|op_1~41\) # (GND)))))
-- \inst6|Mult1|auto_generated|op_1~43\ = CARRY((\inst6|Mult1|auto_generated|add9_result[21]~42_combout\ & (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\ & !\inst6|Mult1|auto_generated|op_1~41\)) # (!\inst6|Mult1|auto_generated|add9_result[21]~42_combout\ 
-- & ((!\inst6|Mult1|auto_generated|op_1~41\) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[21]~42_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~41\,
	combout => \inst6|Mult1|auto_generated|op_1~42_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X22_Y5_N14
\inst6|Mult1|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~44_combout\ = ((\inst6|Mult1|auto_generated|add9_result[22]~44_combout\ $ (\inst6|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (!\inst6|Mult1|auto_generated|op_1~43\)))) # (GND)
-- \inst6|Mult1|auto_generated|op_1~45\ = CARRY((\inst6|Mult1|auto_generated|add9_result[22]~44_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT22\) # (!\inst6|Mult1|auto_generated|op_1~43\))) # 
-- (!\inst6|Mult1|auto_generated|add9_result[22]~44_combout\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT22\ & !\inst6|Mult1|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[22]~44_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~43\,
	combout => \inst6|Mult1|auto_generated|op_1~44_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~45\);

-- Location: LCCOMB_X22_Y5_N16
\inst6|Mult1|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~46_combout\ = (\inst6|Mult1|auto_generated|add9_result[23]~46_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ & (!\inst6|Mult1|auto_generated|op_1~45\)) # (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ & 
-- (\inst6|Mult1|auto_generated|op_1~45\ & VCC)))) # (!\inst6|Mult1|auto_generated|add9_result[23]~46_combout\ & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\inst6|Mult1|auto_generated|op_1~45\) # (GND))) # 
-- (!\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ & (!\inst6|Mult1|auto_generated|op_1~45\))))
-- \inst6|Mult1|auto_generated|op_1~47\ = CARRY((\inst6|Mult1|auto_generated|add9_result[23]~46_combout\ & (\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\ & !\inst6|Mult1|auto_generated|op_1~45\)) # (!\inst6|Mult1|auto_generated|add9_result[23]~46_combout\ 
-- & ((\inst6|Mult1|auto_generated|mac_out4~DATAOUT23\) # (!\inst6|Mult1|auto_generated|op_1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[23]~46_combout\,
	datab => \inst6|Mult1|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~45\,
	combout => \inst6|Mult1|auto_generated|op_1~46_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~47\);

-- Location: LCCOMB_X22_Y5_N18
\inst6|Mult1|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~48_combout\ = (\inst6|Mult1|auto_generated|add9_result[24]~48_combout\ & ((GND) # (!\inst6|Mult1|auto_generated|op_1~47\))) # (!\inst6|Mult1|auto_generated|add9_result[24]~48_combout\ & 
-- (\inst6|Mult1|auto_generated|op_1~47\ $ (GND)))
-- \inst6|Mult1|auto_generated|op_1~49\ = CARRY((\inst6|Mult1|auto_generated|add9_result[24]~48_combout\) # (!\inst6|Mult1|auto_generated|op_1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~47\,
	combout => \inst6|Mult1|auto_generated|op_1~48_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~49\);

-- Location: LCCOMB_X22_Y5_N20
\inst6|Mult1|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~50_combout\ = (\inst6|Mult1|auto_generated|add9_result[25]~50_combout\ & (\inst6|Mult1|auto_generated|op_1~49\ & VCC)) # (!\inst6|Mult1|auto_generated|add9_result[25]~50_combout\ & (!\inst6|Mult1|auto_generated|op_1~49\))
-- \inst6|Mult1|auto_generated|op_1~51\ = CARRY((!\inst6|Mult1|auto_generated|add9_result[25]~50_combout\ & !\inst6|Mult1|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~49\,
	combout => \inst6|Mult1|auto_generated|op_1~50_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~51\);

-- Location: LCCOMB_X22_Y5_N22
\inst6|Mult1|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~52_combout\ = (\inst6|Mult1|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\inst6|Mult1|auto_generated|op_1~51\))) # (!\inst6|Mult1|auto_generated|add9_result[26]~52_combout\ & 
-- (\inst6|Mult1|auto_generated|op_1~51\ $ (GND)))
-- \inst6|Mult1|auto_generated|op_1~53\ = CARRY((\inst6|Mult1|auto_generated|add9_result[26]~52_combout\) # (!\inst6|Mult1|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~51\,
	combout => \inst6|Mult1|auto_generated|op_1~52_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~53\);

-- Location: LCCOMB_X22_Y5_N24
\inst6|Mult1|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~54_combout\ = (\inst6|Mult1|auto_generated|add9_result[27]~54_combout\ & (\inst6|Mult1|auto_generated|op_1~53\ & VCC)) # (!\inst6|Mult1|auto_generated|add9_result[27]~54_combout\ & (!\inst6|Mult1|auto_generated|op_1~53\))
-- \inst6|Mult1|auto_generated|op_1~55\ = CARRY((!\inst6|Mult1|auto_generated|add9_result[27]~54_combout\ & !\inst6|Mult1|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~53\,
	combout => \inst6|Mult1|auto_generated|op_1~54_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~55\);

-- Location: FF_X22_Y5_N25
\inst6|prod_Q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~54_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(45));

-- Location: FF_X22_Y5_N23
\inst6|prod_Q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~52_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(44));

-- Location: FF_X22_Y5_N21
\inst6|prod_Q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~50_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(43));

-- Location: FF_X22_Y5_N19
\inst6|prod_Q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~48_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(42));

-- Location: FF_X22_Y5_N17
\inst6|prod_Q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~46_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(41));

-- Location: FF_X22_Y5_N15
\inst6|prod_Q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~44_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(40));

-- Location: FF_X22_Y5_N13
\inst6|prod_Q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~42_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(39));

-- Location: FF_X22_Y5_N11
\inst6|prod_Q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~40_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(38));

-- Location: FF_X22_Y5_N9
\inst6|prod_Q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~38_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(37));

-- Location: FF_X22_Y5_N7
\inst6|prod_Q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~36_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(36));

-- Location: FF_X22_Y5_N5
\inst6|prod_Q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~34_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(35));

-- Location: FF_X22_Y5_N3
\inst6|prod_Q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~32_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(34));

-- Location: FF_X22_Y5_N1
\inst6|prod_Q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~30_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(33));

-- Location: FF_X22_Y6_N31
\inst6|prod_Q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~28_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(32));

-- Location: FF_X22_Y6_N29
\inst6|prod_Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~26_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(31));

-- Location: FF_X22_Y6_N27
\inst6|prod_Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~24_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(30));

-- Location: FF_X22_Y6_N25
\inst6|prod_Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~22_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(29));

-- Location: FF_X22_Y6_N23
\inst6|prod_Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~20_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(28));

-- Location: FF_X22_Y6_N21
\inst6|prod_Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~18_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(27));

-- Location: FF_X22_Y6_N19
\inst6|prod_Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~16_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(26));

-- Location: FF_X22_Y6_N17
\inst6|prod_Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~14_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(25));

-- Location: FF_X22_Y6_N15
\inst6|prod_Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~12_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(24));

-- Location: FF_X22_Y6_N13
\inst6|prod_Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~10_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(23));

-- Location: FF_X22_Y6_N11
\inst6|prod_Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~8_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(22));

-- Location: FF_X22_Y6_N9
\inst6|prod_Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~6_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(21));

-- Location: FF_X22_Y6_N7
\inst6|prod_Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~4_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(20));

-- Location: FF_X22_Y6_N5
\inst6|prod_Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~2_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(19));

-- Location: FF_X22_Y6_N3
\inst6|prod_Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~0_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(18));

-- Location: FF_X21_Y11_N31
\inst6|prod_Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(17),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(17));

-- Location: FF_X21_Y7_N9
\inst6|prod_Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(16),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(16));

-- Location: FF_X21_Y7_N27
\inst6|prod_Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(15),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(15));

-- Location: FF_X19_Y7_N29
\inst6|prod_Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(14),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(14));

-- Location: FF_X22_Y7_N9
\inst6|prod_Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(13),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(13));

-- Location: FF_X21_Y7_N21
\inst6|prod_Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(12),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(12));

-- Location: FF_X19_Y7_N23
\inst6|prod_Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(11),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(11));

-- Location: LCCOMB_X22_Y6_N0
\inst6|prod_Q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod_Q[10]~feeder_combout\ = \inst6|Mult1|auto_generated|w409w\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Mult1|auto_generated|w409w\(10),
	combout => \inst6|prod_Q[10]~feeder_combout\);

-- Location: FF_X22_Y6_N1
\inst6|prod_Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod_Q[10]~feeder_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(10));

-- Location: FF_X21_Y7_N31
\inst6|prod_Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(9),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(9));

-- Location: FF_X19_Y7_N25
\inst6|prod_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(8),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(8));

-- Location: FF_X21_Y7_N5
\inst6|prod_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(7),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(7));

-- Location: FF_X21_Y7_N3
\inst6|prod_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(6),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(6));

-- Location: FF_X21_Y7_N1
\inst6|prod_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(5),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(5));

-- Location: FF_X21_Y7_N19
\inst6|prod_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(4),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(4));

-- Location: FF_X21_Y7_N13
\inst6|prod_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(3),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(3));

-- Location: FF_X21_Y7_N11
\inst6|prod_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(2),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(2));

-- Location: FF_X21_Y7_N29
\inst6|prod_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(1),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(1));

-- Location: FF_X21_Y7_N23
\inst6|prod_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Mult1|auto_generated|w409w\(0),
	sclr => \inst6|Equal6~2_combout\,
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(0));

-- Location: LCCOMB_X23_Y7_N14
\inst6|mac_Q[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[0]~51_combout\ = (\inst6|prod_Q\(0) & (\inst6|mac_Q\(0) $ (VCC))) # (!\inst6|prod_Q\(0) & (\inst6|mac_Q\(0) & VCC))
-- \inst6|mac_Q[0]~52\ = CARRY((\inst6|prod_Q\(0) & \inst6|mac_Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(0),
	datab => \inst6|mac_Q\(0),
	datad => VCC,
	combout => \inst6|mac_Q[0]~51_combout\,
	cout => \inst6|mac_Q[0]~52\);

-- Location: FF_X23_Y7_N15
\inst6|mac_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[0]~51_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(0));

-- Location: LCCOMB_X23_Y7_N16
\inst6|mac_Q[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[1]~53_combout\ = (\inst6|prod_Q\(1) & ((\inst6|mac_Q\(1) & (\inst6|mac_Q[0]~52\ & VCC)) # (!\inst6|mac_Q\(1) & (!\inst6|mac_Q[0]~52\)))) # (!\inst6|prod_Q\(1) & ((\inst6|mac_Q\(1) & (!\inst6|mac_Q[0]~52\)) # (!\inst6|mac_Q\(1) & 
-- ((\inst6|mac_Q[0]~52\) # (GND)))))
-- \inst6|mac_Q[1]~54\ = CARRY((\inst6|prod_Q\(1) & (!\inst6|mac_Q\(1) & !\inst6|mac_Q[0]~52\)) # (!\inst6|prod_Q\(1) & ((!\inst6|mac_Q[0]~52\) # (!\inst6|mac_Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(1),
	datab => \inst6|mac_Q\(1),
	datad => VCC,
	cin => \inst6|mac_Q[0]~52\,
	combout => \inst6|mac_Q[1]~53_combout\,
	cout => \inst6|mac_Q[1]~54\);

-- Location: FF_X23_Y7_N17
\inst6|mac_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[1]~53_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(1));

-- Location: LCCOMB_X23_Y7_N18
\inst6|mac_Q[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[2]~55_combout\ = ((\inst6|prod_Q\(2) $ (\inst6|mac_Q\(2) $ (!\inst6|mac_Q[1]~54\)))) # (GND)
-- \inst6|mac_Q[2]~56\ = CARRY((\inst6|prod_Q\(2) & ((\inst6|mac_Q\(2)) # (!\inst6|mac_Q[1]~54\))) # (!\inst6|prod_Q\(2) & (\inst6|mac_Q\(2) & !\inst6|mac_Q[1]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(2),
	datab => \inst6|mac_Q\(2),
	datad => VCC,
	cin => \inst6|mac_Q[1]~54\,
	combout => \inst6|mac_Q[2]~55_combout\,
	cout => \inst6|mac_Q[2]~56\);

-- Location: FF_X23_Y7_N19
\inst6|mac_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[2]~55_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(2));

-- Location: LCCOMB_X23_Y7_N20
\inst6|mac_Q[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[3]~57_combout\ = (\inst6|prod_Q\(3) & ((\inst6|mac_Q\(3) & (\inst6|mac_Q[2]~56\ & VCC)) # (!\inst6|mac_Q\(3) & (!\inst6|mac_Q[2]~56\)))) # (!\inst6|prod_Q\(3) & ((\inst6|mac_Q\(3) & (!\inst6|mac_Q[2]~56\)) # (!\inst6|mac_Q\(3) & 
-- ((\inst6|mac_Q[2]~56\) # (GND)))))
-- \inst6|mac_Q[3]~58\ = CARRY((\inst6|prod_Q\(3) & (!\inst6|mac_Q\(3) & !\inst6|mac_Q[2]~56\)) # (!\inst6|prod_Q\(3) & ((!\inst6|mac_Q[2]~56\) # (!\inst6|mac_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(3),
	datab => \inst6|mac_Q\(3),
	datad => VCC,
	cin => \inst6|mac_Q[2]~56\,
	combout => \inst6|mac_Q[3]~57_combout\,
	cout => \inst6|mac_Q[3]~58\);

-- Location: FF_X23_Y7_N21
\inst6|mac_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[3]~57_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(3));

-- Location: LCCOMB_X23_Y7_N22
\inst6|mac_Q[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[4]~59_combout\ = ((\inst6|mac_Q\(4) $ (\inst6|prod_Q\(4) $ (!\inst6|mac_Q[3]~58\)))) # (GND)
-- \inst6|mac_Q[4]~60\ = CARRY((\inst6|mac_Q\(4) & ((\inst6|prod_Q\(4)) # (!\inst6|mac_Q[3]~58\))) # (!\inst6|mac_Q\(4) & (\inst6|prod_Q\(4) & !\inst6|mac_Q[3]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(4),
	datab => \inst6|prod_Q\(4),
	datad => VCC,
	cin => \inst6|mac_Q[3]~58\,
	combout => \inst6|mac_Q[4]~59_combout\,
	cout => \inst6|mac_Q[4]~60\);

-- Location: FF_X23_Y7_N23
\inst6|mac_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[4]~59_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(4));

-- Location: LCCOMB_X23_Y7_N24
\inst6|mac_Q[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[5]~61_combout\ = (\inst6|prod_Q\(5) & ((\inst6|mac_Q\(5) & (\inst6|mac_Q[4]~60\ & VCC)) # (!\inst6|mac_Q\(5) & (!\inst6|mac_Q[4]~60\)))) # (!\inst6|prod_Q\(5) & ((\inst6|mac_Q\(5) & (!\inst6|mac_Q[4]~60\)) # (!\inst6|mac_Q\(5) & 
-- ((\inst6|mac_Q[4]~60\) # (GND)))))
-- \inst6|mac_Q[5]~62\ = CARRY((\inst6|prod_Q\(5) & (!\inst6|mac_Q\(5) & !\inst6|mac_Q[4]~60\)) # (!\inst6|prod_Q\(5) & ((!\inst6|mac_Q[4]~60\) # (!\inst6|mac_Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(5),
	datab => \inst6|mac_Q\(5),
	datad => VCC,
	cin => \inst6|mac_Q[4]~60\,
	combout => \inst6|mac_Q[5]~61_combout\,
	cout => \inst6|mac_Q[5]~62\);

-- Location: FF_X23_Y7_N25
\inst6|mac_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[5]~61_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(5));

-- Location: LCCOMB_X23_Y7_N26
\inst6|mac_Q[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[6]~63_combout\ = ((\inst6|mac_Q\(6) $ (\inst6|prod_Q\(6) $ (!\inst6|mac_Q[5]~62\)))) # (GND)
-- \inst6|mac_Q[6]~64\ = CARRY((\inst6|mac_Q\(6) & ((\inst6|prod_Q\(6)) # (!\inst6|mac_Q[5]~62\))) # (!\inst6|mac_Q\(6) & (\inst6|prod_Q\(6) & !\inst6|mac_Q[5]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(6),
	datab => \inst6|prod_Q\(6),
	datad => VCC,
	cin => \inst6|mac_Q[5]~62\,
	combout => \inst6|mac_Q[6]~63_combout\,
	cout => \inst6|mac_Q[6]~64\);

-- Location: FF_X23_Y7_N27
\inst6|mac_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[6]~63_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(6));

-- Location: LCCOMB_X23_Y7_N28
\inst6|mac_Q[7]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[7]~65_combout\ = (\inst6|prod_Q\(7) & ((\inst6|mac_Q\(7) & (\inst6|mac_Q[6]~64\ & VCC)) # (!\inst6|mac_Q\(7) & (!\inst6|mac_Q[6]~64\)))) # (!\inst6|prod_Q\(7) & ((\inst6|mac_Q\(7) & (!\inst6|mac_Q[6]~64\)) # (!\inst6|mac_Q\(7) & 
-- ((\inst6|mac_Q[6]~64\) # (GND)))))
-- \inst6|mac_Q[7]~66\ = CARRY((\inst6|prod_Q\(7) & (!\inst6|mac_Q\(7) & !\inst6|mac_Q[6]~64\)) # (!\inst6|prod_Q\(7) & ((!\inst6|mac_Q[6]~64\) # (!\inst6|mac_Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(7),
	datab => \inst6|mac_Q\(7),
	datad => VCC,
	cin => \inst6|mac_Q[6]~64\,
	combout => \inst6|mac_Q[7]~65_combout\,
	cout => \inst6|mac_Q[7]~66\);

-- Location: FF_X23_Y7_N29
\inst6|mac_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[7]~65_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(7));

-- Location: LCCOMB_X23_Y7_N30
\inst6|mac_Q[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[8]~67_combout\ = ((\inst6|mac_Q\(8) $ (\inst6|prod_Q\(8) $ (!\inst6|mac_Q[7]~66\)))) # (GND)
-- \inst6|mac_Q[8]~68\ = CARRY((\inst6|mac_Q\(8) & ((\inst6|prod_Q\(8)) # (!\inst6|mac_Q[7]~66\))) # (!\inst6|mac_Q\(8) & (\inst6|prod_Q\(8) & !\inst6|mac_Q[7]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(8),
	datab => \inst6|prod_Q\(8),
	datad => VCC,
	cin => \inst6|mac_Q[7]~66\,
	combout => \inst6|mac_Q[8]~67_combout\,
	cout => \inst6|mac_Q[8]~68\);

-- Location: FF_X23_Y7_N31
\inst6|mac_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[8]~67_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(8));

-- Location: LCCOMB_X23_Y6_N0
\inst6|mac_Q[9]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[9]~69_combout\ = (\inst6|prod_Q\(9) & ((\inst6|mac_Q\(9) & (\inst6|mac_Q[8]~68\ & VCC)) # (!\inst6|mac_Q\(9) & (!\inst6|mac_Q[8]~68\)))) # (!\inst6|prod_Q\(9) & ((\inst6|mac_Q\(9) & (!\inst6|mac_Q[8]~68\)) # (!\inst6|mac_Q\(9) & 
-- ((\inst6|mac_Q[8]~68\) # (GND)))))
-- \inst6|mac_Q[9]~70\ = CARRY((\inst6|prod_Q\(9) & (!\inst6|mac_Q\(9) & !\inst6|mac_Q[8]~68\)) # (!\inst6|prod_Q\(9) & ((!\inst6|mac_Q[8]~68\) # (!\inst6|mac_Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(9),
	datab => \inst6|mac_Q\(9),
	datad => VCC,
	cin => \inst6|mac_Q[8]~68\,
	combout => \inst6|mac_Q[9]~69_combout\,
	cout => \inst6|mac_Q[9]~70\);

-- Location: FF_X23_Y6_N1
\inst6|mac_Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[9]~69_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(9));

-- Location: LCCOMB_X23_Y6_N2
\inst6|mac_Q[10]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[10]~71_combout\ = ((\inst6|prod_Q\(10) $ (\inst6|mac_Q\(10) $ (!\inst6|mac_Q[9]~70\)))) # (GND)
-- \inst6|mac_Q[10]~72\ = CARRY((\inst6|prod_Q\(10) & ((\inst6|mac_Q\(10)) # (!\inst6|mac_Q[9]~70\))) # (!\inst6|prod_Q\(10) & (\inst6|mac_Q\(10) & !\inst6|mac_Q[9]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(10),
	datab => \inst6|mac_Q\(10),
	datad => VCC,
	cin => \inst6|mac_Q[9]~70\,
	combout => \inst6|mac_Q[10]~71_combout\,
	cout => \inst6|mac_Q[10]~72\);

-- Location: FF_X23_Y6_N3
\inst6|mac_Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[10]~71_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(10));

-- Location: LCCOMB_X23_Y6_N4
\inst6|mac_Q[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[11]~73_combout\ = (\inst6|prod_Q\(11) & ((\inst6|mac_Q\(11) & (\inst6|mac_Q[10]~72\ & VCC)) # (!\inst6|mac_Q\(11) & (!\inst6|mac_Q[10]~72\)))) # (!\inst6|prod_Q\(11) & ((\inst6|mac_Q\(11) & (!\inst6|mac_Q[10]~72\)) # (!\inst6|mac_Q\(11) & 
-- ((\inst6|mac_Q[10]~72\) # (GND)))))
-- \inst6|mac_Q[11]~74\ = CARRY((\inst6|prod_Q\(11) & (!\inst6|mac_Q\(11) & !\inst6|mac_Q[10]~72\)) # (!\inst6|prod_Q\(11) & ((!\inst6|mac_Q[10]~72\) # (!\inst6|mac_Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(11),
	datab => \inst6|mac_Q\(11),
	datad => VCC,
	cin => \inst6|mac_Q[10]~72\,
	combout => \inst6|mac_Q[11]~73_combout\,
	cout => \inst6|mac_Q[11]~74\);

-- Location: FF_X23_Y6_N5
\inst6|mac_Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[11]~73_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(11));

-- Location: LCCOMB_X23_Y6_N6
\inst6|mac_Q[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[12]~75_combout\ = ((\inst6|mac_Q\(12) $ (\inst6|prod_Q\(12) $ (!\inst6|mac_Q[11]~74\)))) # (GND)
-- \inst6|mac_Q[12]~76\ = CARRY((\inst6|mac_Q\(12) & ((\inst6|prod_Q\(12)) # (!\inst6|mac_Q[11]~74\))) # (!\inst6|mac_Q\(12) & (\inst6|prod_Q\(12) & !\inst6|mac_Q[11]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(12),
	datab => \inst6|prod_Q\(12),
	datad => VCC,
	cin => \inst6|mac_Q[11]~74\,
	combout => \inst6|mac_Q[12]~75_combout\,
	cout => \inst6|mac_Q[12]~76\);

-- Location: FF_X23_Y6_N7
\inst6|mac_Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[12]~75_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(12));

-- Location: LCCOMB_X23_Y6_N8
\inst6|mac_Q[13]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[13]~77_combout\ = (\inst6|prod_Q\(13) & ((\inst6|mac_Q\(13) & (\inst6|mac_Q[12]~76\ & VCC)) # (!\inst6|mac_Q\(13) & (!\inst6|mac_Q[12]~76\)))) # (!\inst6|prod_Q\(13) & ((\inst6|mac_Q\(13) & (!\inst6|mac_Q[12]~76\)) # (!\inst6|mac_Q\(13) & 
-- ((\inst6|mac_Q[12]~76\) # (GND)))))
-- \inst6|mac_Q[13]~78\ = CARRY((\inst6|prod_Q\(13) & (!\inst6|mac_Q\(13) & !\inst6|mac_Q[12]~76\)) # (!\inst6|prod_Q\(13) & ((!\inst6|mac_Q[12]~76\) # (!\inst6|mac_Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(13),
	datab => \inst6|mac_Q\(13),
	datad => VCC,
	cin => \inst6|mac_Q[12]~76\,
	combout => \inst6|mac_Q[13]~77_combout\,
	cout => \inst6|mac_Q[13]~78\);

-- Location: FF_X23_Y6_N9
\inst6|mac_Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[13]~77_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(13));

-- Location: LCCOMB_X23_Y6_N10
\inst6|mac_Q[14]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[14]~79_combout\ = ((\inst6|mac_Q\(14) $ (\inst6|prod_Q\(14) $ (!\inst6|mac_Q[13]~78\)))) # (GND)
-- \inst6|mac_Q[14]~80\ = CARRY((\inst6|mac_Q\(14) & ((\inst6|prod_Q\(14)) # (!\inst6|mac_Q[13]~78\))) # (!\inst6|mac_Q\(14) & (\inst6|prod_Q\(14) & !\inst6|mac_Q[13]~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(14),
	datab => \inst6|prod_Q\(14),
	datad => VCC,
	cin => \inst6|mac_Q[13]~78\,
	combout => \inst6|mac_Q[14]~79_combout\,
	cout => \inst6|mac_Q[14]~80\);

-- Location: FF_X23_Y6_N11
\inst6|mac_Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[14]~79_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(14));

-- Location: LCCOMB_X23_Y6_N12
\inst6|mac_Q[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[15]~81_combout\ = (\inst6|mac_Q\(15) & ((\inst6|prod_Q\(15) & (\inst6|mac_Q[14]~80\ & VCC)) # (!\inst6|prod_Q\(15) & (!\inst6|mac_Q[14]~80\)))) # (!\inst6|mac_Q\(15) & ((\inst6|prod_Q\(15) & (!\inst6|mac_Q[14]~80\)) # (!\inst6|prod_Q\(15) & 
-- ((\inst6|mac_Q[14]~80\) # (GND)))))
-- \inst6|mac_Q[15]~82\ = CARRY((\inst6|mac_Q\(15) & (!\inst6|prod_Q\(15) & !\inst6|mac_Q[14]~80\)) # (!\inst6|mac_Q\(15) & ((!\inst6|mac_Q[14]~80\) # (!\inst6|prod_Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(15),
	datab => \inst6|prod_Q\(15),
	datad => VCC,
	cin => \inst6|mac_Q[14]~80\,
	combout => \inst6|mac_Q[15]~81_combout\,
	cout => \inst6|mac_Q[15]~82\);

-- Location: FF_X23_Y6_N13
\inst6|mac_Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[15]~81_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(15));

-- Location: LCCOMB_X23_Y6_N14
\inst6|mac_Q[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[16]~83_combout\ = ((\inst6|prod_Q\(16) $ (\inst6|mac_Q\(16) $ (!\inst6|mac_Q[15]~82\)))) # (GND)
-- \inst6|mac_Q[16]~84\ = CARRY((\inst6|prod_Q\(16) & ((\inst6|mac_Q\(16)) # (!\inst6|mac_Q[15]~82\))) # (!\inst6|prod_Q\(16) & (\inst6|mac_Q\(16) & !\inst6|mac_Q[15]~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(16),
	datab => \inst6|mac_Q\(16),
	datad => VCC,
	cin => \inst6|mac_Q[15]~82\,
	combout => \inst6|mac_Q[16]~83_combout\,
	cout => \inst6|mac_Q[16]~84\);

-- Location: FF_X23_Y6_N15
\inst6|mac_Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[16]~83_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(16));

-- Location: LCCOMB_X23_Y6_N16
\inst6|mac_Q[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[17]~85_combout\ = (\inst6|prod_Q\(17) & ((\inst6|mac_Q\(17) & (\inst6|mac_Q[16]~84\ & VCC)) # (!\inst6|mac_Q\(17) & (!\inst6|mac_Q[16]~84\)))) # (!\inst6|prod_Q\(17) & ((\inst6|mac_Q\(17) & (!\inst6|mac_Q[16]~84\)) # (!\inst6|mac_Q\(17) & 
-- ((\inst6|mac_Q[16]~84\) # (GND)))))
-- \inst6|mac_Q[17]~86\ = CARRY((\inst6|prod_Q\(17) & (!\inst6|mac_Q\(17) & !\inst6|mac_Q[16]~84\)) # (!\inst6|prod_Q\(17) & ((!\inst6|mac_Q[16]~84\) # (!\inst6|mac_Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(17),
	datab => \inst6|mac_Q\(17),
	datad => VCC,
	cin => \inst6|mac_Q[16]~84\,
	combout => \inst6|mac_Q[17]~85_combout\,
	cout => \inst6|mac_Q[17]~86\);

-- Location: FF_X23_Y6_N17
\inst6|mac_Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[17]~85_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(17));

-- Location: LCCOMB_X23_Y6_N18
\inst6|mac_Q[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[18]~87_combout\ = ((\inst6|prod_Q\(18) $ (\inst6|mac_Q\(18) $ (!\inst6|mac_Q[17]~86\)))) # (GND)
-- \inst6|mac_Q[18]~88\ = CARRY((\inst6|prod_Q\(18) & ((\inst6|mac_Q\(18)) # (!\inst6|mac_Q[17]~86\))) # (!\inst6|prod_Q\(18) & (\inst6|mac_Q\(18) & !\inst6|mac_Q[17]~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(18),
	datab => \inst6|mac_Q\(18),
	datad => VCC,
	cin => \inst6|mac_Q[17]~86\,
	combout => \inst6|mac_Q[18]~87_combout\,
	cout => \inst6|mac_Q[18]~88\);

-- Location: FF_X23_Y6_N19
\inst6|mac_Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[18]~87_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(18));

-- Location: LCCOMB_X23_Y6_N20
\inst6|mac_Q[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[19]~89_combout\ = (\inst6|prod_Q\(19) & ((\inst6|mac_Q\(19) & (\inst6|mac_Q[18]~88\ & VCC)) # (!\inst6|mac_Q\(19) & (!\inst6|mac_Q[18]~88\)))) # (!\inst6|prod_Q\(19) & ((\inst6|mac_Q\(19) & (!\inst6|mac_Q[18]~88\)) # (!\inst6|mac_Q\(19) & 
-- ((\inst6|mac_Q[18]~88\) # (GND)))))
-- \inst6|mac_Q[19]~90\ = CARRY((\inst6|prod_Q\(19) & (!\inst6|mac_Q\(19) & !\inst6|mac_Q[18]~88\)) # (!\inst6|prod_Q\(19) & ((!\inst6|mac_Q[18]~88\) # (!\inst6|mac_Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(19),
	datab => \inst6|mac_Q\(19),
	datad => VCC,
	cin => \inst6|mac_Q[18]~88\,
	combout => \inst6|mac_Q[19]~89_combout\,
	cout => \inst6|mac_Q[19]~90\);

-- Location: FF_X23_Y6_N21
\inst6|mac_Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[19]~89_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(19));

-- Location: LCCOMB_X23_Y6_N22
\inst6|mac_Q[20]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[20]~91_combout\ = ((\inst6|mac_Q\(20) $ (\inst6|prod_Q\(20) $ (!\inst6|mac_Q[19]~90\)))) # (GND)
-- \inst6|mac_Q[20]~92\ = CARRY((\inst6|mac_Q\(20) & ((\inst6|prod_Q\(20)) # (!\inst6|mac_Q[19]~90\))) # (!\inst6|mac_Q\(20) & (\inst6|prod_Q\(20) & !\inst6|mac_Q[19]~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(20),
	datab => \inst6|prod_Q\(20),
	datad => VCC,
	cin => \inst6|mac_Q[19]~90\,
	combout => \inst6|mac_Q[20]~91_combout\,
	cout => \inst6|mac_Q[20]~92\);

-- Location: FF_X23_Y6_N23
\inst6|mac_Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[20]~91_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(20));

-- Location: LCCOMB_X23_Y6_N24
\inst6|mac_Q[21]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[21]~93_combout\ = (\inst6|prod_Q\(21) & ((\inst6|mac_Q\(21) & (\inst6|mac_Q[20]~92\ & VCC)) # (!\inst6|mac_Q\(21) & (!\inst6|mac_Q[20]~92\)))) # (!\inst6|prod_Q\(21) & ((\inst6|mac_Q\(21) & (!\inst6|mac_Q[20]~92\)) # (!\inst6|mac_Q\(21) & 
-- ((\inst6|mac_Q[20]~92\) # (GND)))))
-- \inst6|mac_Q[21]~94\ = CARRY((\inst6|prod_Q\(21) & (!\inst6|mac_Q\(21) & !\inst6|mac_Q[20]~92\)) # (!\inst6|prod_Q\(21) & ((!\inst6|mac_Q[20]~92\) # (!\inst6|mac_Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(21),
	datab => \inst6|mac_Q\(21),
	datad => VCC,
	cin => \inst6|mac_Q[20]~92\,
	combout => \inst6|mac_Q[21]~93_combout\,
	cout => \inst6|mac_Q[21]~94\);

-- Location: FF_X23_Y6_N25
\inst6|mac_Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[21]~93_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(21));

-- Location: LCCOMB_X23_Y6_N26
\inst6|mac_Q[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[22]~95_combout\ = ((\inst6|mac_Q\(22) $ (\inst6|prod_Q\(22) $ (!\inst6|mac_Q[21]~94\)))) # (GND)
-- \inst6|mac_Q[22]~96\ = CARRY((\inst6|mac_Q\(22) & ((\inst6|prod_Q\(22)) # (!\inst6|mac_Q[21]~94\))) # (!\inst6|mac_Q\(22) & (\inst6|prod_Q\(22) & !\inst6|mac_Q[21]~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(22),
	datab => \inst6|prod_Q\(22),
	datad => VCC,
	cin => \inst6|mac_Q[21]~94\,
	combout => \inst6|mac_Q[22]~95_combout\,
	cout => \inst6|mac_Q[22]~96\);

-- Location: FF_X23_Y6_N27
\inst6|mac_Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[22]~95_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(22));

-- Location: LCCOMB_X23_Y6_N28
\inst6|mac_Q[23]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[23]~97_combout\ = (\inst6|prod_Q\(23) & ((\inst6|mac_Q\(23) & (\inst6|mac_Q[22]~96\ & VCC)) # (!\inst6|mac_Q\(23) & (!\inst6|mac_Q[22]~96\)))) # (!\inst6|prod_Q\(23) & ((\inst6|mac_Q\(23) & (!\inst6|mac_Q[22]~96\)) # (!\inst6|mac_Q\(23) & 
-- ((\inst6|mac_Q[22]~96\) # (GND)))))
-- \inst6|mac_Q[23]~98\ = CARRY((\inst6|prod_Q\(23) & (!\inst6|mac_Q\(23) & !\inst6|mac_Q[22]~96\)) # (!\inst6|prod_Q\(23) & ((!\inst6|mac_Q[22]~96\) # (!\inst6|mac_Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(23),
	datab => \inst6|mac_Q\(23),
	datad => VCC,
	cin => \inst6|mac_Q[22]~96\,
	combout => \inst6|mac_Q[23]~97_combout\,
	cout => \inst6|mac_Q[23]~98\);

-- Location: FF_X23_Y6_N29
\inst6|mac_Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[23]~97_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(23));

-- Location: LCCOMB_X23_Y6_N30
\inst6|mac_Q[24]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[24]~99_combout\ = ((\inst6|prod_Q\(24) $ (\inst6|mac_Q\(24) $ (!\inst6|mac_Q[23]~98\)))) # (GND)
-- \inst6|mac_Q[24]~100\ = CARRY((\inst6|prod_Q\(24) & ((\inst6|mac_Q\(24)) # (!\inst6|mac_Q[23]~98\))) # (!\inst6|prod_Q\(24) & (\inst6|mac_Q\(24) & !\inst6|mac_Q[23]~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(24),
	datab => \inst6|mac_Q\(24),
	datad => VCC,
	cin => \inst6|mac_Q[23]~98\,
	combout => \inst6|mac_Q[24]~99_combout\,
	cout => \inst6|mac_Q[24]~100\);

-- Location: FF_X23_Y6_N31
\inst6|mac_Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[24]~99_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(24));

-- Location: LCCOMB_X23_Y5_N0
\inst6|mac_Q[25]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[25]~101_combout\ = (\inst6|prod_Q\(25) & ((\inst6|mac_Q\(25) & (\inst6|mac_Q[24]~100\ & VCC)) # (!\inst6|mac_Q\(25) & (!\inst6|mac_Q[24]~100\)))) # (!\inst6|prod_Q\(25) & ((\inst6|mac_Q\(25) & (!\inst6|mac_Q[24]~100\)) # (!\inst6|mac_Q\(25) & 
-- ((\inst6|mac_Q[24]~100\) # (GND)))))
-- \inst6|mac_Q[25]~102\ = CARRY((\inst6|prod_Q\(25) & (!\inst6|mac_Q\(25) & !\inst6|mac_Q[24]~100\)) # (!\inst6|prod_Q\(25) & ((!\inst6|mac_Q[24]~100\) # (!\inst6|mac_Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(25),
	datab => \inst6|mac_Q\(25),
	datad => VCC,
	cin => \inst6|mac_Q[24]~100\,
	combout => \inst6|mac_Q[25]~101_combout\,
	cout => \inst6|mac_Q[25]~102\);

-- Location: FF_X23_Y5_N1
\inst6|mac_Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[25]~101_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(25));

-- Location: LCCOMB_X23_Y5_N2
\inst6|mac_Q[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[26]~103_combout\ = ((\inst6|prod_Q\(26) $ (\inst6|mac_Q\(26) $ (!\inst6|mac_Q[25]~102\)))) # (GND)
-- \inst6|mac_Q[26]~104\ = CARRY((\inst6|prod_Q\(26) & ((\inst6|mac_Q\(26)) # (!\inst6|mac_Q[25]~102\))) # (!\inst6|prod_Q\(26) & (\inst6|mac_Q\(26) & !\inst6|mac_Q[25]~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(26),
	datab => \inst6|mac_Q\(26),
	datad => VCC,
	cin => \inst6|mac_Q[25]~102\,
	combout => \inst6|mac_Q[26]~103_combout\,
	cout => \inst6|mac_Q[26]~104\);

-- Location: FF_X23_Y5_N3
\inst6|mac_Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[26]~103_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(26));

-- Location: LCCOMB_X23_Y5_N4
\inst6|mac_Q[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[27]~105_combout\ = (\inst6|prod_Q\(27) & ((\inst6|mac_Q\(27) & (\inst6|mac_Q[26]~104\ & VCC)) # (!\inst6|mac_Q\(27) & (!\inst6|mac_Q[26]~104\)))) # (!\inst6|prod_Q\(27) & ((\inst6|mac_Q\(27) & (!\inst6|mac_Q[26]~104\)) # (!\inst6|mac_Q\(27) & 
-- ((\inst6|mac_Q[26]~104\) # (GND)))))
-- \inst6|mac_Q[27]~106\ = CARRY((\inst6|prod_Q\(27) & (!\inst6|mac_Q\(27) & !\inst6|mac_Q[26]~104\)) # (!\inst6|prod_Q\(27) & ((!\inst6|mac_Q[26]~104\) # (!\inst6|mac_Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(27),
	datab => \inst6|mac_Q\(27),
	datad => VCC,
	cin => \inst6|mac_Q[26]~104\,
	combout => \inst6|mac_Q[27]~105_combout\,
	cout => \inst6|mac_Q[27]~106\);

-- Location: FF_X23_Y5_N5
\inst6|mac_Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[27]~105_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(27));

-- Location: LCCOMB_X23_Y5_N6
\inst6|mac_Q[28]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[28]~107_combout\ = ((\inst6|mac_Q\(28) $ (\inst6|prod_Q\(28) $ (!\inst6|mac_Q[27]~106\)))) # (GND)
-- \inst6|mac_Q[28]~108\ = CARRY((\inst6|mac_Q\(28) & ((\inst6|prod_Q\(28)) # (!\inst6|mac_Q[27]~106\))) # (!\inst6|mac_Q\(28) & (\inst6|prod_Q\(28) & !\inst6|mac_Q[27]~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(28),
	datab => \inst6|prod_Q\(28),
	datad => VCC,
	cin => \inst6|mac_Q[27]~106\,
	combout => \inst6|mac_Q[28]~107_combout\,
	cout => \inst6|mac_Q[28]~108\);

-- Location: FF_X23_Y5_N7
\inst6|mac_Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[28]~107_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(28));

-- Location: LCCOMB_X23_Y5_N8
\inst6|mac_Q[29]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[29]~109_combout\ = (\inst6|mac_Q\(29) & ((\inst6|prod_Q\(29) & (\inst6|mac_Q[28]~108\ & VCC)) # (!\inst6|prod_Q\(29) & (!\inst6|mac_Q[28]~108\)))) # (!\inst6|mac_Q\(29) & ((\inst6|prod_Q\(29) & (!\inst6|mac_Q[28]~108\)) # (!\inst6|prod_Q\(29) 
-- & ((\inst6|mac_Q[28]~108\) # (GND)))))
-- \inst6|mac_Q[29]~110\ = CARRY((\inst6|mac_Q\(29) & (!\inst6|prod_Q\(29) & !\inst6|mac_Q[28]~108\)) # (!\inst6|mac_Q\(29) & ((!\inst6|mac_Q[28]~108\) # (!\inst6|prod_Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(29),
	datab => \inst6|prod_Q\(29),
	datad => VCC,
	cin => \inst6|mac_Q[28]~108\,
	combout => \inst6|mac_Q[29]~109_combout\,
	cout => \inst6|mac_Q[29]~110\);

-- Location: FF_X23_Y5_N9
\inst6|mac_Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[29]~109_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(29));

-- Location: LCCOMB_X23_Y5_N10
\inst6|mac_Q[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[30]~111_combout\ = ((\inst6|mac_Q\(30) $ (\inst6|prod_Q\(30) $ (!\inst6|mac_Q[29]~110\)))) # (GND)
-- \inst6|mac_Q[30]~112\ = CARRY((\inst6|mac_Q\(30) & ((\inst6|prod_Q\(30)) # (!\inst6|mac_Q[29]~110\))) # (!\inst6|mac_Q\(30) & (\inst6|prod_Q\(30) & !\inst6|mac_Q[29]~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(30),
	datab => \inst6|prod_Q\(30),
	datad => VCC,
	cin => \inst6|mac_Q[29]~110\,
	combout => \inst6|mac_Q[30]~111_combout\,
	cout => \inst6|mac_Q[30]~112\);

-- Location: FF_X23_Y5_N11
\inst6|mac_Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[30]~111_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(30));

-- Location: LCCOMB_X23_Y5_N12
\inst6|mac_Q[31]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[31]~113_combout\ = (\inst6|mac_Q\(31) & ((\inst6|prod_Q\(31) & (\inst6|mac_Q[30]~112\ & VCC)) # (!\inst6|prod_Q\(31) & (!\inst6|mac_Q[30]~112\)))) # (!\inst6|mac_Q\(31) & ((\inst6|prod_Q\(31) & (!\inst6|mac_Q[30]~112\)) # (!\inst6|prod_Q\(31) 
-- & ((\inst6|mac_Q[30]~112\) # (GND)))))
-- \inst6|mac_Q[31]~114\ = CARRY((\inst6|mac_Q\(31) & (!\inst6|prod_Q\(31) & !\inst6|mac_Q[30]~112\)) # (!\inst6|mac_Q\(31) & ((!\inst6|mac_Q[30]~112\) # (!\inst6|prod_Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(31),
	datab => \inst6|prod_Q\(31),
	datad => VCC,
	cin => \inst6|mac_Q[30]~112\,
	combout => \inst6|mac_Q[31]~113_combout\,
	cout => \inst6|mac_Q[31]~114\);

-- Location: FF_X23_Y5_N13
\inst6|mac_Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[31]~113_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(31));

-- Location: LCCOMB_X23_Y5_N14
\inst6|mac_Q[32]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[32]~115_combout\ = ((\inst6|prod_Q\(32) $ (\inst6|mac_Q\(32) $ (!\inst6|mac_Q[31]~114\)))) # (GND)
-- \inst6|mac_Q[32]~116\ = CARRY((\inst6|prod_Q\(32) & ((\inst6|mac_Q\(32)) # (!\inst6|mac_Q[31]~114\))) # (!\inst6|prod_Q\(32) & (\inst6|mac_Q\(32) & !\inst6|mac_Q[31]~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(32),
	datab => \inst6|mac_Q\(32),
	datad => VCC,
	cin => \inst6|mac_Q[31]~114\,
	combout => \inst6|mac_Q[32]~115_combout\,
	cout => \inst6|mac_Q[32]~116\);

-- Location: FF_X23_Y5_N15
\inst6|mac_Q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[32]~115_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(32));

-- Location: LCCOMB_X23_Y5_N16
\inst6|mac_Q[33]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[33]~117_combout\ = (\inst6|prod_Q\(33) & ((\inst6|mac_Q\(33) & (\inst6|mac_Q[32]~116\ & VCC)) # (!\inst6|mac_Q\(33) & (!\inst6|mac_Q[32]~116\)))) # (!\inst6|prod_Q\(33) & ((\inst6|mac_Q\(33) & (!\inst6|mac_Q[32]~116\)) # (!\inst6|mac_Q\(33) & 
-- ((\inst6|mac_Q[32]~116\) # (GND)))))
-- \inst6|mac_Q[33]~118\ = CARRY((\inst6|prod_Q\(33) & (!\inst6|mac_Q\(33) & !\inst6|mac_Q[32]~116\)) # (!\inst6|prod_Q\(33) & ((!\inst6|mac_Q[32]~116\) # (!\inst6|mac_Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(33),
	datab => \inst6|mac_Q\(33),
	datad => VCC,
	cin => \inst6|mac_Q[32]~116\,
	combout => \inst6|mac_Q[33]~117_combout\,
	cout => \inst6|mac_Q[33]~118\);

-- Location: FF_X23_Y5_N17
\inst6|mac_Q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[33]~117_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(33));

-- Location: LCCOMB_X23_Y5_N18
\inst6|mac_Q[34]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[34]~119_combout\ = ((\inst6|prod_Q\(34) $ (\inst6|mac_Q\(34) $ (!\inst6|mac_Q[33]~118\)))) # (GND)
-- \inst6|mac_Q[34]~120\ = CARRY((\inst6|prod_Q\(34) & ((\inst6|mac_Q\(34)) # (!\inst6|mac_Q[33]~118\))) # (!\inst6|prod_Q\(34) & (\inst6|mac_Q\(34) & !\inst6|mac_Q[33]~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(34),
	datab => \inst6|mac_Q\(34),
	datad => VCC,
	cin => \inst6|mac_Q[33]~118\,
	combout => \inst6|mac_Q[34]~119_combout\,
	cout => \inst6|mac_Q[34]~120\);

-- Location: FF_X23_Y5_N19
\inst6|mac_Q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[34]~119_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(34));

-- Location: LCCOMB_X23_Y5_N20
\inst6|mac_Q[35]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[35]~121_combout\ = (\inst6|mac_Q\(35) & ((\inst6|prod_Q\(35) & (\inst6|mac_Q[34]~120\ & VCC)) # (!\inst6|prod_Q\(35) & (!\inst6|mac_Q[34]~120\)))) # (!\inst6|mac_Q\(35) & ((\inst6|prod_Q\(35) & (!\inst6|mac_Q[34]~120\)) # (!\inst6|prod_Q\(35) 
-- & ((\inst6|mac_Q[34]~120\) # (GND)))))
-- \inst6|mac_Q[35]~122\ = CARRY((\inst6|mac_Q\(35) & (!\inst6|prod_Q\(35) & !\inst6|mac_Q[34]~120\)) # (!\inst6|mac_Q\(35) & ((!\inst6|mac_Q[34]~120\) # (!\inst6|prod_Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(35),
	datab => \inst6|prod_Q\(35),
	datad => VCC,
	cin => \inst6|mac_Q[34]~120\,
	combout => \inst6|mac_Q[35]~121_combout\,
	cout => \inst6|mac_Q[35]~122\);

-- Location: FF_X23_Y5_N21
\inst6|mac_Q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[35]~121_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(35));

-- Location: LCCOMB_X23_Y5_N22
\inst6|mac_Q[36]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[36]~123_combout\ = ((\inst6|mac_Q\(36) $ (\inst6|prod_Q\(36) $ (!\inst6|mac_Q[35]~122\)))) # (GND)
-- \inst6|mac_Q[36]~124\ = CARRY((\inst6|mac_Q\(36) & ((\inst6|prod_Q\(36)) # (!\inst6|mac_Q[35]~122\))) # (!\inst6|mac_Q\(36) & (\inst6|prod_Q\(36) & !\inst6|mac_Q[35]~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(36),
	datab => \inst6|prod_Q\(36),
	datad => VCC,
	cin => \inst6|mac_Q[35]~122\,
	combout => \inst6|mac_Q[36]~123_combout\,
	cout => \inst6|mac_Q[36]~124\);

-- Location: FF_X23_Y5_N23
\inst6|mac_Q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[36]~123_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(36));

-- Location: LCCOMB_X23_Y5_N24
\inst6|mac_Q[37]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[37]~125_combout\ = (\inst6|prod_Q\(37) & ((\inst6|mac_Q\(37) & (\inst6|mac_Q[36]~124\ & VCC)) # (!\inst6|mac_Q\(37) & (!\inst6|mac_Q[36]~124\)))) # (!\inst6|prod_Q\(37) & ((\inst6|mac_Q\(37) & (!\inst6|mac_Q[36]~124\)) # (!\inst6|mac_Q\(37) & 
-- ((\inst6|mac_Q[36]~124\) # (GND)))))
-- \inst6|mac_Q[37]~126\ = CARRY((\inst6|prod_Q\(37) & (!\inst6|mac_Q\(37) & !\inst6|mac_Q[36]~124\)) # (!\inst6|prod_Q\(37) & ((!\inst6|mac_Q[36]~124\) # (!\inst6|mac_Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(37),
	datab => \inst6|mac_Q\(37),
	datad => VCC,
	cin => \inst6|mac_Q[36]~124\,
	combout => \inst6|mac_Q[37]~125_combout\,
	cout => \inst6|mac_Q[37]~126\);

-- Location: FF_X23_Y5_N25
\inst6|mac_Q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[37]~125_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(37));

-- Location: LCCOMB_X23_Y5_N26
\inst6|mac_Q[38]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[38]~127_combout\ = ((\inst6|mac_Q\(38) $ (\inst6|prod_Q\(38) $ (!\inst6|mac_Q[37]~126\)))) # (GND)
-- \inst6|mac_Q[38]~128\ = CARRY((\inst6|mac_Q\(38) & ((\inst6|prod_Q\(38)) # (!\inst6|mac_Q[37]~126\))) # (!\inst6|mac_Q\(38) & (\inst6|prod_Q\(38) & !\inst6|mac_Q[37]~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(38),
	datab => \inst6|prod_Q\(38),
	datad => VCC,
	cin => \inst6|mac_Q[37]~126\,
	combout => \inst6|mac_Q[38]~127_combout\,
	cout => \inst6|mac_Q[38]~128\);

-- Location: FF_X23_Y5_N27
\inst6|mac_Q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[38]~127_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(38));

-- Location: LCCOMB_X23_Y5_N28
\inst6|mac_Q[39]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[39]~129_combout\ = (\inst6|prod_Q\(39) & ((\inst6|mac_Q\(39) & (\inst6|mac_Q[38]~128\ & VCC)) # (!\inst6|mac_Q\(39) & (!\inst6|mac_Q[38]~128\)))) # (!\inst6|prod_Q\(39) & ((\inst6|mac_Q\(39) & (!\inst6|mac_Q[38]~128\)) # (!\inst6|mac_Q\(39) & 
-- ((\inst6|mac_Q[38]~128\) # (GND)))))
-- \inst6|mac_Q[39]~130\ = CARRY((\inst6|prod_Q\(39) & (!\inst6|mac_Q\(39) & !\inst6|mac_Q[38]~128\)) # (!\inst6|prod_Q\(39) & ((!\inst6|mac_Q[38]~128\) # (!\inst6|mac_Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(39),
	datab => \inst6|mac_Q\(39),
	datad => VCC,
	cin => \inst6|mac_Q[38]~128\,
	combout => \inst6|mac_Q[39]~129_combout\,
	cout => \inst6|mac_Q[39]~130\);

-- Location: FF_X23_Y5_N29
\inst6|mac_Q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[39]~129_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(39));

-- Location: LCCOMB_X23_Y5_N30
\inst6|mac_Q[40]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[40]~131_combout\ = ((\inst6|mac_Q\(40) $ (\inst6|prod_Q\(40) $ (!\inst6|mac_Q[39]~130\)))) # (GND)
-- \inst6|mac_Q[40]~132\ = CARRY((\inst6|mac_Q\(40) & ((\inst6|prod_Q\(40)) # (!\inst6|mac_Q[39]~130\))) # (!\inst6|mac_Q\(40) & (\inst6|prod_Q\(40) & !\inst6|mac_Q[39]~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(40),
	datab => \inst6|prod_Q\(40),
	datad => VCC,
	cin => \inst6|mac_Q[39]~130\,
	combout => \inst6|mac_Q[40]~131_combout\,
	cout => \inst6|mac_Q[40]~132\);

-- Location: FF_X23_Y5_N31
\inst6|mac_Q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[40]~131_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(40));

-- Location: LCCOMB_X23_Y4_N0
\inst6|mac_Q[41]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[41]~133_combout\ = (\inst6|mac_Q\(41) & ((\inst6|prod_Q\(41) & (\inst6|mac_Q[40]~132\ & VCC)) # (!\inst6|prod_Q\(41) & (!\inst6|mac_Q[40]~132\)))) # (!\inst6|mac_Q\(41) & ((\inst6|prod_Q\(41) & (!\inst6|mac_Q[40]~132\)) # (!\inst6|prod_Q\(41) 
-- & ((\inst6|mac_Q[40]~132\) # (GND)))))
-- \inst6|mac_Q[41]~134\ = CARRY((\inst6|mac_Q\(41) & (!\inst6|prod_Q\(41) & !\inst6|mac_Q[40]~132\)) # (!\inst6|mac_Q\(41) & ((!\inst6|mac_Q[40]~132\) # (!\inst6|prod_Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(41),
	datab => \inst6|prod_Q\(41),
	datad => VCC,
	cin => \inst6|mac_Q[40]~132\,
	combout => \inst6|mac_Q[41]~133_combout\,
	cout => \inst6|mac_Q[41]~134\);

-- Location: FF_X23_Y4_N1
\inst6|mac_Q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[41]~133_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(41));

-- Location: LCCOMB_X23_Y4_N2
\inst6|mac_Q[42]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[42]~135_combout\ = ((\inst6|prod_Q\(42) $ (\inst6|mac_Q\(42) $ (!\inst6|mac_Q[41]~134\)))) # (GND)
-- \inst6|mac_Q[42]~136\ = CARRY((\inst6|prod_Q\(42) & ((\inst6|mac_Q\(42)) # (!\inst6|mac_Q[41]~134\))) # (!\inst6|prod_Q\(42) & (\inst6|mac_Q\(42) & !\inst6|mac_Q[41]~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(42),
	datab => \inst6|mac_Q\(42),
	datad => VCC,
	cin => \inst6|mac_Q[41]~134\,
	combout => \inst6|mac_Q[42]~135_combout\,
	cout => \inst6|mac_Q[42]~136\);

-- Location: FF_X23_Y4_N3
\inst6|mac_Q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[42]~135_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(42));

-- Location: LCCOMB_X23_Y4_N4
\inst6|mac_Q[43]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[43]~137_combout\ = (\inst6|prod_Q\(43) & ((\inst6|mac_Q\(43) & (\inst6|mac_Q[42]~136\ & VCC)) # (!\inst6|mac_Q\(43) & (!\inst6|mac_Q[42]~136\)))) # (!\inst6|prod_Q\(43) & ((\inst6|mac_Q\(43) & (!\inst6|mac_Q[42]~136\)) # (!\inst6|mac_Q\(43) & 
-- ((\inst6|mac_Q[42]~136\) # (GND)))))
-- \inst6|mac_Q[43]~138\ = CARRY((\inst6|prod_Q\(43) & (!\inst6|mac_Q\(43) & !\inst6|mac_Q[42]~136\)) # (!\inst6|prod_Q\(43) & ((!\inst6|mac_Q[42]~136\) # (!\inst6|mac_Q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(43),
	datab => \inst6|mac_Q\(43),
	datad => VCC,
	cin => \inst6|mac_Q[42]~136\,
	combout => \inst6|mac_Q[43]~137_combout\,
	cout => \inst6|mac_Q[43]~138\);

-- Location: FF_X23_Y4_N5
\inst6|mac_Q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[43]~137_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(43));

-- Location: LCCOMB_X23_Y4_N6
\inst6|mac_Q[44]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[44]~139_combout\ = ((\inst6|mac_Q\(44) $ (\inst6|prod_Q\(44) $ (!\inst6|mac_Q[43]~138\)))) # (GND)
-- \inst6|mac_Q[44]~140\ = CARRY((\inst6|mac_Q\(44) & ((\inst6|prod_Q\(44)) # (!\inst6|mac_Q[43]~138\))) # (!\inst6|mac_Q\(44) & (\inst6|prod_Q\(44) & !\inst6|mac_Q[43]~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(44),
	datab => \inst6|prod_Q\(44),
	datad => VCC,
	cin => \inst6|mac_Q[43]~138\,
	combout => \inst6|mac_Q[44]~139_combout\,
	cout => \inst6|mac_Q[44]~140\);

-- Location: FF_X23_Y4_N7
\inst6|mac_Q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[44]~139_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(44));

-- Location: LCCOMB_X23_Y4_N8
\inst6|mac_Q[45]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[45]~141_combout\ = (\inst6|prod_Q\(45) & ((\inst6|mac_Q\(45) & (\inst6|mac_Q[44]~140\ & VCC)) # (!\inst6|mac_Q\(45) & (!\inst6|mac_Q[44]~140\)))) # (!\inst6|prod_Q\(45) & ((\inst6|mac_Q\(45) & (!\inst6|mac_Q[44]~140\)) # (!\inst6|mac_Q\(45) & 
-- ((\inst6|mac_Q[44]~140\) # (GND)))))
-- \inst6|mac_Q[45]~142\ = CARRY((\inst6|prod_Q\(45) & (!\inst6|mac_Q\(45) & !\inst6|mac_Q[44]~140\)) # (!\inst6|prod_Q\(45) & ((!\inst6|mac_Q[44]~140\) # (!\inst6|mac_Q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(45),
	datab => \inst6|mac_Q\(45),
	datad => VCC,
	cin => \inst6|mac_Q[44]~140\,
	combout => \inst6|mac_Q[45]~141_combout\,
	cout => \inst6|mac_Q[45]~142\);

-- Location: FF_X23_Y4_N9
\inst6|mac_Q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[45]~141_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(45));

-- Location: LCCOMB_X23_Y4_N26
\inst6|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~8_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(45))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(45),
	datad => \inst6|mac_Q\(44),
	combout => \inst6|Add6~8_combout\);

-- Location: LCCOMB_X21_Y5_N26
\inst6|Mult1|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[28]~56_combout\ = (\inst6|Mult1|auto_generated|mac_out8~DATAOUT10\ & (\inst6|Mult1|auto_generated|add9_result[27]~55\ $ (GND))) # (!\inst6|Mult1|auto_generated|mac_out8~DATAOUT10\ & 
-- (!\inst6|Mult1|auto_generated|add9_result[27]~55\ & VCC))
-- \inst6|Mult1|auto_generated|add9_result[28]~57\ = CARRY((\inst6|Mult1|auto_generated|mac_out8~DATAOUT10\ & !\inst6|Mult1|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult1|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|add9_result[27]~55\,
	combout => \inst6|Mult1|auto_generated|add9_result[28]~56_combout\,
	cout => \inst6|Mult1|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X22_Y5_N26
\inst6|Mult1|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~56_combout\ = (\inst6|Mult1|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\inst6|Mult1|auto_generated|op_1~55\))) # (!\inst6|Mult1|auto_generated|add9_result[28]~56_combout\ & 
-- (\inst6|Mult1|auto_generated|op_1~55\ $ (GND)))
-- \inst6|Mult1|auto_generated|op_1~57\ = CARRY((\inst6|Mult1|auto_generated|add9_result[28]~56_combout\) # (!\inst6|Mult1|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \inst6|Mult1|auto_generated|op_1~55\,
	combout => \inst6|Mult1|auto_generated|op_1~56_combout\,
	cout => \inst6|Mult1|auto_generated|op_1~57\);

-- Location: FF_X22_Y5_N27
\inst6|prod_Q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~56_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(46));

-- Location: LCCOMB_X23_Y4_N10
\inst6|mac_Q[46]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[46]~143_combout\ = ((\inst6|mac_Q\(46) $ (\inst6|prod_Q\(46) $ (!\inst6|mac_Q[45]~142\)))) # (GND)
-- \inst6|mac_Q[46]~144\ = CARRY((\inst6|mac_Q\(46) & ((\inst6|prod_Q\(46)) # (!\inst6|mac_Q[45]~142\))) # (!\inst6|mac_Q\(46) & (\inst6|prod_Q\(46) & !\inst6|mac_Q[45]~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(46),
	datab => \inst6|prod_Q\(46),
	datad => VCC,
	cin => \inst6|mac_Q[45]~142\,
	combout => \inst6|mac_Q[46]~143_combout\,
	cout => \inst6|mac_Q[46]~144\);

-- Location: FF_X23_Y4_N11
\inst6|mac_Q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[46]~143_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(46));

-- Location: LCCOMB_X21_Y5_N28
\inst6|Mult1|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|add9_result[29]~58_combout\ = \inst6|Mult1|auto_generated|add9_result[28]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Mult1|auto_generated|add9_result[28]~57\,
	combout => \inst6|Mult1|auto_generated|add9_result[29]~58_combout\);

-- Location: LCCOMB_X22_Y5_N28
\inst6|Mult1|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult1|auto_generated|op_1~58_combout\ = \inst6|Mult1|auto_generated|mac_out8~DATAOUT11\ $ (\inst6|Mult1|auto_generated|op_1~57\ $ (!\inst6|Mult1|auto_generated|add9_result[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult1|auto_generated|mac_out8~DATAOUT11\,
	datad => \inst6|Mult1|auto_generated|add9_result[29]~58_combout\,
	cin => \inst6|Mult1|auto_generated|op_1~57\,
	combout => \inst6|Mult1|auto_generated|op_1~58_combout\);

-- Location: FF_X22_Y5_N29
\inst6|prod_Q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mult1|auto_generated|op_1~58_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod_Q\(47));

-- Location: LCCOMB_X23_Y4_N12
\inst6|mac_Q[47]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[47]~145_combout\ = (\inst6|mac_Q\(47) & ((\inst6|prod_Q\(47) & (\inst6|mac_Q[46]~144\ & VCC)) # (!\inst6|prod_Q\(47) & (!\inst6|mac_Q[46]~144\)))) # (!\inst6|mac_Q\(47) & ((\inst6|prod_Q\(47) & (!\inst6|mac_Q[46]~144\)) # (!\inst6|prod_Q\(47) 
-- & ((\inst6|mac_Q[46]~144\) # (GND)))))
-- \inst6|mac_Q[47]~146\ = CARRY((\inst6|mac_Q\(47) & (!\inst6|prod_Q\(47) & !\inst6|mac_Q[46]~144\)) # (!\inst6|mac_Q\(47) & ((!\inst6|mac_Q[46]~144\) # (!\inst6|prod_Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(47),
	datab => \inst6|prod_Q\(47),
	datad => VCC,
	cin => \inst6|mac_Q[46]~144\,
	combout => \inst6|mac_Q[47]~145_combout\,
	cout => \inst6|mac_Q[47]~146\);

-- Location: FF_X23_Y4_N13
\inst6|mac_Q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[47]~145_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(47));

-- Location: LCCOMB_X23_Y4_N30
\inst6|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~4_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(47)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(46),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(47),
	combout => \inst6|Add6~4_combout\);

-- Location: LCCOMB_X25_Y11_N26
\inst6|Add6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~9_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~4_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add6~8_combout\,
	datad => \inst6|Add6~4_combout\,
	combout => \inst6|Add6~9_combout\);

-- Location: LCCOMB_X23_Y4_N28
\inst6|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~6_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(46)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(45),
	datad => \inst6|mac_Q\(46),
	combout => \inst6|Add6~6_combout\);

-- Location: LCCOMB_X23_Y8_N6
\inst6|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~10_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(44))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(44),
	datab => \inst6|mac_Q\(43),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add6~10_combout\);

-- Location: LCCOMB_X23_Y8_N4
\inst6|Add6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~11_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~6_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~6_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~10_combout\,
	combout => \inst6|Add6~11_combout\);

-- Location: LCCOMB_X23_Y8_N18
\inst6|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~12_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(43)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(42),
	datab => \inst6|mac_Q\(43),
	datac => \inst12|rx_att\(0),
	combout => \inst6|Add6~12_combout\);

-- Location: LCCOMB_X25_Y11_N28
\inst6|Add6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~13_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~8_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datac => \inst6|Add6~12_combout\,
	datad => \inst6|Add6~8_combout\,
	combout => \inst6|Add6~13_combout\);

-- Location: LCCOMB_X23_Y8_N16
\inst6|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~14_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(42)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(41),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(42),
	combout => \inst6|Add6~14_combout\);

-- Location: LCCOMB_X23_Y8_N2
\inst6|Add6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~15_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~10_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~10_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~14_combout\,
	combout => \inst6|Add6~15_combout\);

-- Location: LCCOMB_X26_Y7_N28
\inst6|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~16_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(41))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(41),
	datac => \inst6|mac_Q\(40),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~16_combout\);

-- Location: LCCOMB_X25_Y11_N30
\inst6|Add6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~17_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~12_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datac => \inst6|Add6~12_combout\,
	datad => \inst6|Add6~16_combout\,
	combout => \inst6|Add6~17_combout\);

-- Location: LCCOMB_X26_Y7_N18
\inst6|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~18_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(40)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(39),
	datac => \inst6|mac_Q\(40),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~18_combout\);

-- Location: LCCOMB_X26_Y7_N0
\inst6|Add6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~19_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~14_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~14_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~18_combout\,
	combout => \inst6|Add6~19_combout\);

-- Location: LCCOMB_X26_Y7_N22
\inst6|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~20_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(39))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(39),
	datac => \inst6|mac_Q\(38),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~20_combout\);

-- Location: LCCOMB_X26_Y7_N12
\inst6|Add6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~21_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~16_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~20_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~16_combout\,
	combout => \inst6|Add6~21_combout\);

-- Location: LCCOMB_X26_Y7_N26
\inst6|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~22_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(38)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(37),
	datac => \inst6|mac_Q\(38),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~22_combout\);

-- Location: LCCOMB_X26_Y7_N24
\inst6|Add6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~23_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~18_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~22_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~18_combout\,
	combout => \inst6|Add6~23_combout\);

-- Location: LCCOMB_X26_Y7_N14
\inst6|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~24_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(37)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(36),
	datac => \inst6|mac_Q\(37),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~24_combout\);

-- Location: LCCOMB_X26_Y7_N20
\inst6|Add6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~25_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~20_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~20_combout\,
	datab => \inst6|Add6~24_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add6~25_combout\);

-- Location: LCCOMB_X26_Y7_N6
\inst6|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~26_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(36)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(35),
	datac => \inst6|mac_Q\(36),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~26_combout\);

-- Location: LCCOMB_X26_Y7_N8
\inst6|Add6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~27_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~22_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~26_combout\,
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~22_combout\,
	combout => \inst6|Add6~27_combout\);

-- Location: LCCOMB_X26_Y7_N10
\inst6|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~28_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(35)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(34),
	datac => \inst6|mac_Q\(35),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~28_combout\);

-- Location: LCCOMB_X26_Y7_N16
\inst6|Add6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~29_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~24_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~28_combout\,
	datab => \inst6|Add6~24_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add6~29_combout\);

-- Location: LCCOMB_X26_Y7_N2
\inst6|Add6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~30_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(34)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(33),
	datac => \inst6|mac_Q\(34),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~30_combout\);

-- Location: LCCOMB_X26_Y7_N4
\inst6|Add6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~31_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~26_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~30_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~26_combout\,
	combout => \inst6|Add6~31_combout\);

-- Location: LCCOMB_X24_Y9_N14
\inst6|Add6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~32_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(33)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(32),
	datac => \inst6|mac_Q\(33),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~32_combout\);

-- Location: LCCOMB_X25_Y12_N0
\inst6|Add6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~33_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~28_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datac => \inst6|Add6~28_combout\,
	datad => \inst6|Add6~32_combout\,
	combout => \inst6|Add6~33_combout\);

-- Location: LCCOMB_X24_Y9_N28
\inst6|Add6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~34_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(32)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(31),
	datad => \inst6|mac_Q\(32),
	combout => \inst6|Add6~34_combout\);

-- Location: LCCOMB_X26_Y7_N30
\inst6|Add6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~35_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~30_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~34_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~30_combout\,
	combout => \inst6|Add6~35_combout\);

-- Location: LCCOMB_X24_Y9_N10
\inst6|Add6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~36_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(31)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(30),
	datac => \inst6|mac_Q\(31),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~36_combout\);

-- Location: LCCOMB_X25_Y12_N6
\inst6|Add6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~37_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~32_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~32_combout\,
	datac => \inst6|Add6~36_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add6~37_combout\);

-- Location: LCCOMB_X24_Y9_N20
\inst6|Add6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~38_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(30)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(29),
	datac => \inst6|mac_Q\(30),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~38_combout\);

-- Location: LCCOMB_X24_Y9_N18
\inst6|Add6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~39_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~34_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~34_combout\,
	datad => \inst6|Add6~38_combout\,
	combout => \inst6|Add6~39_combout\);

-- Location: LCCOMB_X24_Y9_N16
\inst6|Add6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~40_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(29))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(29),
	datac => \inst6|mac_Q\(28),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~40_combout\);

-- Location: LCCOMB_X25_Y12_N4
\inst6|Add6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~41_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~36_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~36_combout\,
	datac => \inst6|Add6~40_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add6~41_combout\);

-- Location: LCCOMB_X24_Y9_N30
\inst6|Add6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~42_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(28)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(27),
	datac => \inst6|mac_Q\(28),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~42_combout\);

-- Location: LCCOMB_X24_Y9_N24
\inst6|Add6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~43_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~38_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~42_combout\,
	datad => \inst6|Add6~38_combout\,
	combout => \inst6|Add6~43_combout\);

-- Location: LCCOMB_X24_Y9_N22
\inst6|Add6~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~44_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(27))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(27),
	datac => \inst6|mac_Q\(26),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~44_combout\);

-- Location: LCCOMB_X25_Y12_N2
\inst6|Add6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~45_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~40_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~40_combout\,
	datac => \inst6|Add6~44_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add6~45_combout\);

-- Location: LCCOMB_X24_Y9_N8
\inst6|Add6~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~46_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(26))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(26),
	datac => \inst6|mac_Q\(25),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add6~46_combout\);

-- Location: LCCOMB_X24_Y9_N6
\inst6|Add6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~47_combout\ = (\inst12|rx_att\(1) & (\inst6|Add6~42_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add6~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~42_combout\,
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~46_combout\,
	combout => \inst6|Add6~47_combout\);

-- Location: LCCOMB_X24_Y9_N12
\inst6|Add6~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~48_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_Q\(24)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(23),
	datab => \inst12|rx_att\(1),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(24),
	combout => \inst6|Add6~48_combout\);

-- Location: LCCOMB_X24_Y9_N2
\inst6|Add6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~49_combout\ = (\inst6|Add6~48_combout\) # ((\inst12|rx_att\(1) & \inst6|Add6~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~46_combout\,
	datad => \inst6|Add6~48_combout\,
	combout => \inst6|Add6~49_combout\);

-- Location: LCCOMB_X24_Y9_N0
\inst6|Add6~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~50_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_Q\(25)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(24),
	datac => \inst6|mac_Q\(25),
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add6~50_combout\);

-- Location: LCCOMB_X24_Y9_N26
\inst6|Add6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~51_combout\ = (\inst6|Add6~50_combout\) # ((\inst12|rx_att\(1) & \inst6|Add6~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add6~44_combout\,
	datad => \inst6|Add6~50_combout\,
	combout => \inst6|Add6~51_combout\);

-- Location: LCCOMB_X25_Y12_N8
\inst6|Data_out_Q[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[0]~25_combout\ = (\inst6|Add6~49_combout\ & (\inst6|Add6~51_combout\ $ (VCC))) # (!\inst6|Add6~49_combout\ & (\inst6|Add6~51_combout\ & VCC))
-- \inst6|Data_out_Q[0]~26\ = CARRY((\inst6|Add6~49_combout\ & \inst6|Add6~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~49_combout\,
	datab => \inst6|Add6~51_combout\,
	datad => VCC,
	combout => \inst6|Data_out_Q[0]~25_combout\,
	cout => \inst6|Data_out_Q[0]~26\);

-- Location: LCCOMB_X25_Y12_N10
\inst6|Data_out_Q[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[1]~27_combout\ = (\inst6|Add6~47_combout\ & (!\inst6|Data_out_Q[0]~26\)) # (!\inst6|Add6~47_combout\ & ((\inst6|Data_out_Q[0]~26\) # (GND)))
-- \inst6|Data_out_Q[1]~28\ = CARRY((!\inst6|Data_out_Q[0]~26\) # (!\inst6|Add6~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~47_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[0]~26\,
	combout => \inst6|Data_out_Q[1]~27_combout\,
	cout => \inst6|Data_out_Q[1]~28\);

-- Location: LCCOMB_X25_Y12_N12
\inst6|Data_out_Q[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[2]~29_combout\ = (\inst6|Add6~45_combout\ & (\inst6|Data_out_Q[1]~28\ $ (GND))) # (!\inst6|Add6~45_combout\ & (!\inst6|Data_out_Q[1]~28\ & VCC))
-- \inst6|Data_out_Q[2]~30\ = CARRY((\inst6|Add6~45_combout\ & !\inst6|Data_out_Q[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~45_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[1]~28\,
	combout => \inst6|Data_out_Q[2]~29_combout\,
	cout => \inst6|Data_out_Q[2]~30\);

-- Location: LCCOMB_X25_Y12_N14
\inst6|Data_out_Q[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[3]~31_combout\ = (\inst6|Add6~43_combout\ & (!\inst6|Data_out_Q[2]~30\)) # (!\inst6|Add6~43_combout\ & ((\inst6|Data_out_Q[2]~30\) # (GND)))
-- \inst6|Data_out_Q[3]~32\ = CARRY((!\inst6|Data_out_Q[2]~30\) # (!\inst6|Add6~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~43_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[2]~30\,
	combout => \inst6|Data_out_Q[3]~31_combout\,
	cout => \inst6|Data_out_Q[3]~32\);

-- Location: LCCOMB_X25_Y12_N16
\inst6|Data_out_Q[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[4]~33_combout\ = (\inst6|Add6~41_combout\ & (\inst6|Data_out_Q[3]~32\ $ (GND))) # (!\inst6|Add6~41_combout\ & (!\inst6|Data_out_Q[3]~32\ & VCC))
-- \inst6|Data_out_Q[4]~34\ = CARRY((\inst6|Add6~41_combout\ & !\inst6|Data_out_Q[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~41_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[3]~32\,
	combout => \inst6|Data_out_Q[4]~33_combout\,
	cout => \inst6|Data_out_Q[4]~34\);

-- Location: LCCOMB_X25_Y12_N18
\inst6|Data_out_Q[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[5]~35_combout\ = (\inst6|Add6~39_combout\ & (!\inst6|Data_out_Q[4]~34\)) # (!\inst6|Add6~39_combout\ & ((\inst6|Data_out_Q[4]~34\) # (GND)))
-- \inst6|Data_out_Q[5]~36\ = CARRY((!\inst6|Data_out_Q[4]~34\) # (!\inst6|Add6~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~39_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[4]~34\,
	combout => \inst6|Data_out_Q[5]~35_combout\,
	cout => \inst6|Data_out_Q[5]~36\);

-- Location: LCCOMB_X25_Y12_N20
\inst6|Data_out_Q[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[6]~37_combout\ = (\inst6|Add6~37_combout\ & (\inst6|Data_out_Q[5]~36\ $ (GND))) # (!\inst6|Add6~37_combout\ & (!\inst6|Data_out_Q[5]~36\ & VCC))
-- \inst6|Data_out_Q[6]~38\ = CARRY((\inst6|Add6~37_combout\ & !\inst6|Data_out_Q[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~37_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[5]~36\,
	combout => \inst6|Data_out_Q[6]~37_combout\,
	cout => \inst6|Data_out_Q[6]~38\);

-- Location: LCCOMB_X25_Y12_N22
\inst6|Data_out_Q[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[7]~39_combout\ = (\inst6|Add6~35_combout\ & (!\inst6|Data_out_Q[6]~38\)) # (!\inst6|Add6~35_combout\ & ((\inst6|Data_out_Q[6]~38\) # (GND)))
-- \inst6|Data_out_Q[7]~40\ = CARRY((!\inst6|Data_out_Q[6]~38\) # (!\inst6|Add6~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~35_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[6]~38\,
	combout => \inst6|Data_out_Q[7]~39_combout\,
	cout => \inst6|Data_out_Q[7]~40\);

-- Location: LCCOMB_X25_Y12_N24
\inst6|Data_out_Q[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[8]~41_combout\ = (\inst6|Add6~33_combout\ & (\inst6|Data_out_Q[7]~40\ $ (GND))) # (!\inst6|Add6~33_combout\ & (!\inst6|Data_out_Q[7]~40\ & VCC))
-- \inst6|Data_out_Q[8]~42\ = CARRY((\inst6|Add6~33_combout\ & !\inst6|Data_out_Q[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~33_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[7]~40\,
	combout => \inst6|Data_out_Q[8]~41_combout\,
	cout => \inst6|Data_out_Q[8]~42\);

-- Location: LCCOMB_X25_Y12_N26
\inst6|Data_out_Q[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[9]~43_combout\ = (\inst6|Add6~31_combout\ & (!\inst6|Data_out_Q[8]~42\)) # (!\inst6|Add6~31_combout\ & ((\inst6|Data_out_Q[8]~42\) # (GND)))
-- \inst6|Data_out_Q[9]~44\ = CARRY((!\inst6|Data_out_Q[8]~42\) # (!\inst6|Add6~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~31_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[8]~42\,
	combout => \inst6|Data_out_Q[9]~43_combout\,
	cout => \inst6|Data_out_Q[9]~44\);

-- Location: LCCOMB_X25_Y12_N28
\inst6|Data_out_Q[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[10]~45_combout\ = (\inst6|Add6~29_combout\ & (\inst6|Data_out_Q[9]~44\ $ (GND))) # (!\inst6|Add6~29_combout\ & (!\inst6|Data_out_Q[9]~44\ & VCC))
-- \inst6|Data_out_Q[10]~46\ = CARRY((\inst6|Add6~29_combout\ & !\inst6|Data_out_Q[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~29_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[9]~44\,
	combout => \inst6|Data_out_Q[10]~45_combout\,
	cout => \inst6|Data_out_Q[10]~46\);

-- Location: LCCOMB_X25_Y12_N30
\inst6|Data_out_Q[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[11]~47_combout\ = (\inst6|Add6~27_combout\ & (!\inst6|Data_out_Q[10]~46\)) # (!\inst6|Add6~27_combout\ & ((\inst6|Data_out_Q[10]~46\) # (GND)))
-- \inst6|Data_out_Q[11]~48\ = CARRY((!\inst6|Data_out_Q[10]~46\) # (!\inst6|Add6~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~27_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[10]~46\,
	combout => \inst6|Data_out_Q[11]~47_combout\,
	cout => \inst6|Data_out_Q[11]~48\);

-- Location: LCCOMB_X25_Y11_N0
\inst6|Data_out_Q[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[12]~49_combout\ = (\inst6|Add6~25_combout\ & (\inst6|Data_out_Q[11]~48\ $ (GND))) # (!\inst6|Add6~25_combout\ & (!\inst6|Data_out_Q[11]~48\ & VCC))
-- \inst6|Data_out_Q[12]~50\ = CARRY((\inst6|Add6~25_combout\ & !\inst6|Data_out_Q[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~25_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[11]~48\,
	combout => \inst6|Data_out_Q[12]~49_combout\,
	cout => \inst6|Data_out_Q[12]~50\);

-- Location: LCCOMB_X25_Y11_N2
\inst6|Data_out_Q[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[13]~51_combout\ = (\inst6|Add6~23_combout\ & (!\inst6|Data_out_Q[12]~50\)) # (!\inst6|Add6~23_combout\ & ((\inst6|Data_out_Q[12]~50\) # (GND)))
-- \inst6|Data_out_Q[13]~52\ = CARRY((!\inst6|Data_out_Q[12]~50\) # (!\inst6|Add6~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~23_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[12]~50\,
	combout => \inst6|Data_out_Q[13]~51_combout\,
	cout => \inst6|Data_out_Q[13]~52\);

-- Location: LCCOMB_X25_Y11_N4
\inst6|Data_out_Q[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[14]~53_combout\ = (\inst6|Add6~21_combout\ & (\inst6|Data_out_Q[13]~52\ $ (GND))) # (!\inst6|Add6~21_combout\ & (!\inst6|Data_out_Q[13]~52\ & VCC))
-- \inst6|Data_out_Q[14]~54\ = CARRY((\inst6|Add6~21_combout\ & !\inst6|Data_out_Q[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~21_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[13]~52\,
	combout => \inst6|Data_out_Q[14]~53_combout\,
	cout => \inst6|Data_out_Q[14]~54\);

-- Location: LCCOMB_X25_Y11_N6
\inst6|Data_out_Q[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[15]~55_combout\ = (\inst6|Add6~19_combout\ & (!\inst6|Data_out_Q[14]~54\)) # (!\inst6|Add6~19_combout\ & ((\inst6|Data_out_Q[14]~54\) # (GND)))
-- \inst6|Data_out_Q[15]~56\ = CARRY((!\inst6|Data_out_Q[14]~54\) # (!\inst6|Add6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~19_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[14]~54\,
	combout => \inst6|Data_out_Q[15]~55_combout\,
	cout => \inst6|Data_out_Q[15]~56\);

-- Location: LCCOMB_X25_Y11_N8
\inst6|Data_out_Q[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[16]~57_combout\ = (\inst6|Add6~17_combout\ & (\inst6|Data_out_Q[15]~56\ $ (GND))) # (!\inst6|Add6~17_combout\ & (!\inst6|Data_out_Q[15]~56\ & VCC))
-- \inst6|Data_out_Q[16]~58\ = CARRY((\inst6|Add6~17_combout\ & !\inst6|Data_out_Q[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~17_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[15]~56\,
	combout => \inst6|Data_out_Q[16]~57_combout\,
	cout => \inst6|Data_out_Q[16]~58\);

-- Location: LCCOMB_X25_Y11_N10
\inst6|Data_out_Q[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[17]~59_combout\ = (\inst6|Add6~15_combout\ & (!\inst6|Data_out_Q[16]~58\)) # (!\inst6|Add6~15_combout\ & ((\inst6|Data_out_Q[16]~58\) # (GND)))
-- \inst6|Data_out_Q[17]~60\ = CARRY((!\inst6|Data_out_Q[16]~58\) # (!\inst6|Add6~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~15_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[16]~58\,
	combout => \inst6|Data_out_Q[17]~59_combout\,
	cout => \inst6|Data_out_Q[17]~60\);

-- Location: LCCOMB_X25_Y11_N12
\inst6|Data_out_Q[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[18]~61_combout\ = (\inst6|Add6~13_combout\ & (\inst6|Data_out_Q[17]~60\ $ (GND))) # (!\inst6|Add6~13_combout\ & (!\inst6|Data_out_Q[17]~60\ & VCC))
-- \inst6|Data_out_Q[18]~62\ = CARRY((\inst6|Add6~13_combout\ & !\inst6|Data_out_Q[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~13_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[17]~60\,
	combout => \inst6|Data_out_Q[18]~61_combout\,
	cout => \inst6|Data_out_Q[18]~62\);

-- Location: LCCOMB_X25_Y11_N14
\inst6|Data_out_Q[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[19]~63_combout\ = (\inst6|Add6~11_combout\ & (!\inst6|Data_out_Q[18]~62\)) # (!\inst6|Add6~11_combout\ & ((\inst6|Data_out_Q[18]~62\) # (GND)))
-- \inst6|Data_out_Q[19]~64\ = CARRY((!\inst6|Data_out_Q[18]~62\) # (!\inst6|Add6~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~11_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[18]~62\,
	combout => \inst6|Data_out_Q[19]~63_combout\,
	cout => \inst6|Data_out_Q[19]~64\);

-- Location: LCCOMB_X25_Y11_N16
\inst6|Data_out_Q[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[20]~65_combout\ = (\inst6|Add6~9_combout\ & (\inst6|Data_out_Q[19]~64\ $ (GND))) # (!\inst6|Add6~9_combout\ & (!\inst6|Data_out_Q[19]~64\ & VCC))
-- \inst6|Data_out_Q[20]~66\ = CARRY((\inst6|Add6~9_combout\ & !\inst6|Data_out_Q[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~9_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[19]~64\,
	combout => \inst6|Data_out_Q[20]~65_combout\,
	cout => \inst6|Data_out_Q[20]~66\);

-- Location: FF_X25_Y11_N17
\inst6|Data_out_Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[20]~65_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(20));

-- Location: LCCOMB_X25_Y14_N4
\inst28|data_reg_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~4_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(20))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(20),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(20),
	combout => \inst28|data_reg_1~4_combout\);

-- Location: FF_X25_Y14_N5
\inst28|data_reg_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~4_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(28));

-- Location: FF_X24_Y11_N15
\inst6|Data_out_I[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[19]~62_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(19));

-- Location: FF_X25_Y11_N15
\inst6|Data_out_Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[19]~63_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(19));

-- Location: LCCOMB_X24_Y11_N30
\inst28|data_reg_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~5_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(19))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datab => \inst6|Data_out_I\(19),
	datac => \inst6|Data_out_Q\(19),
	combout => \inst28|data_reg_1~5_combout\);

-- Location: FF_X24_Y11_N31
\inst28|data_reg_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~5_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(27));

-- Location: FF_X25_Y11_N13
\inst6|Data_out_Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[18]~61_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(18));

-- Location: FF_X24_Y11_N13
\inst6|Data_out_I[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[18]~60_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(18));

-- Location: LCCOMB_X24_Y11_N24
\inst28|data_reg_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~6_combout\ = (\inst28|sample~q\ & ((\inst6|Data_out_I\(18)))) # (!\inst28|sample~q\ & (\inst6|Data_out_Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_Q\(18),
	datad => \inst6|Data_out_I\(18),
	combout => \inst28|data_reg_1~6_combout\);

-- Location: FF_X24_Y11_N25
\inst28|data_reg_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~6_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(26));

-- Location: FF_X24_Y11_N7
\inst6|Data_out_I[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[15]~54_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(15));

-- Location: FF_X25_Y11_N7
\inst6|Data_out_Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[15]~55_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(15));

-- Location: LCCOMB_X24_Y11_N26
\inst28|data_reg_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~9_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(15))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(15),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(15),
	combout => \inst28|data_reg_1~9_combout\);

-- Location: FF_X24_Y11_N27
\inst28|data_reg_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~9_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(23));

-- Location: FF_X24_Y12_N23
\inst6|Data_out_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[7]~38_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(7));

-- Location: FF_X25_Y12_N23
\inst6|Data_out_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[7]~39_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(7));

-- Location: LCCOMB_X26_Y12_N30
\inst28|data_reg_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~17_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(7))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(7),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(7),
	combout => \inst28|data_reg_1~17_combout\);

-- Location: FF_X26_Y12_N31
\inst28|data_reg_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~17_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(15));

-- Location: FF_X24_Y12_N21
\inst6|Data_out_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[6]~36_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(6));

-- Location: FF_X25_Y12_N21
\inst6|Data_out_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[6]~37_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(6));

-- Location: LCCOMB_X26_Y12_N26
\inst28|data_reg_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~18_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(6))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(6),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(6),
	combout => \inst28|data_reg_1~18_combout\);

-- Location: FF_X26_Y12_N27
\inst28|data_reg_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~18_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(14));

-- Location: FF_X24_Y12_N19
\inst6|Data_out_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[5]~34_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(5));

-- Location: FF_X25_Y12_N19
\inst6|Data_out_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[5]~35_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(5));

-- Location: LCCOMB_X26_Y12_N22
\inst28|data_reg_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~19_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(5))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Data_out_I\(5),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(5),
	combout => \inst28|data_reg_1~19_combout\);

-- Location: FF_X26_Y12_N23
\inst28|data_reg_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~19_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(13));

-- Location: FF_X24_Y12_N9
\inst6|Data_out_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[0]~24_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(0));

-- Location: FF_X25_Y12_N9
\inst6|Data_out_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[0]~25_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(0));

-- Location: LCCOMB_X25_Y14_N10
\inst28|data_reg_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~24_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(0))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datab => \inst6|Data_out_I\(0),
	datac => \inst6|Data_out_Q\(0),
	combout => \inst28|data_reg_1~24_combout\);

-- Location: FF_X25_Y14_N11
\inst28|data_reg_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~24_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(8));

-- Location: LCCOMB_X25_Y14_N26
\inst28|data_reg_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~24_combout\ = (\inst28|bitclk:bitcount[0]~q\ & (\inst28|Equal0~0_combout\ & \inst28|data_reg_1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|bitclk:bitcount[0]~q\,
	datab => \inst28|Equal0~0_combout\,
	datad => \inst28|data_reg_1\(8),
	combout => \inst28|data_reg_2~24_combout\);

-- Location: FF_X25_Y14_N27
\inst28|data_reg_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~24_combout\,
	sclr => \inst28|sample~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(8));

-- Location: FF_X24_Y12_N11
\inst6|Data_out_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[1]~26_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(1));

-- Location: FF_X25_Y12_N11
\inst6|Data_out_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[1]~27_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(1));

-- Location: LCCOMB_X26_Y12_N10
\inst28|data_reg_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~23_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(1))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Data_out_I\(1),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(1),
	combout => \inst28|data_reg_1~23_combout\);

-- Location: FF_X26_Y12_N11
\inst28|data_reg_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~23_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(9));

-- Location: LCCOMB_X26_Y12_N16
\inst28|data_reg_2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~23_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(9)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2\(8),
	datac => \inst28|data_reg_2~0_combout\,
	datad => \inst28|data_reg_1\(9),
	combout => \inst28|data_reg_2~23_combout\);

-- Location: FF_X26_Y12_N17
\inst28|data_reg_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(9));

-- Location: FF_X24_Y12_N13
\inst6|Data_out_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[2]~28_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(2));

-- Location: FF_X25_Y12_N13
\inst6|Data_out_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[2]~29_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(2));

-- Location: LCCOMB_X26_Y12_N2
\inst28|data_reg_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~22_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(2))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Data_out_I\(2),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(2),
	combout => \inst28|data_reg_1~22_combout\);

-- Location: FF_X26_Y12_N3
\inst28|data_reg_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~22_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(10));

-- Location: LCCOMB_X26_Y12_N0
\inst28|data_reg_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~22_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(10)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2\(9),
	datac => \inst28|data_reg_2~0_combout\,
	datad => \inst28|data_reg_1\(10),
	combout => \inst28|data_reg_2~22_combout\);

-- Location: FF_X26_Y12_N1
\inst28|data_reg_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(10));

-- Location: FF_X24_Y12_N15
\inst6|Data_out_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[3]~30_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(3));

-- Location: FF_X25_Y12_N15
\inst6|Data_out_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[3]~31_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(3));

-- Location: LCCOMB_X26_Y12_N6
\inst28|data_reg_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~21_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(3))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Data_out_I\(3),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(3),
	combout => \inst28|data_reg_1~21_combout\);

-- Location: FF_X26_Y12_N7
\inst28|data_reg_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~21_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(11));

-- Location: LCCOMB_X26_Y12_N12
\inst28|data_reg_2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~21_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(11)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2\(10),
	datac => \inst28|data_reg_2~0_combout\,
	datad => \inst28|data_reg_1\(11),
	combout => \inst28|data_reg_2~21_combout\);

-- Location: FF_X26_Y12_N13
\inst28|data_reg_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(11));

-- Location: FF_X25_Y12_N17
\inst6|Data_out_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[4]~33_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(4));

-- Location: FF_X24_Y12_N17
\inst6|Data_out_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[4]~32_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(4));

-- Location: LCCOMB_X26_Y12_N14
\inst28|data_reg_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~20_combout\ = (\inst28|sample~q\ & ((\inst6|Data_out_I\(4)))) # (!\inst28|sample~q\ & (\inst6|Data_out_Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|sample~q\,
	datac => \inst6|Data_out_Q\(4),
	datad => \inst6|Data_out_I\(4),
	combout => \inst28|data_reg_1~20_combout\);

-- Location: FF_X26_Y12_N15
\inst28|data_reg_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~20_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(12));

-- Location: LCCOMB_X26_Y12_N4
\inst28|data_reg_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~20_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(12)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2\(11),
	datab => \inst28|data_reg_1\(12),
	datac => \inst28|data_reg_2~0_combout\,
	combout => \inst28|data_reg_2~20_combout\);

-- Location: FF_X26_Y12_N5
\inst28|data_reg_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(12));

-- Location: LCCOMB_X26_Y12_N8
\inst28|data_reg_2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~19_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(13))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_1\(13),
	datab => \inst28|data_reg_2\(12),
	datac => \inst28|data_reg_2~0_combout\,
	combout => \inst28|data_reg_2~19_combout\);

-- Location: FF_X26_Y12_N9
\inst28|data_reg_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(13));

-- Location: LCCOMB_X26_Y12_N28
\inst28|data_reg_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~18_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(14))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_1\(14),
	datab => \inst28|data_reg_2\(13),
	datac => \inst28|data_reg_2~0_combout\,
	combout => \inst28|data_reg_2~18_combout\);

-- Location: FF_X26_Y12_N29
\inst28|data_reg_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(14));

-- Location: LCCOMB_X26_Y12_N20
\inst28|data_reg_2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~17_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(15))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_1\(15),
	datab => \inst28|data_reg_2\(14),
	datac => \inst28|data_reg_2~0_combout\,
	combout => \inst28|data_reg_2~17_combout\);

-- Location: FF_X26_Y12_N21
\inst28|data_reg_2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(15));

-- Location: FF_X24_Y12_N25
\inst6|Data_out_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[8]~40_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(8));

-- Location: FF_X25_Y12_N25
\inst6|Data_out_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[8]~41_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(8));

-- Location: LCCOMB_X26_Y12_N18
\inst28|data_reg_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~16_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(8))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(8),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(8),
	combout => \inst28|data_reg_1~16_combout\);

-- Location: FF_X26_Y12_N19
\inst28|data_reg_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~16_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(16));

-- Location: LCCOMB_X26_Y12_N24
\inst28|data_reg_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~16_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(16)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2\(15),
	datac => \inst28|data_reg_2~0_combout\,
	datad => \inst28|data_reg_1\(16),
	combout => \inst28|data_reg_2~16_combout\);

-- Location: FF_X26_Y12_N25
\inst28|data_reg_2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(16));

-- Location: FF_X25_Y12_N27
\inst6|Data_out_Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[9]~43_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(9));

-- Location: FF_X24_Y12_N27
\inst6|Data_out_I[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[9]~42_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(9));

-- Location: LCCOMB_X25_Y13_N10
\inst28|data_reg_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~15_combout\ = (\inst28|sample~q\ & ((\inst6|Data_out_I\(9)))) # (!\inst28|sample~q\ & (\inst6|Data_out_Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_Q\(9),
	datad => \inst6|Data_out_I\(9),
	combout => \inst28|data_reg_1~15_combout\);

-- Location: FF_X25_Y13_N11
\inst28|data_reg_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~15_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(17));

-- Location: LCCOMB_X25_Y13_N8
\inst28|data_reg_2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~15_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(17)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(16),
	datad => \inst28|data_reg_1\(17),
	combout => \inst28|data_reg_2~15_combout\);

-- Location: FF_X25_Y13_N9
\inst28|data_reg_2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(17));

-- Location: FF_X24_Y12_N29
\inst6|Data_out_I[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[10]~44_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(10));

-- Location: FF_X25_Y12_N29
\inst6|Data_out_Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[10]~45_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(10));

-- Location: LCCOMB_X25_Y13_N2
\inst28|data_reg_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~14_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(10))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(10),
	datad => \inst6|Data_out_Q\(10),
	combout => \inst28|data_reg_1~14_combout\);

-- Location: FF_X25_Y13_N3
\inst28|data_reg_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~14_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(18));

-- Location: LCCOMB_X25_Y13_N4
\inst28|data_reg_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~14_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(18)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(17),
	datad => \inst28|data_reg_1\(18),
	combout => \inst28|data_reg_2~14_combout\);

-- Location: FF_X25_Y13_N5
\inst28|data_reg_2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(18));

-- Location: FF_X24_Y12_N31
\inst6|Data_out_I[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[11]~46_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(11));

-- Location: FF_X25_Y12_N31
\inst6|Data_out_Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[11]~47_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(11));

-- Location: LCCOMB_X25_Y13_N6
\inst28|data_reg_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~13_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(11))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(11),
	datad => \inst6|Data_out_Q\(11),
	combout => \inst28|data_reg_1~13_combout\);

-- Location: FF_X25_Y13_N7
\inst28|data_reg_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~13_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(19));

-- Location: LCCOMB_X25_Y13_N24
\inst28|data_reg_2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~13_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(19)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(18),
	datad => \inst28|data_reg_1\(19),
	combout => \inst28|data_reg_2~13_combout\);

-- Location: FF_X25_Y13_N25
\inst28|data_reg_2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(19));

-- Location: FF_X24_Y11_N1
\inst6|Data_out_I[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[12]~48_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(12));

-- Location: FF_X25_Y11_N1
\inst6|Data_out_Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[12]~49_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(12));

-- Location: LCCOMB_X25_Y13_N14
\inst28|data_reg_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~12_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(12))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(12),
	datad => \inst6|Data_out_Q\(12),
	combout => \inst28|data_reg_1~12_combout\);

-- Location: FF_X25_Y13_N15
\inst28|data_reg_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~12_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(20));

-- Location: LCCOMB_X25_Y13_N16
\inst28|data_reg_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~12_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(20)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datab => \inst28|data_reg_2\(19),
	datac => \inst28|data_reg_1\(20),
	combout => \inst28|data_reg_2~12_combout\);

-- Location: FF_X25_Y13_N17
\inst28|data_reg_2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(20));

-- Location: FF_X24_Y11_N3
\inst6|Data_out_I[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[13]~50_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(13));

-- Location: FF_X25_Y11_N3
\inst6|Data_out_Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[13]~51_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(13));

-- Location: LCCOMB_X25_Y13_N26
\inst28|data_reg_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~11_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(13))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(13),
	datad => \inst6|Data_out_Q\(13),
	combout => \inst28|data_reg_1~11_combout\);

-- Location: FF_X25_Y13_N27
\inst28|data_reg_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~11_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(21));

-- Location: LCCOMB_X25_Y13_N20
\inst28|data_reg_2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~11_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(21)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datab => \inst28|data_reg_2\(20),
	datac => \inst28|data_reg_1\(21),
	combout => \inst28|data_reg_2~11_combout\);

-- Location: FF_X25_Y13_N21
\inst28|data_reg_2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(21));

-- Location: FF_X25_Y11_N5
\inst6|Data_out_Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[14]~53_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(14));

-- Location: FF_X24_Y11_N5
\inst6|Data_out_I[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[14]~52_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(14));

-- Location: LCCOMB_X25_Y13_N18
\inst28|data_reg_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~10_combout\ = (\inst28|sample~q\ & ((\inst6|Data_out_I\(14)))) # (!\inst28|sample~q\ & (\inst6|Data_out_Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datab => \inst6|Data_out_Q\(14),
	datad => \inst6|Data_out_I\(14),
	combout => \inst28|data_reg_1~10_combout\);

-- Location: FF_X25_Y13_N19
\inst28|data_reg_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~10_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(22));

-- Location: LCCOMB_X25_Y13_N12
\inst28|data_reg_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~10_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(22)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datab => \inst28|data_reg_2\(21),
	datad => \inst28|data_reg_1\(22),
	combout => \inst28|data_reg_2~10_combout\);

-- Location: FF_X25_Y13_N13
\inst28|data_reg_2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(22));

-- Location: LCCOMB_X25_Y13_N30
\inst28|data_reg_2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~9_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(23))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_1\(23),
	datad => \inst28|data_reg_2\(22),
	combout => \inst28|data_reg_2~9_combout\);

-- Location: FF_X25_Y13_N31
\inst28|data_reg_2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(23));

-- Location: FF_X25_Y11_N9
\inst6|Data_out_Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[16]~57_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(16));

-- Location: FF_X24_Y11_N9
\inst6|Data_out_I[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[16]~56_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(16));

-- Location: LCCOMB_X25_Y13_N28
\inst28|data_reg_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~8_combout\ = (\inst28|sample~q\ & ((\inst6|Data_out_I\(16)))) # (!\inst28|sample~q\ & (\inst6|Data_out_Q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_Q\(16),
	datad => \inst6|Data_out_I\(16),
	combout => \inst28|data_reg_1~8_combout\);

-- Location: FF_X25_Y13_N29
\inst28|data_reg_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~8_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(24));

-- Location: LCCOMB_X25_Y13_N22
\inst28|data_reg_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~8_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(24)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(23),
	datad => \inst28|data_reg_1\(24),
	combout => \inst28|data_reg_2~8_combout\);

-- Location: FF_X25_Y13_N23
\inst28|data_reg_2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(24));

-- Location: FF_X24_Y11_N11
\inst6|Data_out_I[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[17]~58_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(17));

-- Location: FF_X25_Y11_N11
\inst6|Data_out_Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[17]~59_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(17));

-- Location: LCCOMB_X24_Y13_N14
\inst28|data_reg_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~7_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(17))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(17),
	datad => \inst6|Data_out_Q\(17),
	combout => \inst28|data_reg_1~7_combout\);

-- Location: FF_X24_Y13_N15
\inst28|data_reg_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~7_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(25));

-- Location: LCCOMB_X25_Y13_N0
\inst28|data_reg_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~7_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(25)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(24),
	datad => \inst28|data_reg_1\(25),
	combout => \inst28|data_reg_2~7_combout\);

-- Location: FF_X25_Y13_N1
\inst28|data_reg_2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(25));

-- Location: LCCOMB_X25_Y14_N20
\inst28|data_reg_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~6_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(26))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_1\(26),
	datad => \inst28|data_reg_2\(25),
	combout => \inst28|data_reg_2~6_combout\);

-- Location: FF_X25_Y14_N21
\inst28|data_reg_2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(26));

-- Location: LCCOMB_X25_Y14_N18
\inst28|data_reg_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~5_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(27))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_1\(27),
	datad => \inst28|data_reg_2\(26),
	combout => \inst28|data_reg_2~5_combout\);

-- Location: FF_X25_Y14_N19
\inst28|data_reg_2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(27));

-- Location: LCCOMB_X25_Y14_N22
\inst28|data_reg_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~4_combout\ = (\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_1\(28))) # (!\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_2\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_1\(28),
	datad => \inst28|data_reg_2\(27),
	combout => \inst28|data_reg_2~4_combout\);

-- Location: FF_X25_Y14_N23
\inst28|data_reg_2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(28));

-- Location: LCCOMB_X22_Y8_N14
\inst6|mac_I[48]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[48]~147_combout\ = ((\inst6|prod_I\(47) $ (\inst6|mac_I\(48) $ (!\inst6|mac_I[47]~146\)))) # (GND)
-- \inst6|mac_I[48]~148\ = CARRY((\inst6|prod_I\(47) & ((\inst6|mac_I\(48)) # (!\inst6|mac_I[47]~146\))) # (!\inst6|prod_I\(47) & (\inst6|mac_I\(48) & !\inst6|mac_I[47]~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(47),
	datab => \inst6|mac_I\(48),
	datad => VCC,
	cin => \inst6|mac_I[47]~146\,
	combout => \inst6|mac_I[48]~147_combout\,
	cout => \inst6|mac_I[48]~148\);

-- Location: FF_X22_Y8_N15
\inst6|mac_I[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[48]~147_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(48));

-- Location: LCCOMB_X22_Y8_N30
\inst6|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~1_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(48)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(47),
	datab => \inst6|mac_I\(48),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add5~1_combout\);

-- Location: LCCOMB_X23_Y8_N14
\inst6|Add5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~7_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add5~1_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~6_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~1_combout\,
	combout => \inst6|Add5~7_combout\);

-- Location: LCCOMB_X24_Y11_N18
\inst6|Data_out_I[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[21]~66_combout\ = (\inst6|Add5~7_combout\ & (!\inst6|Data_out_I[20]~65\)) # (!\inst6|Add5~7_combout\ & ((\inst6|Data_out_I[20]~65\) # (GND)))
-- \inst6|Data_out_I[21]~67\ = CARRY((!\inst6|Data_out_I[20]~65\) # (!\inst6|Add5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~7_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[20]~65\,
	combout => \inst6|Data_out_I[21]~66_combout\,
	cout => \inst6|Data_out_I[21]~67\);

-- Location: FF_X24_Y11_N19
\inst6|Data_out_I[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[21]~66_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(21));

-- Location: LCCOMB_X23_Y4_N14
\inst6|mac_Q[48]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[48]~147_combout\ = ((\inst6|prod_Q\(47) $ (\inst6|mac_Q\(48) $ (!\inst6|mac_Q[47]~146\)))) # (GND)
-- \inst6|mac_Q[48]~148\ = CARRY((\inst6|prod_Q\(47) & ((\inst6|mac_Q\(48)) # (!\inst6|mac_Q[47]~146\))) # (!\inst6|prod_Q\(47) & (\inst6|mac_Q\(48) & !\inst6|mac_Q[47]~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(47),
	datab => \inst6|mac_Q\(48),
	datad => VCC,
	cin => \inst6|mac_Q[47]~146\,
	combout => \inst6|mac_Q[48]~147_combout\,
	cout => \inst6|mac_Q[48]~148\);

-- Location: FF_X23_Y4_N15
\inst6|mac_Q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[48]~147_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(48));

-- Location: LCCOMB_X23_Y4_N22
\inst6|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~1_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(48))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(48),
	datad => \inst6|mac_Q\(47),
	combout => \inst6|Add6~1_combout\);

-- Location: LCCOMB_X23_Y8_N8
\inst6|Add6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~7_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add6~1_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~6_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~1_combout\,
	combout => \inst6|Add6~7_combout\);

-- Location: LCCOMB_X25_Y11_N18
\inst6|Data_out_Q[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[21]~67_combout\ = (\inst6|Add6~7_combout\ & (!\inst6|Data_out_Q[20]~66\)) # (!\inst6|Add6~7_combout\ & ((\inst6|Data_out_Q[20]~66\) # (GND)))
-- \inst6|Data_out_Q[21]~68\ = CARRY((!\inst6|Data_out_Q[20]~66\) # (!\inst6|Add6~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~7_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[20]~66\,
	combout => \inst6|Data_out_Q[21]~67_combout\,
	cout => \inst6|Data_out_Q[21]~68\);

-- Location: FF_X25_Y11_N19
\inst6|Data_out_Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[21]~67_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(21));

-- Location: LCCOMB_X25_Y14_N12
\inst28|data_reg_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~3_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(21))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(21),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(21),
	combout => \inst28|data_reg_1~3_combout\);

-- Location: FF_X25_Y14_N13
\inst28|data_reg_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~3_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(29));

-- Location: LCCOMB_X25_Y14_N30
\inst28|data_reg_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~3_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(29)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(28),
	datad => \inst28|data_reg_1\(29),
	combout => \inst28|data_reg_2~3_combout\);

-- Location: FF_X25_Y14_N31
\inst28|data_reg_2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(29));

-- Location: LCCOMB_X22_Y8_N16
\inst6|mac_I[49]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[49]~149_combout\ = (\inst6|prod_I\(47) & ((\inst6|mac_I\(49) & (\inst6|mac_I[48]~148\ & VCC)) # (!\inst6|mac_I\(49) & (!\inst6|mac_I[48]~148\)))) # (!\inst6|prod_I\(47) & ((\inst6|mac_I\(49) & (!\inst6|mac_I[48]~148\)) # (!\inst6|mac_I\(49) & 
-- ((\inst6|mac_I[48]~148\) # (GND)))))
-- \inst6|mac_I[49]~150\ = CARRY((\inst6|prod_I\(47) & (!\inst6|mac_I\(49) & !\inst6|mac_I[48]~148\)) # (!\inst6|prod_I\(47) & ((!\inst6|mac_I[48]~148\) # (!\inst6|mac_I\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_I\(47),
	datab => \inst6|mac_I\(49),
	datad => VCC,
	cin => \inst6|mac_I[48]~148\,
	combout => \inst6|mac_I[49]~149_combout\,
	cout => \inst6|mac_I[49]~150\);

-- Location: FF_X22_Y8_N17
\inst6|mac_I[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[49]~149_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(49));

-- Location: LCCOMB_X22_Y8_N22
\inst6|Add5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~3_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_I\(49)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(48),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_I\(49),
	combout => \inst6|Add5~3_combout\);

-- Location: LCCOMB_X23_Y8_N24
\inst6|Add5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~5_combout\ = (\inst6|Add5~3_combout\) # ((\inst6|Add5~4_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~4_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add5~3_combout\,
	combout => \inst6|Add5~5_combout\);

-- Location: LCCOMB_X24_Y11_N20
\inst6|Data_out_I[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[22]~68_combout\ = (\inst6|Add5~5_combout\ & (\inst6|Data_out_I[21]~67\ $ (GND))) # (!\inst6|Add5~5_combout\ & (!\inst6|Data_out_I[21]~67\ & VCC))
-- \inst6|Data_out_I[22]~69\ = CARRY((\inst6|Add5~5_combout\ & !\inst6|Data_out_I[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~5_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[21]~67\,
	combout => \inst6|Data_out_I[22]~68_combout\,
	cout => \inst6|Data_out_I[22]~69\);

-- Location: FF_X24_Y11_N21
\inst6|Data_out_I[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[22]~68_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(22));

-- Location: LCCOMB_X23_Y4_N16
\inst6|mac_Q[49]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[49]~149_combout\ = (\inst6|prod_Q\(47) & ((\inst6|mac_Q\(49) & (\inst6|mac_Q[48]~148\ & VCC)) # (!\inst6|mac_Q\(49) & (!\inst6|mac_Q[48]~148\)))) # (!\inst6|prod_Q\(47) & ((\inst6|mac_Q\(49) & (!\inst6|mac_Q[48]~148\)) # (!\inst6|mac_Q\(49) & 
-- ((\inst6|mac_Q[48]~148\) # (GND)))))
-- \inst6|mac_Q[49]~150\ = CARRY((\inst6|prod_Q\(47) & (!\inst6|mac_Q\(49) & !\inst6|mac_Q[48]~148\)) # (!\inst6|prod_Q\(47) & ((!\inst6|mac_Q[48]~148\) # (!\inst6|mac_Q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(47),
	datab => \inst6|mac_Q\(49),
	datad => VCC,
	cin => \inst6|mac_Q[48]~148\,
	combout => \inst6|mac_Q[49]~149_combout\,
	cout => \inst6|mac_Q[49]~150\);

-- Location: FF_X23_Y4_N17
\inst6|mac_Q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[49]~149_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(49));

-- Location: LCCOMB_X23_Y4_N20
\inst6|Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~3_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_Q\(49)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst12|rx_att\(1),
	datac => \inst6|mac_Q\(48),
	datad => \inst6|mac_Q\(49),
	combout => \inst6|Add6~3_combout\);

-- Location: LCCOMB_X25_Y11_N24
\inst6|Add6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~5_combout\ = (\inst6|Add6~3_combout\) # ((!\inst12|rx_att\(1) & \inst6|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datac => \inst6|Add6~3_combout\,
	datad => \inst6|Add6~4_combout\,
	combout => \inst6|Add6~5_combout\);

-- Location: LCCOMB_X25_Y11_N20
\inst6|Data_out_Q[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[22]~69_combout\ = (\inst6|Add6~5_combout\ & (\inst6|Data_out_Q[21]~68\ $ (GND))) # (!\inst6|Add6~5_combout\ & (!\inst6|Data_out_Q[21]~68\ & VCC))
-- \inst6|Data_out_Q[22]~70\ = CARRY((\inst6|Add6~5_combout\ & !\inst6|Data_out_Q[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~5_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[21]~68\,
	combout => \inst6|Data_out_Q[22]~69_combout\,
	cout => \inst6|Data_out_Q[22]~70\);

-- Location: FF_X25_Y11_N21
\inst6|Data_out_Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[22]~69_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(22));

-- Location: LCCOMB_X25_Y14_N16
\inst28|data_reg_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~2_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(22))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Data_out_I\(22),
	datac => \inst28|sample~q\,
	datad => \inst6|Data_out_Q\(22),
	combout => \inst28|data_reg_1~2_combout\);

-- Location: FF_X25_Y14_N17
\inst28|data_reg_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~2_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(30));

-- Location: LCCOMB_X25_Y14_N6
\inst28|data_reg_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~2_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(30)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst28|data_reg_2~0_combout\,
	datac => \inst28|data_reg_2\(29),
	datad => \inst28|data_reg_1\(30),
	combout => \inst28|data_reg_2~2_combout\);

-- Location: FF_X25_Y14_N7
\inst28|data_reg_2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(30));

-- Location: LCCOMB_X22_Y8_N18
\inst6|mac_I[50]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[50]~151_combout\ = \inst6|mac_I\(50) $ (\inst6|mac_I[49]~150\ $ (!\inst6|prod_I\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(50),
	datad => \inst6|prod_I\(47),
	cin => \inst6|mac_I[49]~150\,
	combout => \inst6|mac_I[50]~151_combout\);

-- Location: FF_X22_Y8_N19
\inst6|mac_I[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[50]~151_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(50));

-- Location: LCCOMB_X22_Y8_N28
\inst6|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~0_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_I\(50)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(49),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_I\(50),
	combout => \inst6|Add5~0_combout\);

-- Location: LCCOMB_X22_Y8_N20
\inst6|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~2_combout\ = (\inst6|Add5~0_combout\) # ((\inst6|Add5~1_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~1_combout\,
	datab => \inst6|Add5~0_combout\,
	datac => \inst12|rx_att\(1),
	combout => \inst6|Add5~2_combout\);

-- Location: LCCOMB_X24_Y11_N22
\inst6|Data_out_I[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[23]~70_combout\ = \inst6|Data_out_I[22]~69\ $ (\inst6|Add5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add5~2_combout\,
	cin => \inst6|Data_out_I[22]~69\,
	combout => \inst6|Data_out_I[23]~70_combout\);

-- Location: FF_X24_Y11_N23
\inst6|Data_out_I[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[23]~70_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(23));

-- Location: LCCOMB_X23_Y4_N18
\inst6|mac_Q[50]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[50]~151_combout\ = \inst6|prod_Q\(47) $ (\inst6|mac_Q\(50) $ (!\inst6|mac_Q[49]~150\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod_Q\(47),
	datab => \inst6|mac_Q\(50),
	cin => \inst6|mac_Q[49]~150\,
	combout => \inst6|mac_Q[50]~151_combout\);

-- Location: FF_X23_Y4_N19
\inst6|mac_Q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[50]~151_combout\,
	sclr => \inst6|Equal6~2_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(50));

-- Location: LCCOMB_X23_Y4_N24
\inst6|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~0_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_Q\(50))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(50),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_Q\(49),
	combout => \inst6|Add6~0_combout\);

-- Location: LCCOMB_X23_Y8_N30
\inst6|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~2_combout\ = (\inst6|Add6~0_combout\) # ((\inst6|Add6~1_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add6~1_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add6~0_combout\,
	combout => \inst6|Add6~2_combout\);

-- Location: LCCOMB_X25_Y11_N22
\inst6|Data_out_Q[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[23]~71_combout\ = \inst6|Add6~2_combout\ $ (\inst6|Data_out_Q[22]~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~2_combout\,
	cin => \inst6|Data_out_Q[22]~70\,
	combout => \inst6|Data_out_Q[23]~71_combout\);

-- Location: FF_X25_Y11_N23
\inst6|Data_out_Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[23]~71_combout\,
	ena => \inst6|Data_out_Q[23]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(23));

-- Location: LCCOMB_X24_Y11_N28
\inst28|data_reg_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_1~1_combout\ = (\inst28|sample~q\ & (\inst6|Data_out_I\(23))) # (!\inst28|sample~q\ & ((\inst6|Data_out_Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|sample~q\,
	datac => \inst6|Data_out_I\(23),
	datad => \inst6|Data_out_Q\(23),
	combout => \inst28|data_reg_1~1_combout\);

-- Location: FF_X24_Y11_N29
\inst28|data_reg_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_1~1_combout\,
	ena => \inst28|data_reg_1[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_1\(31));

-- Location: LCCOMB_X25_Y14_N28
\inst28|data_reg_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|data_reg_2~1_combout\ = (\inst28|data_reg_2~0_combout\ & ((\inst28|data_reg_1\(31)))) # (!\inst28|data_reg_2~0_combout\ & (\inst28|data_reg_2\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|data_reg_2\(30),
	datab => \inst28|data_reg_1\(31),
	datad => \inst28|data_reg_2~0_combout\,
	combout => \inst28|data_reg_2~1_combout\);

-- Location: FF_X25_Y14_N29
\inst28|data_reg_2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|ALT_INV_clockdiv[1]~clkctrl_outclk\,
	d => \inst28|data_reg_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|data_reg_2\(31));

-- Location: LCCOMB_X33_Y12_N4
\inst3|B_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|B_clk~feeder_combout\ = \inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|p0:sel~q\,
	combout => \inst3|B_clk~feeder_combout\);

-- Location: FF_X33_Y12_N5
\inst3|B_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|B_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|B_clk~q\);

-- Location: CLKCTRL_G5
\inst3|B_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|B_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|B_clk~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y11_N20
\inst11|inst2|Data_word[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[24]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[0]~q\,
	combout => \inst11|inst2|Data_word[24]~feeder_combout\);

-- Location: FF_X26_Y11_N21
\inst11|inst2|Data_word[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[24]~feeder_combout\,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(24));

-- Location: LCCOMB_X28_Y11_N6
\inst11|inst3|data[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[24]~26_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(28))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(28),
	datad => \inst11|inst2|Data_word\(24),
	combout => \inst11|inst3|data[24]~26_combout\);

-- Location: LCCOMB_X23_Y14_N16
\inst12|freq[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[24]~2_combout\ = (\inst1|POR\(0) & (\inst1|POR\(1) & (\inst11|inst3|addr\(6) & \inst11|inst3|addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|POR\(1),
	datac => \inst11|inst3|addr\(6),
	datad => \inst11|inst3|addr\(7),
	combout => \inst12|freq[24]~2_combout\);

-- Location: FF_X28_Y11_N7
\inst12|freq[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[24]~26_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(24));

-- Location: LCCOMB_X28_Y11_N0
\inst11|inst2|Data_word[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[23]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[7]~q\,
	combout => \inst11|inst2|Data_word[23]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N2
\inst11|inst2|Data_word[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[23]~5_combout\ = (!\inst11|inst2|P0:bytes[2]~q\ & (\inst11|inst2|Data_word[15]~0_combout\ & (!\inst11|inst2|P0:bytes[0]~q\ & \inst11|inst2|P0:bytes[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[2]~q\,
	datab => \inst11|inst2|Data_word[15]~0_combout\,
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|Data_word[23]~5_combout\);

-- Location: FF_X28_Y11_N1
\inst11|inst2|Data_word[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[23]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(23));

-- Location: LCCOMB_X28_Y12_N26
\inst11|inst3|data[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[23]~14_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(26))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datab => \inst11|inst|indata\(26),
	datac => \inst11|inst2|Data_word\(23),
	combout => \inst11|inst3|data[23]~14_combout\);

-- Location: FF_X28_Y12_N27
\inst12|freq[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[23]~14_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(23));

-- Location: FF_X28_Y11_N19
\inst11|inst2|Data_word[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[6]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(22));

-- Location: LCCOMB_X28_Y11_N4
\inst11|inst3|data[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[22]~15_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(25))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(25),
	datad => \inst11|inst2|Data_word\(22),
	combout => \inst11|inst3|data[22]~15_combout\);

-- Location: FF_X28_Y11_N5
\inst12|freq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[22]~15_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(22));

-- Location: LCCOMB_X28_Y11_N28
\inst11|inst2|Data_word[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[21]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[5]~q\,
	combout => \inst11|inst2|Data_word[21]~feeder_combout\);

-- Location: FF_X28_Y11_N29
\inst11|inst2|Data_word[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[21]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(21));

-- Location: LCCOMB_X28_Y11_N10
\inst11|inst3|data[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[21]~16_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(24))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(24),
	datad => \inst11|inst2|Data_word\(21),
	combout => \inst11|inst3|data[21]~16_combout\);

-- Location: FF_X28_Y11_N11
\inst12|freq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[21]~16_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(21));

-- Location: LCCOMB_X28_Y11_N30
\inst11|inst2|Data_word[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[20]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|Data_word[20]~feeder_combout\);

-- Location: FF_X28_Y11_N31
\inst11|inst2|Data_word[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[20]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(20));

-- Location: LCCOMB_X28_Y11_N16
\inst11|inst3|data[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[20]~17_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(23)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(20),
	datad => \inst11|inst|indata\(23),
	combout => \inst11|inst3|data[20]~17_combout\);

-- Location: FF_X28_Y11_N17
\inst12|freq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[20]~17_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(20));

-- Location: LCCOMB_X28_Y11_N24
\inst11|inst2|Data_word[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[19]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[3]~q\,
	combout => \inst11|inst2|Data_word[19]~feeder_combout\);

-- Location: FF_X28_Y11_N25
\inst11|inst2|Data_word[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[19]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(19));

-- Location: LCCOMB_X28_Y11_N2
\inst11|inst3|data[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[19]~18_combout\ = (\JP1~input_o\ & (!\inst11|inst|indata\(22))) # (!\JP1~input_o\ & ((!\inst11|inst2|Data_word\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(22),
	datad => \inst11|inst2|Data_word\(19),
	combout => \inst11|inst3|data[19]~18_combout\);

-- Location: FF_X28_Y11_N3
\inst12|freq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[19]~18_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(19));

-- Location: FF_X28_Y11_N27
\inst11|inst2|Data_word[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(18));

-- Location: LCCOMB_X28_Y11_N8
\inst11|inst3|data[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[18]~19_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(21)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(18),
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(21),
	combout => \inst11|inst3|data[18]~19_combout\);

-- Location: FF_X28_Y11_N9
\inst12|freq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[18]~19_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(18));

-- Location: FF_X28_Y11_N13
\inst11|inst2|Data_word[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(17));

-- Location: LCCOMB_X28_Y11_N14
\inst11|inst3|data[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[17]~20_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(20)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(17),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(20),
	combout => \inst11|inst3|data[17]~20_combout\);

-- Location: FF_X28_Y11_N15
\inst12|freq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[17]~20_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(17));

-- Location: LCCOMB_X28_Y11_N22
\inst11|inst2|Data_word[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[16]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[0]~q\,
	combout => \inst11|inst2|Data_word[16]~feeder_combout\);

-- Location: FF_X28_Y11_N23
\inst11|inst2|Data_word[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[16]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(16));

-- Location: LCCOMB_X28_Y11_N20
\inst11|inst3|data[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[16]~21_combout\ = (\JP1~input_o\ & ((!\inst11|inst|indata\(19)))) # (!\JP1~input_o\ & (!\inst11|inst2|Data_word\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(16),
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(19),
	combout => \inst11|inst3|data[16]~21_combout\);

-- Location: FF_X28_Y11_N21
\inst12|freq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[16]~21_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(16));

-- Location: LCCOMB_X28_Y10_N28
\inst11|inst2|Data_word[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[15]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[7]~q\,
	combout => \inst11|inst2|Data_word[15]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N28
\inst11|inst2|Data_word[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[15]~4_combout\ = (!\inst11|inst2|P0:bytes[2]~q\ & (\inst11|inst2|Data_word[15]~0_combout\ & (\inst11|inst2|P0:bytes[0]~q\ & \inst11|inst2|P0:bytes[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bytes[2]~q\,
	datab => \inst11|inst2|Data_word[15]~0_combout\,
	datac => \inst11|inst2|P0:bytes[0]~q\,
	datad => \inst11|inst2|P0:bytes[1]~q\,
	combout => \inst11|inst2|Data_word[15]~4_combout\);

-- Location: FF_X28_Y10_N29
\inst11|inst2|Data_word[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[15]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(15));

-- Location: LCCOMB_X28_Y12_N28
\inst11|inst3|data[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[15]~22_combout\ = (\JP1~input_o\ & ((!\inst11|inst|indata\(17)))) # (!\JP1~input_o\ & (!\inst11|inst2|Data_word\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(15),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(17),
	combout => \inst11|inst3|data[15]~22_combout\);

-- Location: FF_X28_Y12_N29
\inst12|freq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[15]~22_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(15));

-- Location: FF_X28_Y10_N27
\inst11|inst2|Data_word[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[6]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(14));

-- Location: LCCOMB_X29_Y13_N26
\inst11|inst3|data[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[14]~23_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(16))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(16),
	datad => \inst11|inst2|Data_word\(14),
	combout => \inst11|inst3|data[14]~23_combout\);

-- Location: FF_X29_Y13_N27
\inst12|freq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[14]~23_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(14));

-- Location: FF_X28_Y10_N13
\inst11|inst2|Data_word[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[5]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(13));

-- Location: LCCOMB_X29_Y12_N6
\inst11|inst3|data[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[13]~24_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(15)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(13),
	datac => \inst11|inst|indata\(15),
	datad => \JP1~input_o\,
	combout => \inst11|inst3|data[13]~24_combout\);

-- Location: FF_X29_Y12_N7
\inst12|freq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[13]~24_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(13));

-- Location: LCCOMB_X28_Y10_N18
\inst11|inst2|Data_word[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[12]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|Data_word[12]~feeder_combout\);

-- Location: FF_X28_Y10_N19
\inst11|inst2|Data_word[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[12]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(12));

-- Location: LCCOMB_X28_Y12_N30
\inst11|inst3|data[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[12]~25_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(14))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(14),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(12),
	combout => \inst11|inst3|data[12]~25_combout\);

-- Location: FF_X28_Y12_N31
\inst12|freq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[12]~25_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(12));

-- Location: LCCOMB_X28_Y10_N2
\inst11|inst2|Data_word[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[11]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[3]~q\,
	combout => \inst11|inst2|Data_word[11]~feeder_combout\);

-- Location: FF_X28_Y10_N3
\inst11|inst2|Data_word[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[11]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(11));

-- Location: LCCOMB_X29_Y13_N16
\inst11|inst3|data[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[11]~8_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(13)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(11),
	datad => \inst11|inst|indata\(13),
	combout => \inst11|inst3|data[11]~8_combout\);

-- Location: FF_X29_Y13_N17
\inst12|freq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[11]~8_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(11));

-- Location: LCCOMB_X28_Y10_N20
\inst11|inst2|Data_word[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[10]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[2]~q\,
	combout => \inst11|inst2|Data_word[10]~feeder_combout\);

-- Location: FF_X28_Y10_N21
\inst11|inst2|Data_word[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[10]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(10));

-- Location: LCCOMB_X29_Y13_N30
\inst11|inst3|data[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[10]~9_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(12)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(10),
	datad => \inst11|inst|indata\(12),
	combout => \inst11|inst3|data[10]~9_combout\);

-- Location: FF_X29_Y13_N31
\inst12|freq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[10]~9_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(10));

-- Location: FF_X28_Y10_N11
\inst11|inst2|Data_word[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(9));

-- Location: LCCOMB_X29_Y13_N12
\inst11|inst3|data[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[9]~10_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(11)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(9),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(11),
	combout => \inst11|inst3|data[9]~10_combout\);

-- Location: FF_X29_Y13_N13
\inst12|freq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[9]~10_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(9));

-- Location: FF_X29_Y10_N25
\inst11|inst2|Data_word[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(8));

-- Location: LCCOMB_X29_Y13_N2
\inst11|inst3|data[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[8]~11_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(10)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(8),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(10),
	combout => \inst11|inst3|data[8]~11_combout\);

-- Location: FF_X29_Y13_N3
\inst12|freq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[8]~11_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(8));

-- Location: FF_X29_Y12_N1
\inst11|inst2|Data_word[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(7));

-- Location: LCCOMB_X29_Y13_N8
\inst11|inst3|data[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[7]~12_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(8))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|indata\(8),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(7),
	combout => \inst11|inst3|data[7]~12_combout\);

-- Location: FF_X29_Y13_N9
\inst12|freq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[7]~12_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(7));

-- Location: LCCOMB_X29_Y12_N26
\inst11|inst2|Data_word[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[6]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[6]~q\,
	combout => \inst11|inst2|Data_word[6]~feeder_combout\);

-- Location: FF_X29_Y12_N27
\inst11|inst2|Data_word[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[6]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(6));

-- Location: LCCOMB_X29_Y12_N24
\inst11|inst3|data[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[6]~13_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(7))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|indata\(7),
	datac => \inst11|inst2|Data_word\(6),
	datad => \JP1~input_o\,
	combout => \inst11|inst3|data[6]~13_combout\);

-- Location: FF_X29_Y12_N25
\inst12|freq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[6]~13_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(6));

-- Location: FF_X28_Y15_N5
\inst12|freq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[5]~2_combout\,
	sload => VCC,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(5));

-- Location: LCCOMB_X28_Y13_N0
\inst12|freq[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[4]~feeder_combout\ = \inst11|inst3|data[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[4]~3_combout\,
	combout => \inst12|freq[4]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\inst12|freq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst12|freq[4]~feeder_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(4));

-- Location: LCCOMB_X28_Y13_N6
\inst12|freq[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[3]~feeder_combout\ = \inst11|inst3|data[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[3]~4_combout\,
	combout => \inst12|freq[3]~feeder_combout\);

-- Location: FF_X28_Y13_N7
\inst12|freq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst12|freq[3]~feeder_combout\,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(3));

-- Location: FF_X28_Y13_N5
\inst12|freq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[2]~6_combout\,
	sload => VCC,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(2));

-- Location: FF_X28_Y15_N3
\inst12|freq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[1]~7_combout\,
	sload => VCC,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(1));

-- Location: FF_X28_Y13_N3
\inst12|freq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[0]~5_combout\,
	sload => VCC,
	ena => \inst12|freq[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(0));

-- Location: LCCOMB_X28_Y13_N8
\inst7|regRFLO[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[0]~25_combout\ = (\inst7|regRFLO\(0) & (\inst12|freq\(0) $ (VCC))) # (!\inst7|regRFLO\(0) & (\inst12|freq\(0) & VCC))
-- \inst7|regRFLO[0]~26\ = CARRY((\inst7|regRFLO\(0) & \inst12|freq\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(0),
	datab => \inst12|freq\(0),
	datad => VCC,
	combout => \inst7|regRFLO[0]~25_combout\,
	cout => \inst7|regRFLO[0]~26\);

-- Location: FF_X28_Y13_N9
\inst7|regRFLO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(0));

-- Location: LCCOMB_X28_Y13_N10
\inst7|regRFLO[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[1]~27_combout\ = (\inst7|regRFLO\(1) & ((\inst12|freq\(1) & (\inst7|regRFLO[0]~26\ & VCC)) # (!\inst12|freq\(1) & (!\inst7|regRFLO[0]~26\)))) # (!\inst7|regRFLO\(1) & ((\inst12|freq\(1) & (!\inst7|regRFLO[0]~26\)) # (!\inst12|freq\(1) & 
-- ((\inst7|regRFLO[0]~26\) # (GND)))))
-- \inst7|regRFLO[1]~28\ = CARRY((\inst7|regRFLO\(1) & (!\inst12|freq\(1) & !\inst7|regRFLO[0]~26\)) # (!\inst7|regRFLO\(1) & ((!\inst7|regRFLO[0]~26\) # (!\inst12|freq\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(1),
	datab => \inst12|freq\(1),
	datad => VCC,
	cin => \inst7|regRFLO[0]~26\,
	combout => \inst7|regRFLO[1]~27_combout\,
	cout => \inst7|regRFLO[1]~28\);

-- Location: FF_X28_Y13_N11
\inst7|regRFLO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(1));

-- Location: LCCOMB_X28_Y13_N12
\inst7|regRFLO[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[2]~29_combout\ = ((\inst7|regRFLO\(2) $ (\inst12|freq\(2) $ (!\inst7|regRFLO[1]~28\)))) # (GND)
-- \inst7|regRFLO[2]~30\ = CARRY((\inst7|regRFLO\(2) & ((\inst12|freq\(2)) # (!\inst7|regRFLO[1]~28\))) # (!\inst7|regRFLO\(2) & (\inst12|freq\(2) & !\inst7|regRFLO[1]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(2),
	datab => \inst12|freq\(2),
	datad => VCC,
	cin => \inst7|regRFLO[1]~28\,
	combout => \inst7|regRFLO[2]~29_combout\,
	cout => \inst7|regRFLO[2]~30\);

-- Location: FF_X28_Y13_N13
\inst7|regRFLO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(2));

-- Location: LCCOMB_X28_Y13_N14
\inst7|regRFLO[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[3]~31_combout\ = (\inst12|freq\(3) & ((\inst7|regRFLO\(3) & (\inst7|regRFLO[2]~30\ & VCC)) # (!\inst7|regRFLO\(3) & (!\inst7|regRFLO[2]~30\)))) # (!\inst12|freq\(3) & ((\inst7|regRFLO\(3) & (!\inst7|regRFLO[2]~30\)) # (!\inst7|regRFLO\(3) & 
-- ((\inst7|regRFLO[2]~30\) # (GND)))))
-- \inst7|regRFLO[3]~32\ = CARRY((\inst12|freq\(3) & (!\inst7|regRFLO\(3) & !\inst7|regRFLO[2]~30\)) # (!\inst12|freq\(3) & ((!\inst7|regRFLO[2]~30\) # (!\inst7|regRFLO\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(3),
	datab => \inst7|regRFLO\(3),
	datad => VCC,
	cin => \inst7|regRFLO[2]~30\,
	combout => \inst7|regRFLO[3]~31_combout\,
	cout => \inst7|regRFLO[3]~32\);

-- Location: FF_X28_Y13_N15
\inst7|regRFLO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(3));

-- Location: LCCOMB_X28_Y13_N16
\inst7|regRFLO[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[4]~33_combout\ = ((\inst12|freq\(4) $ (\inst7|regRFLO\(4) $ (!\inst7|regRFLO[3]~32\)))) # (GND)
-- \inst7|regRFLO[4]~34\ = CARRY((\inst12|freq\(4) & ((\inst7|regRFLO\(4)) # (!\inst7|regRFLO[3]~32\))) # (!\inst12|freq\(4) & (\inst7|regRFLO\(4) & !\inst7|regRFLO[3]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(4),
	datab => \inst7|regRFLO\(4),
	datad => VCC,
	cin => \inst7|regRFLO[3]~32\,
	combout => \inst7|regRFLO[4]~33_combout\,
	cout => \inst7|regRFLO[4]~34\);

-- Location: FF_X28_Y13_N17
\inst7|regRFLO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(4));

-- Location: LCCOMB_X28_Y13_N18
\inst7|regRFLO[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[5]~35_combout\ = (\inst12|freq\(5) & ((\inst7|regRFLO\(5) & (\inst7|regRFLO[4]~34\ & VCC)) # (!\inst7|regRFLO\(5) & (!\inst7|regRFLO[4]~34\)))) # (!\inst12|freq\(5) & ((\inst7|regRFLO\(5) & (!\inst7|regRFLO[4]~34\)) # (!\inst7|regRFLO\(5) & 
-- ((\inst7|regRFLO[4]~34\) # (GND)))))
-- \inst7|regRFLO[5]~36\ = CARRY((\inst12|freq\(5) & (!\inst7|regRFLO\(5) & !\inst7|regRFLO[4]~34\)) # (!\inst12|freq\(5) & ((!\inst7|regRFLO[4]~34\) # (!\inst7|regRFLO\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(5),
	datab => \inst7|regRFLO\(5),
	datad => VCC,
	cin => \inst7|regRFLO[4]~34\,
	combout => \inst7|regRFLO[5]~35_combout\,
	cout => \inst7|regRFLO[5]~36\);

-- Location: FF_X28_Y13_N19
\inst7|regRFLO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(5));

-- Location: LCCOMB_X28_Y13_N20
\inst7|regRFLO[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[6]~37_combout\ = ((\inst12|freq\(6) $ (\inst7|regRFLO\(6) $ (!\inst7|regRFLO[5]~36\)))) # (GND)
-- \inst7|regRFLO[6]~38\ = CARRY((\inst12|freq\(6) & ((\inst7|regRFLO\(6)) # (!\inst7|regRFLO[5]~36\))) # (!\inst12|freq\(6) & (\inst7|regRFLO\(6) & !\inst7|regRFLO[5]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(6),
	datab => \inst7|regRFLO\(6),
	datad => VCC,
	cin => \inst7|regRFLO[5]~36\,
	combout => \inst7|regRFLO[6]~37_combout\,
	cout => \inst7|regRFLO[6]~38\);

-- Location: FF_X28_Y13_N21
\inst7|regRFLO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[6]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(6));

-- Location: LCCOMB_X28_Y13_N22
\inst7|regRFLO[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[7]~39_combout\ = (\inst7|regRFLO\(7) & ((\inst12|freq\(7) & (\inst7|regRFLO[6]~38\ & VCC)) # (!\inst12|freq\(7) & (!\inst7|regRFLO[6]~38\)))) # (!\inst7|regRFLO\(7) & ((\inst12|freq\(7) & (!\inst7|regRFLO[6]~38\)) # (!\inst12|freq\(7) & 
-- ((\inst7|regRFLO[6]~38\) # (GND)))))
-- \inst7|regRFLO[7]~40\ = CARRY((\inst7|regRFLO\(7) & (!\inst12|freq\(7) & !\inst7|regRFLO[6]~38\)) # (!\inst7|regRFLO\(7) & ((!\inst7|regRFLO[6]~38\) # (!\inst12|freq\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(7),
	datab => \inst12|freq\(7),
	datad => VCC,
	cin => \inst7|regRFLO[6]~38\,
	combout => \inst7|regRFLO[7]~39_combout\,
	cout => \inst7|regRFLO[7]~40\);

-- Location: FF_X28_Y13_N23
\inst7|regRFLO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(7));

-- Location: LCCOMB_X28_Y13_N24
\inst7|regRFLO[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[8]~41_combout\ = ((\inst12|freq\(8) $ (\inst7|regRFLO\(8) $ (!\inst7|regRFLO[7]~40\)))) # (GND)
-- \inst7|regRFLO[8]~42\ = CARRY((\inst12|freq\(8) & ((\inst7|regRFLO\(8)) # (!\inst7|regRFLO[7]~40\))) # (!\inst12|freq\(8) & (\inst7|regRFLO\(8) & !\inst7|regRFLO[7]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(8),
	datab => \inst7|regRFLO\(8),
	datad => VCC,
	cin => \inst7|regRFLO[7]~40\,
	combout => \inst7|regRFLO[8]~41_combout\,
	cout => \inst7|regRFLO[8]~42\);

-- Location: FF_X28_Y13_N25
\inst7|regRFLO[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[8]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(8));

-- Location: LCCOMB_X28_Y13_N26
\inst7|regRFLO[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[9]~43_combout\ = (\inst7|regRFLO\(9) & ((\inst12|freq\(9) & (\inst7|regRFLO[8]~42\ & VCC)) # (!\inst12|freq\(9) & (!\inst7|regRFLO[8]~42\)))) # (!\inst7|regRFLO\(9) & ((\inst12|freq\(9) & (!\inst7|regRFLO[8]~42\)) # (!\inst12|freq\(9) & 
-- ((\inst7|regRFLO[8]~42\) # (GND)))))
-- \inst7|regRFLO[9]~44\ = CARRY((\inst7|regRFLO\(9) & (!\inst12|freq\(9) & !\inst7|regRFLO[8]~42\)) # (!\inst7|regRFLO\(9) & ((!\inst7|regRFLO[8]~42\) # (!\inst12|freq\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(9),
	datab => \inst12|freq\(9),
	datad => VCC,
	cin => \inst7|regRFLO[8]~42\,
	combout => \inst7|regRFLO[9]~43_combout\,
	cout => \inst7|regRFLO[9]~44\);

-- Location: FF_X28_Y13_N27
\inst7|regRFLO[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[9]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(9));

-- Location: LCCOMB_X28_Y13_N28
\inst7|regRFLO[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[10]~45_combout\ = ((\inst12|freq\(10) $ (\inst7|regRFLO\(10) $ (!\inst7|regRFLO[9]~44\)))) # (GND)
-- \inst7|regRFLO[10]~46\ = CARRY((\inst12|freq\(10) & ((\inst7|regRFLO\(10)) # (!\inst7|regRFLO[9]~44\))) # (!\inst12|freq\(10) & (\inst7|regRFLO\(10) & !\inst7|regRFLO[9]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(10),
	datab => \inst7|regRFLO\(10),
	datad => VCC,
	cin => \inst7|regRFLO[9]~44\,
	combout => \inst7|regRFLO[10]~45_combout\,
	cout => \inst7|regRFLO[10]~46\);

-- Location: FF_X28_Y13_N29
\inst7|regRFLO[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[10]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(10));

-- Location: LCCOMB_X28_Y13_N30
\inst7|regRFLO[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[11]~47_combout\ = (\inst7|regRFLO\(11) & ((\inst12|freq\(11) & (\inst7|regRFLO[10]~46\ & VCC)) # (!\inst12|freq\(11) & (!\inst7|regRFLO[10]~46\)))) # (!\inst7|regRFLO\(11) & ((\inst12|freq\(11) & (!\inst7|regRFLO[10]~46\)) # 
-- (!\inst12|freq\(11) & ((\inst7|regRFLO[10]~46\) # (GND)))))
-- \inst7|regRFLO[11]~48\ = CARRY((\inst7|regRFLO\(11) & (!\inst12|freq\(11) & !\inst7|regRFLO[10]~46\)) # (!\inst7|regRFLO\(11) & ((!\inst7|regRFLO[10]~46\) # (!\inst12|freq\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(11),
	datab => \inst12|freq\(11),
	datad => VCC,
	cin => \inst7|regRFLO[10]~46\,
	combout => \inst7|regRFLO[11]~47_combout\,
	cout => \inst7|regRFLO[11]~48\);

-- Location: FF_X28_Y13_N31
\inst7|regRFLO[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[11]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(11));

-- Location: LCCOMB_X28_Y12_N0
\inst7|regRFLO[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[12]~49_combout\ = ((\inst12|freq\(12) $ (\inst7|regRFLO\(12) $ (!\inst7|regRFLO[11]~48\)))) # (GND)
-- \inst7|regRFLO[12]~50\ = CARRY((\inst12|freq\(12) & ((\inst7|regRFLO\(12)) # (!\inst7|regRFLO[11]~48\))) # (!\inst12|freq\(12) & (\inst7|regRFLO\(12) & !\inst7|regRFLO[11]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(12),
	datab => \inst7|regRFLO\(12),
	datad => VCC,
	cin => \inst7|regRFLO[11]~48\,
	combout => \inst7|regRFLO[12]~49_combout\,
	cout => \inst7|regRFLO[12]~50\);

-- Location: FF_X28_Y12_N1
\inst7|regRFLO[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(12));

-- Location: LCCOMB_X28_Y12_N2
\inst7|regRFLO[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[13]~51_combout\ = (\inst12|freq\(13) & ((\inst7|regRFLO\(13) & (\inst7|regRFLO[12]~50\ & VCC)) # (!\inst7|regRFLO\(13) & (!\inst7|regRFLO[12]~50\)))) # (!\inst12|freq\(13) & ((\inst7|regRFLO\(13) & (!\inst7|regRFLO[12]~50\)) # 
-- (!\inst7|regRFLO\(13) & ((\inst7|regRFLO[12]~50\) # (GND)))))
-- \inst7|regRFLO[13]~52\ = CARRY((\inst12|freq\(13) & (!\inst7|regRFLO\(13) & !\inst7|regRFLO[12]~50\)) # (!\inst12|freq\(13) & ((!\inst7|regRFLO[12]~50\) # (!\inst7|regRFLO\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(13),
	datab => \inst7|regRFLO\(13),
	datad => VCC,
	cin => \inst7|regRFLO[12]~50\,
	combout => \inst7|regRFLO[13]~51_combout\,
	cout => \inst7|regRFLO[13]~52\);

-- Location: FF_X28_Y12_N3
\inst7|regRFLO[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[13]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(13));

-- Location: LCCOMB_X28_Y12_N4
\inst7|regRFLO[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[14]~53_combout\ = ((\inst7|regRFLO\(14) $ (\inst12|freq\(14) $ (!\inst7|regRFLO[13]~52\)))) # (GND)
-- \inst7|regRFLO[14]~54\ = CARRY((\inst7|regRFLO\(14) & ((\inst12|freq\(14)) # (!\inst7|regRFLO[13]~52\))) # (!\inst7|regRFLO\(14) & (\inst12|freq\(14) & !\inst7|regRFLO[13]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(14),
	datab => \inst12|freq\(14),
	datad => VCC,
	cin => \inst7|regRFLO[13]~52\,
	combout => \inst7|regRFLO[14]~53_combout\,
	cout => \inst7|regRFLO[14]~54\);

-- Location: FF_X28_Y12_N5
\inst7|regRFLO[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[14]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(14));

-- Location: LCCOMB_X28_Y12_N6
\inst7|regRFLO[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[15]~55_combout\ = (\inst7|regRFLO\(15) & ((\inst12|freq\(15) & (!\inst7|regRFLO[14]~54\)) # (!\inst12|freq\(15) & (\inst7|regRFLO[14]~54\ & VCC)))) # (!\inst7|regRFLO\(15) & ((\inst12|freq\(15) & ((\inst7|regRFLO[14]~54\) # (GND))) # 
-- (!\inst12|freq\(15) & (!\inst7|regRFLO[14]~54\))))
-- \inst7|regRFLO[15]~56\ = CARRY((\inst7|regRFLO\(15) & (\inst12|freq\(15) & !\inst7|regRFLO[14]~54\)) # (!\inst7|regRFLO\(15) & ((\inst12|freq\(15)) # (!\inst7|regRFLO[14]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(15),
	datab => \inst12|freq\(15),
	datad => VCC,
	cin => \inst7|regRFLO[14]~54\,
	combout => \inst7|regRFLO[15]~55_combout\,
	cout => \inst7|regRFLO[15]~56\);

-- Location: FF_X28_Y12_N7
\inst7|regRFLO[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[15]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(15));

-- Location: LCCOMB_X28_Y12_N8
\inst7|regRFLO[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[16]~57_combout\ = ((\inst12|freq\(16) $ (\inst7|regRFLO\(16) $ (\inst7|regRFLO[15]~56\)))) # (GND)
-- \inst7|regRFLO[16]~58\ = CARRY((\inst12|freq\(16) & (\inst7|regRFLO\(16) & !\inst7|regRFLO[15]~56\)) # (!\inst12|freq\(16) & ((\inst7|regRFLO\(16)) # (!\inst7|regRFLO[15]~56\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(16),
	datab => \inst7|regRFLO\(16),
	datad => VCC,
	cin => \inst7|regRFLO[15]~56\,
	combout => \inst7|regRFLO[16]~57_combout\,
	cout => \inst7|regRFLO[16]~58\);

-- Location: FF_X28_Y12_N9
\inst7|regRFLO[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[16]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(16));

-- Location: LCCOMB_X28_Y12_N10
\inst7|regRFLO[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[17]~59_combout\ = (\inst7|regRFLO\(17) & ((\inst12|freq\(17) & (\inst7|regRFLO[16]~58\ & VCC)) # (!\inst12|freq\(17) & (!\inst7|regRFLO[16]~58\)))) # (!\inst7|regRFLO\(17) & ((\inst12|freq\(17) & (!\inst7|regRFLO[16]~58\)) # 
-- (!\inst12|freq\(17) & ((\inst7|regRFLO[16]~58\) # (GND)))))
-- \inst7|regRFLO[17]~60\ = CARRY((\inst7|regRFLO\(17) & (!\inst12|freq\(17) & !\inst7|regRFLO[16]~58\)) # (!\inst7|regRFLO\(17) & ((!\inst7|regRFLO[16]~58\) # (!\inst12|freq\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(17),
	datab => \inst12|freq\(17),
	datad => VCC,
	cin => \inst7|regRFLO[16]~58\,
	combout => \inst7|regRFLO[17]~59_combout\,
	cout => \inst7|regRFLO[17]~60\);

-- Location: FF_X28_Y12_N11
\inst7|regRFLO[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(17));

-- Location: LCCOMB_X28_Y12_N12
\inst7|regRFLO[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[18]~61_combout\ = ((\inst7|regRFLO\(18) $ (\inst12|freq\(18) $ (!\inst7|regRFLO[17]~60\)))) # (GND)
-- \inst7|regRFLO[18]~62\ = CARRY((\inst7|regRFLO\(18) & ((\inst12|freq\(18)) # (!\inst7|regRFLO[17]~60\))) # (!\inst7|regRFLO\(18) & (\inst12|freq\(18) & !\inst7|regRFLO[17]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(18),
	datab => \inst12|freq\(18),
	datad => VCC,
	cin => \inst7|regRFLO[17]~60\,
	combout => \inst7|regRFLO[18]~61_combout\,
	cout => \inst7|regRFLO[18]~62\);

-- Location: FF_X28_Y12_N13
\inst7|regRFLO[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[18]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(18));

-- Location: LCCOMB_X28_Y12_N14
\inst7|regRFLO[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[19]~63_combout\ = (\inst12|freq\(19) & ((\inst7|regRFLO\(19) & (!\inst7|regRFLO[18]~62\)) # (!\inst7|regRFLO\(19) & ((\inst7|regRFLO[18]~62\) # (GND))))) # (!\inst12|freq\(19) & ((\inst7|regRFLO\(19) & (\inst7|regRFLO[18]~62\ & VCC)) # 
-- (!\inst7|regRFLO\(19) & (!\inst7|regRFLO[18]~62\))))
-- \inst7|regRFLO[19]~64\ = CARRY((\inst12|freq\(19) & ((!\inst7|regRFLO[18]~62\) # (!\inst7|regRFLO\(19)))) # (!\inst12|freq\(19) & (!\inst7|regRFLO\(19) & !\inst7|regRFLO[18]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(19),
	datab => \inst7|regRFLO\(19),
	datad => VCC,
	cin => \inst7|regRFLO[18]~62\,
	combout => \inst7|regRFLO[19]~63_combout\,
	cout => \inst7|regRFLO[19]~64\);

-- Location: FF_X28_Y12_N15
\inst7|regRFLO[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[19]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(19));

-- Location: LCCOMB_X28_Y12_N16
\inst7|regRFLO[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[20]~65_combout\ = ((\inst12|freq\(20) $ (\inst7|regRFLO\(20) $ (!\inst7|regRFLO[19]~64\)))) # (GND)
-- \inst7|regRFLO[20]~66\ = CARRY((\inst12|freq\(20) & ((\inst7|regRFLO\(20)) # (!\inst7|regRFLO[19]~64\))) # (!\inst12|freq\(20) & (\inst7|regRFLO\(20) & !\inst7|regRFLO[19]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(20),
	datab => \inst7|regRFLO\(20),
	datad => VCC,
	cin => \inst7|regRFLO[19]~64\,
	combout => \inst7|regRFLO[20]~65_combout\,
	cout => \inst7|regRFLO[20]~66\);

-- Location: FF_X28_Y12_N17
\inst7|regRFLO[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[20]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(20));

-- Location: LCCOMB_X28_Y12_N18
\inst7|regRFLO[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[21]~67_combout\ = (\inst12|freq\(21) & ((\inst7|regRFLO\(21) & (\inst7|regRFLO[20]~66\ & VCC)) # (!\inst7|regRFLO\(21) & (!\inst7|regRFLO[20]~66\)))) # (!\inst12|freq\(21) & ((\inst7|regRFLO\(21) & (!\inst7|regRFLO[20]~66\)) # 
-- (!\inst7|regRFLO\(21) & ((\inst7|regRFLO[20]~66\) # (GND)))))
-- \inst7|regRFLO[21]~68\ = CARRY((\inst12|freq\(21) & (!\inst7|regRFLO\(21) & !\inst7|regRFLO[20]~66\)) # (!\inst12|freq\(21) & ((!\inst7|regRFLO[20]~66\) # (!\inst7|regRFLO\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(21),
	datab => \inst7|regRFLO\(21),
	datad => VCC,
	cin => \inst7|regRFLO[20]~66\,
	combout => \inst7|regRFLO[21]~67_combout\,
	cout => \inst7|regRFLO[21]~68\);

-- Location: FF_X28_Y12_N19
\inst7|regRFLO[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[21]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(21));

-- Location: LCCOMB_X28_Y12_N20
\inst7|regRFLO[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[22]~69_combout\ = ((\inst7|regRFLO\(22) $ (\inst12|freq\(22) $ (!\inst7|regRFLO[21]~68\)))) # (GND)
-- \inst7|regRFLO[22]~70\ = CARRY((\inst7|regRFLO\(22) & ((\inst12|freq\(22)) # (!\inst7|regRFLO[21]~68\))) # (!\inst7|regRFLO\(22) & (\inst12|freq\(22) & !\inst7|regRFLO[21]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(22),
	datab => \inst12|freq\(22),
	datad => VCC,
	cin => \inst7|regRFLO[21]~68\,
	combout => \inst7|regRFLO[22]~69_combout\,
	cout => \inst7|regRFLO[22]~70\);

-- Location: FF_X28_Y12_N21
\inst7|regRFLO[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[22]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(22));

-- Location: LCCOMB_X28_Y12_N22
\inst7|regRFLO[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[23]~71_combout\ = (\inst12|freq\(23) & ((\inst7|regRFLO\(23) & (\inst7|regRFLO[22]~70\ & VCC)) # (!\inst7|regRFLO\(23) & (!\inst7|regRFLO[22]~70\)))) # (!\inst12|freq\(23) & ((\inst7|regRFLO\(23) & (!\inst7|regRFLO[22]~70\)) # 
-- (!\inst7|regRFLO\(23) & ((\inst7|regRFLO[22]~70\) # (GND)))))
-- \inst7|regRFLO[23]~72\ = CARRY((\inst12|freq\(23) & (!\inst7|regRFLO\(23) & !\inst7|regRFLO[22]~70\)) # (!\inst12|freq\(23) & ((!\inst7|regRFLO[22]~70\) # (!\inst7|regRFLO\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(23),
	datab => \inst7|regRFLO\(23),
	datad => VCC,
	cin => \inst7|regRFLO[22]~70\,
	combout => \inst7|regRFLO[23]~71_combout\,
	cout => \inst7|regRFLO[23]~72\);

-- Location: FF_X28_Y12_N23
\inst7|regRFLO[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[23]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(23));

-- Location: LCCOMB_X28_Y12_N24
\inst7|regRFLO[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[24]~73_combout\ = \inst12|freq\(24) $ (\inst7|regRFLO\(24) $ (!\inst7|regRFLO[23]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(24),
	datab => \inst7|regRFLO\(24),
	cin => \inst7|regRFLO[23]~72\,
	combout => \inst7|regRFLO[24]~73_combout\);

-- Location: FF_X28_Y12_N25
\inst7|regRFLO[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[24]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(24));

-- Location: LCCOMB_X22_Y17_N0
\inst7|regIFLO[0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[0]~72_combout\ = \inst7|regIFLO\(0) $ (((!\inst12|tx~q\ & \PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \PTTn~input_o\,
	datac => \inst7|regIFLO\(0),
	combout => \inst7|regIFLO[0]~72_combout\);

-- Location: FF_X22_Y17_N1
\inst7|regIFLO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(0));

-- Location: LCCOMB_X22_Y17_N8
\inst7|regIFLO[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[1]~24_combout\ = (\inst7|regIFLO\(0) & (\inst7|regIFLO\(1) $ (VCC))) # (!\inst7|regIFLO\(0) & (\inst7|regIFLO\(1) & VCC))
-- \inst7|regIFLO[1]~25\ = CARRY((\inst7|regIFLO\(0) & \inst7|regIFLO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(0),
	datab => \inst7|regIFLO\(1),
	datad => VCC,
	combout => \inst7|regIFLO[1]~24_combout\,
	cout => \inst7|regIFLO[1]~25\);

-- Location: FF_X22_Y17_N9
\inst7|regIFLO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[1]~24_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(1));

-- Location: LCCOMB_X22_Y17_N10
\inst7|regIFLO[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[2]~26_combout\ = (\inst7|regIFLO\(2) & (\inst7|regIFLO[1]~25\ & VCC)) # (!\inst7|regIFLO\(2) & (!\inst7|regIFLO[1]~25\))
-- \inst7|regIFLO[2]~27\ = CARRY((!\inst7|regIFLO\(2) & !\inst7|regIFLO[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(2),
	datad => VCC,
	cin => \inst7|regIFLO[1]~25\,
	combout => \inst7|regIFLO[2]~26_combout\,
	cout => \inst7|regIFLO[2]~27\);

-- Location: FF_X22_Y17_N11
\inst7|regIFLO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[2]~26_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(2));

-- Location: LCCOMB_X22_Y17_N12
\inst7|regIFLO[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[3]~28_combout\ = (\inst7|regIFLO\(3) & (\inst7|regIFLO[2]~27\ $ (GND))) # (!\inst7|regIFLO\(3) & (!\inst7|regIFLO[2]~27\ & VCC))
-- \inst7|regIFLO[3]~29\ = CARRY((\inst7|regIFLO\(3) & !\inst7|regIFLO[2]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(3),
	datad => VCC,
	cin => \inst7|regIFLO[2]~27\,
	combout => \inst7|regIFLO[3]~28_combout\,
	cout => \inst7|regIFLO[3]~29\);

-- Location: FF_X22_Y17_N13
\inst7|regIFLO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[3]~28_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(3));

-- Location: LCCOMB_X22_Y17_N14
\inst7|regIFLO[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[4]~30_combout\ = (\inst7|regIFLO\(4) & (\inst7|regIFLO[3]~29\ & VCC)) # (!\inst7|regIFLO\(4) & (!\inst7|regIFLO[3]~29\))
-- \inst7|regIFLO[4]~31\ = CARRY((!\inst7|regIFLO\(4) & !\inst7|regIFLO[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(4),
	datad => VCC,
	cin => \inst7|regIFLO[3]~29\,
	combout => \inst7|regIFLO[4]~30_combout\,
	cout => \inst7|regIFLO[4]~31\);

-- Location: FF_X22_Y17_N15
\inst7|regIFLO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[4]~30_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(4));

-- Location: LCCOMB_X22_Y17_N16
\inst7|regIFLO[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[5]~32_combout\ = (\inst7|regIFLO\(5) & (\inst7|regIFLO[4]~31\ $ (GND))) # (!\inst7|regIFLO\(5) & (!\inst7|regIFLO[4]~31\ & VCC))
-- \inst7|regIFLO[5]~33\ = CARRY((\inst7|regIFLO\(5) & !\inst7|regIFLO[4]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(5),
	datad => VCC,
	cin => \inst7|regIFLO[4]~31\,
	combout => \inst7|regIFLO[5]~32_combout\,
	cout => \inst7|regIFLO[5]~33\);

-- Location: FF_X22_Y17_N17
\inst7|regIFLO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[5]~32_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(5));

-- Location: LCCOMB_X22_Y17_N18
\inst7|regIFLO[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[6]~34_combout\ = (\inst7|regIFLO\(6) & (\inst7|regIFLO[5]~33\ & VCC)) # (!\inst7|regIFLO\(6) & (!\inst7|regIFLO[5]~33\))
-- \inst7|regIFLO[6]~35\ = CARRY((!\inst7|regIFLO\(6) & !\inst7|regIFLO[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(6),
	datad => VCC,
	cin => \inst7|regIFLO[5]~33\,
	combout => \inst7|regIFLO[6]~34_combout\,
	cout => \inst7|regIFLO[6]~35\);

-- Location: FF_X22_Y17_N19
\inst7|regIFLO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[6]~34_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(6));

-- Location: LCCOMB_X22_Y17_N20
\inst7|regIFLO[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[7]~36_combout\ = (\inst7|regIFLO\(7) & (\inst7|regIFLO[6]~35\ $ (GND))) # (!\inst7|regIFLO\(7) & (!\inst7|regIFLO[6]~35\ & VCC))
-- \inst7|regIFLO[7]~37\ = CARRY((\inst7|regIFLO\(7) & !\inst7|regIFLO[6]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(7),
	datad => VCC,
	cin => \inst7|regIFLO[6]~35\,
	combout => \inst7|regIFLO[7]~36_combout\,
	cout => \inst7|regIFLO[7]~37\);

-- Location: FF_X22_Y17_N21
\inst7|regIFLO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[7]~36_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(7));

-- Location: LCCOMB_X22_Y17_N22
\inst7|regIFLO[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[8]~38_combout\ = (\inst7|regIFLO\(8) & (\inst7|regIFLO[7]~37\ & VCC)) # (!\inst7|regIFLO\(8) & (!\inst7|regIFLO[7]~37\))
-- \inst7|regIFLO[8]~39\ = CARRY((!\inst7|regIFLO\(8) & !\inst7|regIFLO[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(8),
	datad => VCC,
	cin => \inst7|regIFLO[7]~37\,
	combout => \inst7|regIFLO[8]~38_combout\,
	cout => \inst7|regIFLO[8]~39\);

-- Location: FF_X22_Y17_N23
\inst7|regIFLO[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[8]~38_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(8));

-- Location: LCCOMB_X22_Y17_N24
\inst7|regIFLO[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[9]~40_combout\ = (\inst7|regIFLO\(9) & (\inst7|regIFLO[8]~39\ $ (GND))) # (!\inst7|regIFLO\(9) & (!\inst7|regIFLO[8]~39\ & VCC))
-- \inst7|regIFLO[9]~41\ = CARRY((\inst7|regIFLO\(9) & !\inst7|regIFLO[8]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(9),
	datad => VCC,
	cin => \inst7|regIFLO[8]~39\,
	combout => \inst7|regIFLO[9]~40_combout\,
	cout => \inst7|regIFLO[9]~41\);

-- Location: FF_X22_Y17_N25
\inst7|regIFLO[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[9]~40_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(9));

-- Location: LCCOMB_X22_Y17_N26
\inst7|regIFLO[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[10]~42_combout\ = (\inst7|regIFLO\(10) & (\inst7|regIFLO[9]~41\ & VCC)) # (!\inst7|regIFLO\(10) & (!\inst7|regIFLO[9]~41\))
-- \inst7|regIFLO[10]~43\ = CARRY((!\inst7|regIFLO\(10) & !\inst7|regIFLO[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(10),
	datad => VCC,
	cin => \inst7|regIFLO[9]~41\,
	combout => \inst7|regIFLO[10]~42_combout\,
	cout => \inst7|regIFLO[10]~43\);

-- Location: FF_X22_Y17_N27
\inst7|regIFLO[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[10]~42_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(10));

-- Location: LCCOMB_X22_Y17_N28
\inst7|regIFLO[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[11]~44_combout\ = (\inst7|regIFLO\(11) & (\inst7|regIFLO[10]~43\ $ (GND))) # (!\inst7|regIFLO\(11) & (!\inst7|regIFLO[10]~43\ & VCC))
-- \inst7|regIFLO[11]~45\ = CARRY((\inst7|regIFLO\(11) & !\inst7|regIFLO[10]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(11),
	datad => VCC,
	cin => \inst7|regIFLO[10]~43\,
	combout => \inst7|regIFLO[11]~44_combout\,
	cout => \inst7|regIFLO[11]~45\);

-- Location: FF_X22_Y17_N29
\inst7|regIFLO[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[11]~44_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(11));

-- Location: LCCOMB_X22_Y17_N30
\inst7|regIFLO[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[12]~46_combout\ = (\inst7|regIFLO\(12) & (\inst7|regIFLO[11]~45\ & VCC)) # (!\inst7|regIFLO\(12) & (!\inst7|regIFLO[11]~45\))
-- \inst7|regIFLO[12]~47\ = CARRY((!\inst7|regIFLO\(12) & !\inst7|regIFLO[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(12),
	datad => VCC,
	cin => \inst7|regIFLO[11]~45\,
	combout => \inst7|regIFLO[12]~46_combout\,
	cout => \inst7|regIFLO[12]~47\);

-- Location: FF_X22_Y17_N31
\inst7|regIFLO[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[12]~46_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(12));

-- Location: LCCOMB_X22_Y16_N0
\inst7|regIFLO[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[13]~48_combout\ = (\inst7|regIFLO\(13) & (\inst7|regIFLO[12]~47\ $ (GND))) # (!\inst7|regIFLO\(13) & (!\inst7|regIFLO[12]~47\ & VCC))
-- \inst7|regIFLO[13]~49\ = CARRY((\inst7|regIFLO\(13) & !\inst7|regIFLO[12]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(13),
	datad => VCC,
	cin => \inst7|regIFLO[12]~47\,
	combout => \inst7|regIFLO[13]~48_combout\,
	cout => \inst7|regIFLO[13]~49\);

-- Location: FF_X22_Y16_N1
\inst7|regIFLO[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[13]~48_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(13));

-- Location: LCCOMB_X22_Y16_N2
\inst7|regIFLO[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[14]~50_combout\ = (\inst7|regIFLO\(14) & (\inst7|regIFLO[13]~49\ & VCC)) # (!\inst7|regIFLO\(14) & (!\inst7|regIFLO[13]~49\))
-- \inst7|regIFLO[14]~51\ = CARRY((!\inst7|regIFLO\(14) & !\inst7|regIFLO[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(14),
	datad => VCC,
	cin => \inst7|regIFLO[13]~49\,
	combout => \inst7|regIFLO[14]~50_combout\,
	cout => \inst7|regIFLO[14]~51\);

-- Location: FF_X22_Y16_N3
\inst7|regIFLO[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[14]~50_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(14));

-- Location: LCCOMB_X22_Y16_N4
\inst7|regIFLO[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[15]~52_combout\ = (\inst7|regIFLO\(15) & (\inst7|regIFLO[14]~51\ $ (GND))) # (!\inst7|regIFLO\(15) & (!\inst7|regIFLO[14]~51\ & VCC))
-- \inst7|regIFLO[15]~53\ = CARRY((\inst7|regIFLO\(15) & !\inst7|regIFLO[14]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(15),
	datad => VCC,
	cin => \inst7|regIFLO[14]~51\,
	combout => \inst7|regIFLO[15]~52_combout\,
	cout => \inst7|regIFLO[15]~53\);

-- Location: FF_X22_Y16_N5
\inst7|regIFLO[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[15]~52_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(15));

-- Location: LCCOMB_X22_Y16_N6
\inst7|regIFLO[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[16]~54_combout\ = (\inst7|regIFLO\(16) & (\inst7|regIFLO[15]~53\ & VCC)) # (!\inst7|regIFLO\(16) & (!\inst7|regIFLO[15]~53\))
-- \inst7|regIFLO[16]~55\ = CARRY((!\inst7|regIFLO\(16) & !\inst7|regIFLO[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(16),
	datad => VCC,
	cin => \inst7|regIFLO[15]~53\,
	combout => \inst7|regIFLO[16]~54_combout\,
	cout => \inst7|regIFLO[16]~55\);

-- Location: FF_X22_Y16_N7
\inst7|regIFLO[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[16]~54_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(16));

-- Location: LCCOMB_X22_Y16_N8
\inst7|regIFLO[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[17]~56_combout\ = (\inst7|regIFLO\(17) & ((GND) # (!\inst7|regIFLO[16]~55\))) # (!\inst7|regIFLO\(17) & (\inst7|regIFLO[16]~55\ $ (GND)))
-- \inst7|regIFLO[17]~57\ = CARRY((\inst7|regIFLO\(17)) # (!\inst7|regIFLO[16]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(17),
	datad => VCC,
	cin => \inst7|regIFLO[16]~55\,
	combout => \inst7|regIFLO[17]~56_combout\,
	cout => \inst7|regIFLO[17]~57\);

-- Location: FF_X22_Y16_N9
\inst7|regIFLO[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[17]~56_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(17));

-- Location: LCCOMB_X22_Y16_N10
\inst7|regIFLO[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[18]~58_combout\ = (\inst7|regIFLO\(18) & (\inst7|regIFLO[17]~57\ & VCC)) # (!\inst7|regIFLO\(18) & (!\inst7|regIFLO[17]~57\))
-- \inst7|regIFLO[18]~59\ = CARRY((!\inst7|regIFLO\(18) & !\inst7|regIFLO[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(18),
	datad => VCC,
	cin => \inst7|regIFLO[17]~57\,
	combout => \inst7|regIFLO[18]~58_combout\,
	cout => \inst7|regIFLO[18]~59\);

-- Location: FF_X22_Y16_N11
\inst7|regIFLO[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[18]~58_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(18));

-- Location: LCCOMB_X22_Y16_N12
\inst7|regIFLO[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[19]~60_combout\ = (\inst7|regIFLO\(19) & ((GND) # (!\inst7|regIFLO[18]~59\))) # (!\inst7|regIFLO\(19) & (\inst7|regIFLO[18]~59\ $ (GND)))
-- \inst7|regIFLO[19]~61\ = CARRY((\inst7|regIFLO\(19)) # (!\inst7|regIFLO[18]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(19),
	datad => VCC,
	cin => \inst7|regIFLO[18]~59\,
	combout => \inst7|regIFLO[19]~60_combout\,
	cout => \inst7|regIFLO[19]~61\);

-- Location: FF_X22_Y16_N13
\inst7|regIFLO[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[19]~60_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(19));

-- Location: LCCOMB_X22_Y16_N14
\inst7|regIFLO[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[20]~62_combout\ = (\inst7|regIFLO\(20) & (\inst7|regIFLO[19]~61\ & VCC)) # (!\inst7|regIFLO\(20) & (!\inst7|regIFLO[19]~61\))
-- \inst7|regIFLO[20]~63\ = CARRY((!\inst7|regIFLO\(20) & !\inst7|regIFLO[19]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(20),
	datad => VCC,
	cin => \inst7|regIFLO[19]~61\,
	combout => \inst7|regIFLO[20]~62_combout\,
	cout => \inst7|regIFLO[20]~63\);

-- Location: FF_X22_Y16_N15
\inst7|regIFLO[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[20]~62_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(20));

-- Location: LCCOMB_X22_Y16_N16
\inst7|regIFLO[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[21]~64_combout\ = (\inst7|regIFLO\(21) & ((GND) # (!\inst7|regIFLO[20]~63\))) # (!\inst7|regIFLO\(21) & (\inst7|regIFLO[20]~63\ $ (GND)))
-- \inst7|regIFLO[21]~65\ = CARRY((\inst7|regIFLO\(21)) # (!\inst7|regIFLO[20]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(21),
	datad => VCC,
	cin => \inst7|regIFLO[20]~63\,
	combout => \inst7|regIFLO[21]~64_combout\,
	cout => \inst7|regIFLO[21]~65\);

-- Location: FF_X22_Y16_N17
\inst7|regIFLO[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[21]~64_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(21));

-- Location: LCCOMB_X22_Y16_N18
\inst7|regIFLO[22]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[22]~66_combout\ = (\inst7|regIFLO\(22) & (!\inst7|regIFLO[21]~65\)) # (!\inst7|regIFLO\(22) & ((\inst7|regIFLO[21]~65\) # (GND)))
-- \inst7|regIFLO[22]~67\ = CARRY((!\inst7|regIFLO[21]~65\) # (!\inst7|regIFLO\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(22),
	datad => VCC,
	cin => \inst7|regIFLO[21]~65\,
	combout => \inst7|regIFLO[22]~66_combout\,
	cout => \inst7|regIFLO[22]~67\);

-- Location: FF_X22_Y16_N19
\inst7|regIFLO[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[22]~66_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(22));

-- Location: LCCOMB_X22_Y16_N20
\inst7|regIFLO[23]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[23]~68_combout\ = (\inst7|regIFLO\(23) & ((GND) # (!\inst7|regIFLO[22]~67\))) # (!\inst7|regIFLO\(23) & (\inst7|regIFLO[22]~67\ $ (GND)))
-- \inst7|regIFLO[23]~69\ = CARRY((\inst7|regIFLO\(23)) # (!\inst7|regIFLO[22]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(23),
	datad => VCC,
	cin => \inst7|regIFLO[22]~67\,
	combout => \inst7|regIFLO[23]~68_combout\,
	cout => \inst7|regIFLO[23]~69\);

-- Location: FF_X22_Y16_N21
\inst7|regIFLO[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[23]~68_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(23));

-- Location: LCCOMB_X22_Y16_N22
\inst7|regIFLO[24]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[24]~70_combout\ = \inst7|regIFLO\(24) $ (\inst7|regIFLO[23]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(24),
	cin => \inst7|regIFLO[23]~69\,
	combout => \inst7|regIFLO[24]~70_combout\);

-- Location: FF_X22_Y16_N23
\inst7|regIFLO[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[24]~70_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(24));

-- Location: LCCOMB_X22_Y16_N30
\inst7|sign_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B~0_combout\ = (\inst15~combout\ & ((\inst7|regIFLO\(24) $ (!\inst7|regIFLO\(23))))) # (!\inst15~combout\ & (\inst7|regRFLO\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(24),
	datab => \inst15~combout\,
	datac => \inst7|regIFLO\(24),
	datad => \inst7|regIFLO\(23),
	combout => \inst7|sign_B~0_combout\);

-- Location: FF_X22_Y16_N31
\inst7|sign_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B~q\);

-- Location: LCCOMB_X21_Y20_N2
\inst7|sign_B_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B_r~feeder_combout\ = \inst7|sign_B~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B~q\,
	combout => \inst7|sign_B_r~feeder_combout\);

-- Location: FF_X21_Y20_N3
\inst7|sign_B_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B_r~q\);

-- Location: LCCOMB_X21_Y20_N4
\inst7|sign_B_rr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B_rr~feeder_combout\ = \inst7|sign_B_r~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_B_r~q\,
	combout => \inst7|sign_B_rr~feeder_combout\);

-- Location: FF_X21_Y20_N5
\inst7|sign_B_rr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B_rr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B_rr~q\);

-- Location: FF_X21_Y20_N25
\inst7|data_out_B[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	asdata => \inst7|sign_B_rr~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(13));

-- Location: LCCOMB_X21_Y16_N8
\inst7|sign_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A~0_combout\ = \inst7|regRFLO\(24) $ (!\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(24),
	datad => \inst7|regRFLO\(23),
	combout => \inst7|sign_A~0_combout\);

-- Location: FF_X21_Y16_N9
\inst7|sign_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A~q\);

-- Location: LCCOMB_X18_Y20_N20
\inst7|sign_A_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_r~feeder_combout\ = \inst7|sign_A~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A~q\,
	combout => \inst7|sign_A_r~feeder_combout\);

-- Location: FF_X18_Y20_N21
\inst7|sign_A_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_r~q\);

-- Location: LCCOMB_X18_Y20_N6
\inst7|sign_A_rr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_rr~feeder_combout\ = \inst7|sign_A_r~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_r~q\,
	combout => \inst7|sign_A_rr~feeder_combout\);

-- Location: FF_X18_Y20_N7
\inst7|sign_A_rr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_rr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_rr~q\);

-- Location: LCCOMB_X18_Y20_N28
\inst7|data_out_A[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A[13]~feeder_combout\ = \inst7|sign_A_rr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A[13]~feeder_combout\);

-- Location: FF_X18_Y20_N29
\inst7|data_out_A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(13));

-- Location: LCCOMB_X21_Y20_N16
\inst3|DA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~0_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(13))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(13),
	datab => \inst7|data_out_A\(13),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~0_combout\);

-- Location: FF_X21_Y20_N17
\inst3|DA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(13));

-- Location: LCCOMB_X21_Y18_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X21_Y16_N0
\inst7|ADDR_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~0_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(11),
	combout => \inst7|ADDR_A~0_combout\);

-- Location: FF_X21_Y16_N1
\inst7|ADDR_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(0));

-- Location: LCCOMB_X25_Y16_N24
\inst7|ADDR_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~1_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(12),
	combout => \inst7|ADDR_A~1_combout\);

-- Location: FF_X25_Y16_N25
\inst7|ADDR_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(1));

-- Location: LCCOMB_X25_Y16_N10
\inst7|ADDR_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~2_combout\ = \inst7|regRFLO\(13) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(13),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~2_combout\);

-- Location: FF_X25_Y16_N11
\inst7|ADDR_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(2));

-- Location: LCCOMB_X25_Y16_N0
\inst7|ADDR_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~3_combout\ = \inst7|regRFLO\(14) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(14),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~3_combout\);

-- Location: FF_X25_Y16_N1
\inst7|ADDR_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(3));

-- Location: LCCOMB_X25_Y16_N14
\inst7|ADDR_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~4_combout\ = \inst7|regRFLO\(15) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(15),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~4_combout\);

-- Location: FF_X25_Y16_N15
\inst7|ADDR_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(4));

-- Location: LCCOMB_X25_Y16_N20
\inst7|ADDR_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~5_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(16),
	combout => \inst7|ADDR_A~5_combout\);

-- Location: FF_X25_Y16_N21
\inst7|ADDR_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(5));

-- Location: LCCOMB_X25_Y16_N6
\inst7|ADDR_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~6_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datac => \inst7|regRFLO\(17),
	combout => \inst7|ADDR_A~6_combout\);

-- Location: FF_X25_Y16_N7
\inst7|ADDR_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(6));

-- Location: LCCOMB_X21_Y16_N2
\inst7|ADDR_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~7_combout\ = \inst7|regRFLO\(18) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(18),
	datad => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~7_combout\);

-- Location: FF_X21_Y16_N3
\inst7|ADDR_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(7));

-- Location: LCCOMB_X21_Y16_N12
\inst7|ADDR_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~8_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(19),
	combout => \inst7|ADDR_A~8_combout\);

-- Location: FF_X21_Y16_N13
\inst7|ADDR_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(8));

-- Location: LCCOMB_X21_Y16_N26
\inst7|ADDR_A~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~9_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(20),
	combout => \inst7|ADDR_A~9_combout\);

-- Location: FF_X21_Y16_N27
\inst7|ADDR_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(9));

-- Location: LCCOMB_X25_Y16_N12
\inst7|ADDR_A~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~10_combout\ = \inst7|regRFLO\(21) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(21),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~10_combout\);

-- Location: FF_X25_Y16_N13
\inst7|ADDR_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(10));

-- Location: LCCOMB_X25_Y16_N26
\inst7|ADDR_A~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~11_combout\ = \inst7|regRFLO\(22) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(22),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~11_combout\);

-- Location: FF_X25_Y16_N27
\inst7|ADDR_A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(11));

-- Location: LCCOMB_X25_Y16_N22
\inst7|ADDR_B[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B[3]~0_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst7|regRFLO\(23))) # (!\inst12|tx~q\ & ((!\inst7|regIFLO\(23)))))) # (!\PTTn~input_o\ & (\inst7|regRFLO\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datab => \PTTn~input_o\,
	datac => \inst12|tx~q\,
	datad => \inst7|regIFLO\(23),
	combout => \inst7|ADDR_B[3]~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\inst7|ADDR_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~1_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(11))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[3]~0_combout\,
	datab => \inst7|regIFLO\(11),
	datac => \inst7|regRFLO\(11),
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~1_combout\);

-- Location: FF_X22_Y17_N5
\inst7|ADDR_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(0));

-- Location: LCCOMB_X22_Y17_N2
\inst7|ADDR_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~2_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(12)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(12),
	datab => \inst15~combout\,
	datac => \inst7|regIFLO\(12),
	datad => \inst7|ADDR_B[3]~0_combout\,
	combout => \inst7|ADDR_B~2_combout\);

-- Location: FF_X22_Y17_N3
\inst7|ADDR_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(1));

-- Location: LCCOMB_X25_Y16_N4
\inst7|ADDR_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~3_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(13))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(13),
	datab => \inst7|regRFLO\(13),
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~3_combout\);

-- Location: FF_X25_Y16_N5
\inst7|ADDR_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(2));

-- Location: LCCOMB_X25_Y16_N30
\inst7|ADDR_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~4_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(14)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(14),
	datab => \inst7|regIFLO\(14),
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~4_combout\);

-- Location: FF_X25_Y16_N31
\inst7|ADDR_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(3));

-- Location: LCCOMB_X25_Y16_N16
\inst7|ADDR_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~5_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(15))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(15),
	datab => \inst7|regRFLO\(15),
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~5_combout\);

-- Location: FF_X25_Y16_N17
\inst7|ADDR_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(4));

-- Location: LCCOMB_X25_Y16_N2
\inst7|ADDR_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~6_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(16))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(16),
	datab => \inst15~combout\,
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst7|regRFLO\(16),
	combout => \inst7|ADDR_B~6_combout\);

-- Location: FF_X25_Y16_N3
\inst7|ADDR_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(5));

-- Location: LCCOMB_X25_Y16_N28
\inst7|ADDR_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~7_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(17)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(17),
	datab => \inst15~combout\,
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst7|regIFLO\(17),
	combout => \inst7|ADDR_B~7_combout\);

-- Location: FF_X25_Y16_N29
\inst7|ADDR_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(6));

-- Location: LCCOMB_X22_Y16_N28
\inst7|ADDR_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~8_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(18))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(18),
	datab => \inst7|ADDR_B[3]~0_combout\,
	datac => \inst15~combout\,
	datad => \inst7|regRFLO\(18),
	combout => \inst7|ADDR_B~8_combout\);

-- Location: FF_X22_Y16_N29
\inst7|ADDR_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(7));

-- Location: LCCOMB_X22_Y16_N26
\inst7|ADDR_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~9_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(19)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(19),
	datab => \inst7|ADDR_B[3]~0_combout\,
	datac => \inst15~combout\,
	datad => \inst7|regIFLO\(19),
	combout => \inst7|ADDR_B~9_combout\);

-- Location: FF_X22_Y16_N27
\inst7|ADDR_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(8));

-- Location: LCCOMB_X22_Y16_N24
\inst7|ADDR_B~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~10_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(20)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(20),
	datab => \inst15~combout\,
	datac => \inst7|regIFLO\(20),
	datad => \inst7|ADDR_B[3]~0_combout\,
	combout => \inst7|ADDR_B~10_combout\);

-- Location: FF_X22_Y16_N25
\inst7|ADDR_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(9));

-- Location: LCCOMB_X25_Y16_N18
\inst7|ADDR_B~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~11_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regIFLO\(21)))) # (!\inst15~combout\ & (!\inst7|regRFLO\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(21),
	datab => \inst7|regIFLO\(21),
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~11_combout\);

-- Location: FF_X25_Y16_N19
\inst7|ADDR_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(10));

-- Location: LCCOMB_X25_Y16_N8
\inst7|ADDR_B~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~12_combout\ = \inst7|ADDR_B[3]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regIFLO\(22))) # (!\inst15~combout\ & ((!\inst7|regRFLO\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(22),
	datab => \inst7|regRFLO\(22),
	datac => \inst7|ADDR_B[3]~0_combout\,
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~12_combout\);

-- Location: FF_X25_Y16_N9
\inst7|ADDR_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(11));

-- Location: M9K_X15_Y20_N0
\inst|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init2 => X"555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init1 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y20_N30
\inst7|data_out_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~0_combout\ = \inst|altsyncram_component|auto_generated|q_a\(12) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~0_combout\);

-- Location: FF_X18_Y20_N31
\inst7|data_out_A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(12));

-- Location: LCCOMB_X14_Y20_N16
\inst7|data_out_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~0_combout\ = \inst|altsyncram_component|auto_generated|q_b\(12) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_b\(12),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~0_combout\);

-- Location: FF_X14_Y20_N17
\inst7|data_out_B[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(12));

-- Location: LCCOMB_X14_Y20_N12
\inst3|DA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~1_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(12)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_out_A\(12),
	datac => \inst7|data_out_B\(12),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~1_combout\);

-- Location: FF_X14_Y20_N13
\inst3|DA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(12));

-- Location: LCCOMB_X14_Y20_N30
\inst7|data_out_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~1_combout\ = \inst|altsyncram_component|auto_generated|q_b\(11) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(11),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~1_combout\);

-- Location: FF_X14_Y20_N31
\inst7|data_out_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(11));

-- Location: LCCOMB_X18_Y20_N4
\inst7|data_out_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~1_combout\ = \inst|altsyncram_component|auto_generated|q_a\(11) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~1_combout\);

-- Location: FF_X18_Y20_N5
\inst7|data_out_A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(11));

-- Location: LCCOMB_X21_Y20_N6
\inst3|DA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~2_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(11))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_out_B\(11),
	datac => \inst7|data_out_A\(11),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~2_combout\);

-- Location: FF_X21_Y20_N7
\inst3|DA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(11));

-- Location: M9K_X15_Y18_N0
\inst|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAA",
	mem_init2 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y20_N8
\inst7|data_out_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~2_combout\ = \inst|altsyncram_component|auto_generated|q_b\(10) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(10),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~2_combout\);

-- Location: FF_X14_Y20_N9
\inst7|data_out_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(10));

-- Location: LCCOMB_X18_Y20_N22
\inst7|data_out_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~2_combout\ = \inst|altsyncram_component|auto_generated|q_a\(10) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(10),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~2_combout\);

-- Location: FF_X18_Y20_N23
\inst7|data_out_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(10));

-- Location: LCCOMB_X14_Y20_N2
\inst3|DA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~3_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(10))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(10),
	datab => \inst7|data_out_A\(10),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~3_combout\);

-- Location: FF_X14_Y20_N3
\inst3|DA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(10));

-- Location: LCCOMB_X18_Y20_N16
\inst7|data_out_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~3_combout\ = \inst|altsyncram_component|auto_generated|q_a\(9) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~3_combout\);

-- Location: FF_X18_Y20_N17
\inst7|data_out_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(9));

-- Location: LCCOMB_X14_Y20_N22
\inst7|data_out_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~3_combout\ = \inst|altsyncram_component|auto_generated|q_b\(9) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(9),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~3_combout\);

-- Location: FF_X14_Y20_N23
\inst7|data_out_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(9));

-- Location: LCCOMB_X14_Y20_N20
\inst3|DA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~4_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(9)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|p0:sel~q\,
	datac => \inst7|data_out_A\(9),
	datad => \inst7|data_out_B\(9),
	combout => \inst3|DA~4_combout\);

-- Location: FF_X14_Y20_N21
\inst3|DA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(9));

-- Location: M9K_X15_Y19_N0
\inst|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFF00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFF000000000000000000001555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000005555555555555555555556AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init2 => X"000000000005555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000015555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000015555555",
	mem_init1 => X"5555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000155555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000005555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y20_N0
\inst7|data_out_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~4_combout\ = \inst|altsyncram_component|auto_generated|q_b\(8) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_b\(8),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~4_combout\);

-- Location: FF_X14_Y20_N1
\inst7|data_out_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(8));

-- Location: LCCOMB_X18_Y20_N18
\inst7|data_out_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~4_combout\ = \inst|altsyncram_component|auto_generated|q_a\(8) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~4_combout\);

-- Location: FF_X18_Y20_N19
\inst7|data_out_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(8));

-- Location: LCCOMB_X14_Y20_N18
\inst3|DA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~5_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(8))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(8),
	datab => \inst7|data_out_A\(8),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~5_combout\);

-- Location: FF_X14_Y20_N19
\inst3|DA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(8));

-- Location: LCCOMB_X14_Y20_N10
\inst7|data_out_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~5_combout\ = \inst|altsyncram_component|auto_generated|q_b\(7) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(7),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~5_combout\);

-- Location: FF_X14_Y20_N11
\inst7|data_out_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(7));

-- Location: LCCOMB_X18_Y20_N24
\inst7|data_out_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~5_combout\ = \inst|altsyncram_component|auto_generated|q_a\(7) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~5_combout\);

-- Location: FF_X18_Y20_N25
\inst7|data_out_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(7));

-- Location: LCCOMB_X14_Y20_N4
\inst3|DA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~6_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(7))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(7),
	datab => \inst7|data_out_A\(7),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~6_combout\);

-- Location: FF_X14_Y20_N5
\inst3|DA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(7));

-- Location: M9K_X15_Y17_N0
\inst|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000055555AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFF0000055555AAAAAFFFFF00000155556AAAABFFFFC0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000555556AAAABFFFFC0000055555AAAAAFFFFFC0000155556AAAABFFFFF00000555556AAAABFFFFC0000055555AAAAAFFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAABFFFFC00000555556AAAABFFFFF00000155555AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAABFFFFF00000155555AAAAABFFFFF00000155555",
	mem_init2 => X"AAAAABFFFFF00000155555AAAAABFFFFF000000555556AAAAAFFFFFC00000555555AAAAABFFFFF000000555556AAAAAFFFFFF000001555556AAAAAFFFFFF000001555556AAAAAFFFFFF000000555556AAAAABFFFFFC00000155555AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555555AAAAAAFFFFFF0000001555556AAAAABFFFFFC000000555555AAAAAAFFFFFFC000001555555AAAAAABFFFFFC0000005555556AAAAABFFFFFF0000001555555AAAAAABFFFFFF0000001555555AAAAAABFFFFFFC0000005555556AAAAAABFFFFFF00000005555556AAAAAABFFFFFFC0000005555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFC0000001",
	mem_init1 => X"5555555AAAAAAAFFFFFFFC00000005555555AAAAAAABFFFFFFF000000015555555AAAAAAAAFFFFFFFC000000055555555AAAAAAAAFFFFFFFC0000000155555556AAAAAAAAFFFFFFFF00000000555555556AAAAAAABFFFFFFFF00000000155555555AAAAAAAABFFFFFFFFC00000000555555555AAAAAAAAAFFFFFFFFF0000000005555555556AAAAAAAABFFFFFFFFF00000000015555555556AAAAAAAAAFFFFFFFFFF00000000005555555555AAAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAABFFFFFFFFFFC0000000000155555555555AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAFFFFFFFFFFFFF0000000",
	mem_init0 => X"00000015555555555555AAAAAAAAAAAAAAFFFFFFFFFFFFFFC000000000000001555555555555555AAAAAAAAAAAAAAABFFFFFFFFFFFFFFFF000000000000000001555555555555555556AAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFF000000000000000000000155555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000015555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y20_N10
\inst7|data_out_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~6_combout\ = \inst|altsyncram_component|auto_generated|q_a\(6) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~6_combout\);

-- Location: FF_X18_Y20_N11
\inst7|data_out_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(6));

-- Location: LCCOMB_X14_Y20_N28
\inst7|data_out_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~6_combout\ = \inst|altsyncram_component|auto_generated|q_b\(6) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(6),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~6_combout\);

-- Location: FF_X14_Y20_N29
\inst7|data_out_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(6));

-- Location: LCCOMB_X14_Y20_N6
\inst3|DA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~7_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(6)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_out_A\(6),
	datac => \inst7|data_out_B\(6),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~7_combout\);

-- Location: FF_X14_Y20_N7
\inst3|DA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(6));

-- Location: LCCOMB_X14_Y20_N26
\inst7|data_out_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~7_combout\ = \inst|altsyncram_component|auto_generated|q_b\(5) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_b\(5),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~7_combout\);

-- Location: FF_X14_Y20_N27
\inst7|data_out_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(5));

-- Location: LCCOMB_X18_Y20_N12
\inst7|data_out_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~7_combout\ = \inst|altsyncram_component|auto_generated|q_a\(5) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~7_combout\);

-- Location: FF_X18_Y20_N13
\inst7|data_out_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(5));

-- Location: LCCOMB_X14_Y20_N24
\inst3|DA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~8_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(5))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(5),
	datac => \inst7|data_out_A\(5),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~8_combout\);

-- Location: FF_X14_Y20_N25
\inst3|DA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(5));

-- Location: M9K_X27_Y20_N0
\inst|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"05ABF056BF056BF056AF016AF016AF015AFC15AFC15AFC05ABC05ABC056BF056BF056BF016AF016AF015AFC15AFC15ABC05ABC05ABF056BF056BF016AF016AF015AFC15AFC15ABC05ABC056BF056BF056AF016AF015AFC15AFC05ABC05ABF056BF056AF016AFC15AFC15ABC05ABC056BF056AF016AFC15AFC15ABC05ABF056BF016AF015AFC15ABC05ABF056BF016AF015AFC05ABC056BF056AF015AFC15ABC056BF056AF015AFC15ABC056BF016AF015AFC05ABF056AF015AFC15ABC056BF016AFC15ABC056BF016AFC15ABC056AF015AFC05ABF056AF015ABC056BF016AFC05ABF056AF015ABC056BF015AFC056BF016AFC05ABF016AFC05ABF016AFC05ABF",
	mem_init2 => X"016AFC05ABF016AFC056BF015AFC056AF015ABF056AFC15ABF016AFC056AF015ABF056AFC056BF015ABF056AFC056BF015ABF016AFC056AFC05ABF015ABF016AFC056AFC056BF015ABF015ABF015AFC056AFC056AFC056AFC056BF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABFC056AFC056AFC056AFC056ABF015ABF015ABF0056AFC056AFC015ABF015ABFC056AFC055ABF015ABFC056AFC015ABF0156AFC055ABF0156AFC055ABF0156AFC055ABF0056AFC015ABFC056ABF0156AFC015ABFC056ABF0056AFF0156AFC015AAFC055ABFC055ABF0056ABF0056ABF0056ABF0056ABF0056ABF0055ABFC055ABFC015AAFC",
	mem_init1 => X"0156AFF0156ABF0055ABFC015AAFF0156ABF0055AAFC0156AFF0055ABFC0156ABF0055AAFF0156ABFC0156ABF0055AAFF0055AAFF0055AAFC0156ABFC0156ABFC0156ABFF0055AAFF0055AAFF0055AABFC0156ABFC0055AAFF00556ABFC0155AAFF00556ABFC0055AAFFC0155AAFF00156AAFF00156ABFF00556AAFF00156AAFF00155AAFFC0155AABFC00556AAFF00155AABFC00556AAFFC0055AABFF00155AABFF00155AABFF00155AABFF000556AAFFC00556AABFF001556AAFFC00155AABFFC00555AABFFC00555AABFFC00555AAAFFC001556AABFF000555AAAFFF000555AAAFFF000555AAAFFF000555AAABFFC001555AAAFFF0001556AAAFFF0001555",
	mem_init0 => X"AAAFFFC000555AAABFFF0001555AAABFFF00015556AAAFFFC0005555AAABFFFC0005555AAAAFFFF00015556AAABFFFC00005555AAAAFFFF000015556AAAAFFFFC000055556AAAAFFFFC000055556AAAABFFFFC000055555AAAAAFFFFF00000155556AAAAAFFFFFC00000555556AAAAABFFFFFC000001555556AAAAABFFFFFF00000015555556AAAAAABFFFFFFC000000055555556AAAAAAABFFFFFFFC00000000555555555AAAAAAAAABFFFFFFFFFC0000000000555555555556AAAAAAAAAAABFFFFFFFFFFFFFC0000000000000005555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N22
\inst7|data_out_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~8_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \inst7|data_out_B~8_combout\);

-- Location: FF_X21_Y20_N23
\inst7|data_out_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(4));

-- Location: LCCOMB_X19_Y20_N24
\inst7|data_out_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~8_combout\ = \inst7|sign_A_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_A_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst7|data_out_A~8_combout\);

-- Location: FF_X19_Y20_N25
\inst7|data_out_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(4));

-- Location: LCCOMB_X14_Y20_N14
\inst3|DA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~9_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(4))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(4),
	datab => \inst7|data_out_A\(4),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~9_combout\);

-- Location: FF_X14_Y20_N15
\inst3|DA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(4));

-- Location: LCCOMB_X19_Y20_N22
\inst7|data_out_A~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~9_combout\ = \inst7|sign_A_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_A_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst7|data_out_A~9_combout\);

-- Location: FF_X19_Y20_N23
\inst7|data_out_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(3));

-- Location: LCCOMB_X21_Y20_N0
\inst7|data_out_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~9_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \inst7|data_out_B~9_combout\);

-- Location: FF_X21_Y20_N1
\inst7|data_out_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(3));

-- Location: LCCOMB_X21_Y20_N8
\inst3|DA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~10_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(3)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A\(3),
	datab => \inst7|data_out_B\(3),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~10_combout\);

-- Location: FF_X21_Y20_N9
\inst3|DA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(3));

-- Location: M9K_X27_Y16_N0
\inst|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"721CB72D8B61D8721CB72D8B61D8721CB72D8B61D8721CB62D8761C872DCB62D8761C872DCB61D8721CB72D8B61D872DCB62D8761CB72D8B61D872DCB62D8721CB72D8761C872D8B61D872DCB61D8721CB62D8721CB62D8721CB62D8721CB62D8721CB62D872DCB61D872DCB61C872D8761CB62D872DCB61C872D8761CB61D872D8B61CB62D872D8B61CB61D872D8721CB61CB72D872D8761CB61CB62D872D872D8B61CB61CB61D872D872D872D8761CB61CB61CB61CB61CB61C872D872D872D872D872D872D872D872D872D872CB61CB61CB61CB61CB61CB6D872D872D872DB61CB61CB61872D872D861CB61CB6D872D861CB61CB2D872CB61CB6D872DB61CB",
	mem_init2 => X"2D872CB61C72D861CB6D872CB61872DB61C72DB61CB2D861CB2D861C72DB61C72CB61871CB6D861CB2DB61871CB2D861C72CB6D861C72CB2DB61871CB2CB6D861C71CB2CB6D861871C72CB2DB6DB61861C71C72CB2CB2DB6DB6D861861861C71C71C71C71C71CB2CB2CB2CB2CB2CB2CB1C71C71C71C71C6186186186DB6DB6CB2CB2C71C7186186DB6CB2CB1C71861B6DB2CB1C6186DB6CB1C7186DB2CB1C61B6CB2C7186DB2C7186DB2C7186DB2C61B6CB1C6DB2C71B6CB1C6DB2C61B6C71B6CB186CB186DB1C6DB1C6DB1C6DB186CB186CB1B6C71B2C6DB1C6CB1B6C61B1C6CB1B6C61B186C71B1C6C71B2C6CB1B1C6C71B1C6C61B1B6C6CB1B1C6C6DB1B1C",
	mem_init1 => X"6C6DB1B1C6C6CB1B1B6C6C6DB1B1B2C6C6C71B1B1B6C6C6C61B1B1B186C6C6C6C71B1B1B1B186C6C6C6C6C6C61B1B1B1B1B1B1B1B1B1B1B1C6C6C6C6C6C6C6C6C6C6C6C5B1B1B1B1B1B1B1B1B1B1B1AC6C6C6C6C6C6F1B1B1B1B1AC6C6C6C6B1B1B1B06C6C6C5B1B1B06C6C6F1B1B16C6C6B1B1BC6C6C1B1B06C6F1B1BC6C6B1B16C6F1B1AC6C1B1AC6C1B16C6F1B06C6B1BC6C1B16C6B1AC6F1B06C1B06C5B16C5B16C5B16C5B16C5B06C1B06F1BC6B1AC5B06C1BC6B16C1BC6B16C1BC6B16C1BC6B16F1AC5BC6B16F1AC1BC5B06B16F16C1AC1BC5BC6B06B06B06F16F16F16F16F16F16F16F16F16F06B06B06BC5BC5AC1AF16F16B06BC5AC1AF16B05BC1AF",
	mem_init0 => X"16B05BC1AF16B05AC16F05BC16F05BC16F05AC16BC5AF06BC16B05AF05BC16BC16B05AF05AF05AF06BC16BC16BC16BC16BF05AF05AF05AF016BC16BC05AF05ABC16BF05AFC16BF05AFC16AF056BC05ABC15AFC16AF016AF016AF016AF015AFC15ABC056BF016AFC05ABF015AFC056AFC056AFC05ABFC056AFC056AFC055ABF0156AFC015ABFC055ABFC055ABFC055AAFF0156ABFC0156ABFC0156ABFC0156AAFF00556ABFF00156AAFFC00556AAFFC00556AAFFF001556AABFFC001556AABFFC0005556AAAFFFC0005555AAAAFFFF000015555AAAABFFFFC00000555556AAAAAAFFFFFFF000000005555555556AAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y20_N8
\inst7|data_out_A~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~10_combout\ = \inst|altsyncram_component|auto_generated|q_a\(2) $ (!\inst7|sign_A_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst7|sign_A_rr~q\,
	combout => \inst7|data_out_A~10_combout\);

-- Location: FF_X19_Y20_N9
\inst7|data_out_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(2));

-- Location: LCCOMB_X21_Y20_N26
\inst7|data_out_B~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~10_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \inst7|data_out_B~10_combout\);

-- Location: FF_X21_Y20_N27
\inst7|data_out_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(2));

-- Location: LCCOMB_X21_Y20_N18
\inst3|DA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~11_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(2)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A\(2),
	datab => \inst3|p0:sel~q\,
	datad => \inst7|data_out_B\(2),
	combout => \inst3|DA~11_combout\);

-- Location: FF_X21_Y20_N19
\inst3|DA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(2));

-- Location: LCCOMB_X19_Y20_N26
\inst7|data_out_A~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~11_combout\ = \inst7|sign_A_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_A_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst7|data_out_A~11_combout\);

-- Location: FF_X19_Y20_N27
\inst7|data_out_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(1));

-- Location: LCCOMB_X21_Y20_N20
\inst7|data_out_B~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~11_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \inst7|data_out_B~11_combout\);

-- Location: FF_X21_Y20_N21
\inst7|data_out_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(1));

-- Location: LCCOMB_X21_Y20_N28
\inst3|DA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~12_combout\ = (\inst3|p0:sel~q\ & ((\inst7|data_out_B\(1)))) # (!\inst3|p0:sel~q\ & (\inst7|data_out_A\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A\(1),
	datab => \inst7|data_out_B\(1),
	datad => \inst3|p0:sel~q\,
	combout => \inst3|DA~12_combout\);

-- Location: FF_X21_Y20_N29
\inst3|DA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(1));

-- Location: M9K_X27_Y19_N0
\inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"45111444511144451114444111044411104441110444111144451114445111444411104441111444511104441110444511104441111444511104445111044451110444511104445111044451111444411110444511114444511114444511114444511110444451111444441111104444511111444445111114444441111114444441111110444444111111144444445111111104444444411111111144444444445111111111110444444444444441111111111111111111111104444444444444444444444444444444444444451111111111111111111110444444444444451111111111444444444111111110444444511111104444451111104444411111",
	mem_init2 => X"44444111114444511114444111144441111444511104441110444111444511044511044511044511044111445114441104411044110441144511441104511441104510451144114411441144104510451041144104514410451441045145104104114514514510410410410410410410514514514104105145141041451410514504145041450414105141050414105041410505141410505041414145050505050414141414141414141414141405050505054141415050501414050501415050141505414050140501405014054150540501501405405415015015015015015015015015405405501540540150055015401500550055005500550015401550",
	mem_init1 => X"05540155001550015500055400155400155400155500015550001555400005555400001555540000005555555000000000555555555555550000000000000000000000015555555555555500000000155555540000015555500001555500005555000155500015540015540015540055400554005540055001540155005500550054015401500540150054055015015405405405405405415015014054150140501505415054140501415050141405050141414050505050505050505050505050505041414145050414145051410504145041450414504105145141041041451451451451441041041145104104510411441145104510441144110451144511",
	mem_init0 => X"44511445110441114441110444111044411114444511110444441111110444444451111111111111044444444444444444111111111111114444444411111104444411111444411110444111044411144411144411044111441104411045104411441144114410451041145104104514514514510414514514514104105145041450414504145051414505141410505051414141414141414141414141414050505014140505414050541505415054150540501501405405405405405405405401501540550154055005500550055005540155005540055400555001554001555000155500005555000015555400000155555550000000000155555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./mif/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N10
\inst7|data_out_B~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~12_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_B_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \inst7|data_out_B~12_combout\);

-- Location: FF_X21_Y20_N11
\inst7|data_out_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(0));

-- Location: LCCOMB_X19_Y20_N0
\inst7|data_out_A~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A~12_combout\ = \inst7|sign_A_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sign_A_rr~q\,
	datad => \inst|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst7|data_out_A~12_combout\);

-- Location: FF_X19_Y20_N1
\inst7|data_out_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A\(0));

-- Location: LCCOMB_X21_Y20_N30
\inst3|DA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~13_combout\ = (\inst3|p0:sel~q\ & (\inst7|data_out_B\(0))) # (!\inst3|p0:sel~q\ & ((\inst7|data_out_A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_B\(0),
	datab => \inst3|p0:sel~q\,
	datad => \inst7|data_out_A\(0),
	combout => \inst3|DA~13_combout\);

-- Location: FF_X21_Y20_N31
\inst3|DA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(0));

-- Location: IOIBUF_X0_Y7_N1
\CODEC_DOUT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_DOUT,
	o => \CODEC_DOUT~input_o\);

-- Location: IOIBUF_X34_Y17_N1
\KEYn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEYn,
	o => \KEYn~input_o\);

-- Location: IOIBUF_X0_Y11_N22
\clk_ext~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_ext,
	o => \clk_ext~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\CODEC_SDA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => CODEC_SDA,
	o => \CODEC_SDA~input_o\);
END structure;


