V 000052 55 301 1634494563672 altera_syn_attributes
(_unit VHDL(altera_syn_attributes 0 32)
	(_version ve4)
	(_time 1634494563673 2021.10.17 21:16:03)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_syn_attributes.vhd\))
	(_parameters dbg tan)
	(_code ebbee2b8eabdbbfdeaeef9b1bbeebdece8ece2edbe)
	(_coverage d)
	(_use(std(standard)))
)
V 000056 55 589 1634494563985 altera_standard_functions
(_unit VHDL(altera_standard_functions 0 18(altera_standard_functions 0 25))
	(_version ve4)
	(_time 1634494563990 2021.10.17 21:16:03)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_standard_functions.vhd\))
	(_parameters dbg tan)
	(_code 24717420737274322076367e742172232723202225)
	(_coverage d)
	(_ent
		(_time 1634494563985)
	)
	(_object
		(_subprogram
			(_int maximum 0 0 27(_ent(_func)))
			(_int minimum 1 0 36(_ent(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . altera_standard_functions 2 -1)
)
V 000054 55 4018 1634494564366 alt_dspbuilder_package
(_unit VHDL(alt_dspbuilder_package 0 24(alt_dspbuilder_package 0 1469))
	(_version ve4)
	(_time 1634494564445 2021.10.17 21:16:04)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\))
	(_parameters dbg tan)
	(_code e9bcbabab3bfb9fcbfe9bfecfab2b8efebeeecefe0efba)
	(_coverage d)
	(_ent
		(_time 1634494564366)
	)
	(_object
		(_cnst(_int M_MAX -1 0 26(_ent((i 64)))))
		(_cnst(_int MAXROM -2 0 27(_ent((i 4096)))))
		(_type(_int ~STRING~15 0 28(_array -3((_to i 1 i 85)))))
		(_cnst(_int altversion 0 0 28(_ent(_string \"DSP Builder - Quartus II development tool and MATLAB/Simulink Interface - Version 7.2"\))))
		(_type(_int ~STRING~151 0 29(_array -3((_to i 1 i 2)))))
		(_cnst(_int DSPBuilderQTB 1 0 29(_ent(_string \"on"\))))
		(_type(_int ~STRING~152 0 30(_array -3((_to i 1 i 3)))))
		(_cnst(_int DSPBuilderVersion 2 0 30(_ent(_string \"7.2"\))))
		(_type(_int ~STRING~153 0 31(_array -3((_to i 1 i 11)))))
		(_cnst(_int DSPBuilderProduct 3 0 31(_ent(_string \"DSP Builder"\))))
		(_type(_int max_vector 0 33(_array -4((_dto i 64 i 0)))))
		(_type(_int vector_2D 0 34(_array 4((_uto i 0 i 2147483647)))))
		(_type(_int STD_LOGIC_2DSPBUILDER 0 35(_array -4((_uto i 0 i 2147483647)(_uto i 0 i 2147483647)))))
		(_type(_int STD_LOGIC_3D 0 37(_array -4((_uto i 0 i 2147483647)(_uto i 0 i 2147483647)(_uto i 0 i 2147483647)))))
		(_type(_int integer_2D 0 38(_array -5((_uto i 0 i 2147483647)))))
		(_type(_int LogicalOperator 0 39(_enum1 altand altor altxor altnand altnor altnot altshiftleft altshiftright altrotateright altrotateleft (_to i 0 i 9))))
		(_type(_int CompareOperator 0 40(_enum1 altaeb altaneb altagb altageb altalb altaleb (_to i 0 i 5))))
		(_type(_int AddSubOperator 0 41(_enum1 addadd addsub subadd subsub (_to i 0 i 3))))
		(_type(_int BusArithm 0 42(_enum1 busissigned busisunsigned roundlsb truncatelsb saturmsb truncatemsb (_to i 0 i 5))))
		(_type(_int RegisterStructure 0 43(_enum1 none datainputs multiplieroutput datainputsandmultiplier noregister inputsonly multiplieronly adderonly inputsandmultiplier inputsandadder multiplierandadder inputsmultiplierandadder (_to i 0 i 11))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 196(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~15 0 197(_array -4((_dto i 6 i 0)))))
		(_type(_int ~STRING{1~to~11}~16 0 1664(_array -3((_to i 1 i 11)))))
		(_subprogram
			(_int nbitnecessary 0 0 1471(_ent(_func -5 -5)))
			(_int Nstd_bitnecessary 1 0 1517(_ent(_func -5 -6)))
			(_int nSignbitnecessary 2 0 1491(_ent(_func -5 -5)))
			(_int int2ustd 3 0 1566(_ent(_func)))
			(_int bitvec2std 4 0 1592(_ent(_func -6 -7)))
			(_int int2sstd 5 0 1572(_ent(_func)))
			(_int int2bit 6 0 1582(_ent(_func -4 -5)))
			(_int cal_width_lpm_mult 7 0 1606(_ent(_func)))
			(_int integer_is_even 8 0 1618(_ent(_func -8 -5)))
			(_int ceil_divide 9 0 1626(_ent(_func)))
			(_int floor_divide 10 0 1641(_ent(_func)))
			(_int ToNatural 11 0 1651(_ent(_func -5 -5)))
			(_int To_String 12 0 1662(_ent(_func -9 -5)))
			(_int To_String 13 0 1713(_ent(_func -9 -6)))
			(_int To_Character 14 0 1698(_ent(_func -3 -4)))
			(_int cp_str 15 0 1724(_ent(_func)))
			(_int StdPowerOfTwo 16 0 1545(_ent(_func -5 -6)))
		)
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . alt_dspbuilder_package 17 -1)
)
V 000057 55 3726 1634494564908 altera_europa_support_lib
(_unit VHDL(altera_europa_support_lib 0 35(altera_europa_support_lib 0 132))
	(_version ve4)
	(_time 1634494565096 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_europa_support_lib.vhd\))
	(_parameters dbg tan)
	(_code 792c2d78232f296f7c7c727c68207e7f7c7e7c7e7b7f2f)
	(_coverage d)
	(_ent
		(_time 1634494564908)
	)
	(_object
		(_type(_int pad_type 0 101(_enum1 pad_none pad_spaces pad_zeros (_to i 0 i 2))))
		(_type(_int slv4 0 370(_array -1((_to i 1 i 4)))))
		(_type(_int slv3 0 371(_array -1((_to i 1 i 3)))))
		(_type(_int ~INTEGER~range~1~to~32~16 0 523(_scalar (_to i 1 i 32))))
		(_type(_int ~STRING{1~to~32}~16 0 524(_array -8((_to i 1 i 32)))))
		(_type(_int ~STRING{1~to~1}~16 0 559(_array -8((_to i 1 i 1)))))
		(_type(_int ~STRING{1~to~1}~1618 0 664(_array -8((_to i 1 i 1)))))
		(_subprogram
			(_int and_reduce 0 0 138(_ent(_func -1 -2)))
			(_int nand_reduce 1 0 150(_ent(_func -1 -2)))
			(_int or_reduce 2 0 158(_ent(_func -1 -2)))
			(_int nor_reduce 3 0 170(_ent(_func -1 -2)))
			(_int xor_reduce 4 0 178(_ent(_func -1 -2)))
			(_int xnor_reduce 5 0 190(_ent(_func -1 -2)))
			(_int A_SRL 6 0 217(_ent(_func)))
			(_int A_SLL 7 0 231(_ent(_func)))
			(_int A_SRL 8 0 207(_ent(_func)))
			(_int A_SLL 9 0 212(_ent(_func)))
			(_int A_TOSTDLOGICVECTOR 10 0 247(_ent(_func -2 -1)))
			(_int A_TOSTDLOGICVECTOR 11 0 256(_ent(_func -2 -2)))
			(_int A_WE_StdLogic 12 0 261(_ent(_func)))
			(_int A_WE_StdUlogic 13 0 270(_ent(_func)))
			(_int A_WE_StdLogicVector 14 0 279(_ent(_func)))
			(_int A_WE_StdUlogicVector 15 0 288(_ent(_func)))
			(_int Vector_To_Std_Logic 16 0 297(_ent(_func -1 -2)))
			(_int TO_STD_LOGIC 17 0 198(_ent(_func -1 -4)))
			(_int a_rep 18 0 304(_ent(_func)))
			(_int a_rep_vector 19 0 315(_ent(_func)))
			(_int a_min 20 0 328(_ent(_func)))
			(_int a_max 21 0 338(_ent(_func)))
			(_int a_ext 22 0 350(_ent(_func)))
			(_int to_hex_string 23 0 457(_ent(_func)))
			(_int to_decimal_string 24 0 519(_ent(_func)))
			(_int to_decimal_string 25 0 552(_ent(_func)))
			(_int to_octal_string 26 0 586(_ent(_func)))
			(_int to_binary_string 27 0 676(_ent(_func)))
			(_int to_hex_string 28 0 640(_ent(_func)))
			(_int to_decimal_string 29 0 647(_ent(_func)))
			(_int to_octal_string 30 0 654(_ent(_func)))
			(_int to_binary_string 31 0 661(_ent(_func)))
			(_int do_pad_none 32 0 384(_arch(_func -7 -7)))
			(_int replace_leading_zeros 33 0 418(_arch(_func)))
			(_int do_pad 34 0 439(_arch(_func)))
			(_int round_up_to_multiple 35 0 450(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(3)
		(2)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(16843009)
		(67372036)
		(808464432 808464432 808464432 808464432 808464432 808464432 808464432 808464432)
		(48)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(65793)
		(263172)
	)
	(_model . altera_europa_support_lib 36 -1)
)
V 000043 55 1277 1634494565456 dffeas_pack
(_unit VHDL(dffeas_pack 0 25)
	(_version ve4)
	(_time 1634494565457 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives_components.vhd\))
	(_parameters dbg tan)
	(_code e1b4b3b2e6b6b3f7e5e3f0bab3e4b7e6e1e7e0e7e2)
	(_coverage d)
	(_object
		(_cnst(_int DefWireDelay -1 0 28(_ent(((ns 0))((ns 0))))))
		(_cnst(_int DefPropDelay01 -1 0 29(_ent(((ns 0))((ns 0))))))
		(_cnst(_int DefPropDelay01Z -2 0 30(_ent((_others(ns 0))))))
		(_cnst(_int DefSetupHoldCnst -3 0 31(_ent((ns 0)))))
		(_cnst(_int DefPulseWdthCnst -3 0 32(_ent((ns 0)))))
		(_cnst(_int DefGlitchMode -4 0 33(_ent((i 3)))))
		(_cnst(_int DefGlitchMsgOn -5 0 34(_ent((i 0)))))
		(_cnst(_int DefGlitchXOn -5 0 35(_ent((i 0)))))
		(_cnst(_int DefMsgOnChecks -5 0 36(_ent((i 1)))))
		(_cnst(_int DefXOnChecks -5 0 37(_ent((i 1)))))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType01(0 VitalDelayType01)))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType01Z(0 VitalDelayType01Z)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extieee.VITAL_Timing.VitalGlitchKindType(0 VitalGlitchKindType)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(VITAL_Timing))(std(standard))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
)
V 000059 55 820 1634494565634 altera_primitives_components
(_unit VHDL(altera_primitives_components 0 46)
	(_version ve4)
	(_time 1634494565635 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives_components.vhd\))
	(_parameters dbg tan)
	(_code 8cde8d828cdadc9a898a86db9dd58b8b8c8b8e8a858ad8)
	(_coverage d)
	(_object
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType(2 VitalDelayType)))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType01(2 VitalDelayType01)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(VITAL_Timing))(.(dffeas_pack)))
)
V 000049 55 671           1634494565792 BEHAVIOR
(_unit VHDL(global 0 138(behavior 0 143))
	(_version ve4)
	(_time 1634494565793 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 297b2f2d737e2b3f2b7d38732b2f2e2f7a2f7f2f2b)
	(_coverage d)
	(_ent
		(_time 1634494565789)
	)
	(_object
		(_port(_int a_in -1 0 140(_ent(_in))))
		(_port(_int a_out -1 0 141(_ent(_out))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 670           1634494565809 BEHAVIOR
(_unit VHDL(carry 0 150(behavior 0 155))
	(_version ve4)
	(_time 1634494565810 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 481a4a4a411e1e5f4a1d51121a4e494f4a4f4a4f41)
	(_coverage d)
	(_ent
		(_time 1634494565804)
	)
	(_object
		(_port(_int a_in -1 0 152(_ent(_in))))
		(_port(_int a_out -1 0 153(_ent(_out))))
		(_prcs
			(line__157(_arch 0 0 157(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 672           1634494565824 BEHAVIOR
(_unit VHDL(cascade 0 162(behavior 0 167))
	(_version ve4)
	(_time 1634494565825 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 481a4a4a411e1f5e4b1c59121d4e4d4e4b4e494f4b)
	(_coverage d)
	(_ent
		(_time 1634494565816)
	)
	(_object
		(_port(_int a_in -1 0 164(_ent(_in))))
		(_port(_int a_out -1 0 165(_ent(_out))))
		(_prcs
			(line__169(_arch 0 0 169(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 858           1634494565835 BEHAVIOR
(_unit VHDL(carry_sum 0 174(behavior 0 181))
	(_version ve4)
	(_time 1634494565836 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 580a5a5b510e0e4f5a0a41015f5f5b5f5d5e0c5e5b)
	(_coverage d)
	(_ent
		(_time 1634494565831)
	)
	(_object
		(_port(_int sin -1 0 176(_ent(_in))))
		(_port(_int cin -1 0 177(_ent(_in))))
		(_port(_int sout -1 0 178(_ent(_out))))
		(_port(_int cout -1 0 179(_ent(_out))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_alias((sout)(sin)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__184(_arch 1 0 184(_assignment(_alias((cout)(cin)))(_simpleassign BUF)(_trgt(3))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 670           1634494565852 BEHAVIOR
(_unit VHDL(exp 0 189(behavior 0 194))
	(_version ve4)
	(_time 1634494565853 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 673563666831337162327f3c366162606f60676162)
	(_coverage d)
	(_ent
		(_time 1634494565848)
	)
	(_object
		(_port(_int a_in -1 0 191(_ent(_in))))
		(_port(_int a_out -1 0 192(_ent(_out))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_alias((a_out)(a_in)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 669           1634494565869 BEHAVIOR
(_unit VHDL(soft 0 201(behavior 0 206))
	(_version ve4)
	(_time 1634494565870 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 77247576262025607322642d707171707370747121)
	(_coverage d)
	(_ent
		(_time 1634494565865)
	)
	(_object
		(_port(_int a_in -1 0 203(_ent(_in))))
		(_port(_int a_out -1 0 204(_ent(_out))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 632           1634494565886 BEHAVIOR
(_unit VHDL(opndrn 0 213(behavior 0 218))
	(_version ve4)
	(_time 1634494565887 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 86d4d18980d18790838594dc8280d0818680d38082)
	(_coverage d)
	(_ent
		(_time 1634494565876)
	)
	(_object
		(_port(_int a_in -1 0 215(_ent(_in))))
		(_port(_int a_out -1 0 216(_ent(_out))))
		(_prcs
			(line__220(_arch 0 0 220(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 675           1634494565903 BEHAVIOR
(_unit VHDL(row_global 0 234(behavior 0 239))
	(_version ve4)
	(_time 1634494565904 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 96c59599c6c0c583c0c281cc9490c09094909790c5)
	(_coverage d)
	(_ent
		(_time 1634494565898)
	)
	(_object
		(_port(_int a_in -1 0 236(_ent(_in))))
		(_port(_int a_out -1 0 237(_ent(_out))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 669           1634494565919 BEHAVIOR
(_unit VHDL(tri 0 246(behavior 0 252))
	(_version ve4)
	(_time 1634494565920 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code b5e6b0e0b2e2e8a2b1e6a7efedb2b1b2b7b3bcb2b1)
	(_coverage d)
	(_ent
		(_time 1634494565910)
	)
	(_object
		(_port(_int a_in -1 0 248(_ent(_in))))
		(_port(_int oe -1 0 249(_ent(_in))))
		(_port(_int a_out -1 0 250(_ent(_out))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 674           1634494565936 BEHAVIOR
(_unit VHDL(lut_input 0 260(behavior 0 265))
	(_version ve4)
	(_time 1634494565937 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code c5979791c59395d09391dc9fc1c2c5c2c0c2c1c396)
	(_coverage d)
	(_ent
		(_time 1634494565927)
	)
	(_object
		(_port(_int a_in -1 0 262(_ent(_in))))
		(_port(_int a_out -1 0 263(_ent(_out))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 675           1634494565948 BEHAVIOR
(_unit VHDL(lut_output 0 272(behavior 0 277))
	(_version ve4)
	(_time 1634494565949 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code c5979791c59395d09391839e91c2c1c2c5c2c0c2c1)
	(_coverage d)
	(_ent
		(_time 1634494565943)
	)
	(_object
		(_port(_int a_in -1 0 274(_ent(_in))))
		(_port(_int a_out -1 0 275(_ent(_out))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 816           1634494565965 BEHAVIOR
(_unit VHDL(latch 0 284(behavior 0 290))
	(_version ve4)
	(_time 1634494565966 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code d5878787d18385c3d7d0cd8fd7d3d4d2d1d3d6d3dd)
	(_coverage d)
	(_ent
		(_time 1634494565960)
	)
	(_object
		(_port(_int d -1 0 286(_ent(_in))))
		(_port(_int ena -1 0 287(_ent(_in))))
		(_port(_int q -1 0 288(_ent(_out))))
		(_sig(_int iq -1 0 291(_arch(_uni((i 2))))))
		(_prcs
			(line__293(_arch 0 0 293(_prcs(_simple)(_trgt(3))(_sens(0)(1)))))
			(line__299(_arch 1 0 299(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 906           1634494565987 BEHAVIOR
(_unit VHDL(dlatch 0 304(behavior 0 312))
	(_version ve4)
	(_time 1634494565988 2021.10.17 21:16:05)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code f4a6f1a4a3a3a1e3f1fbe7aeadf2f0f2a7f2f5f3f0)
	(_coverage d)
	(_ent
		(_time 1634494565977)
	)
	(_object
		(_port(_int d -1 0 306(_ent(_in))))
		(_port(_int ena -1 0 307(_ent(_in))))
		(_port(_int clrn -1 0 308(_ent(_in))))
		(_port(_int prn -1 0 309(_ent(_in))))
		(_port(_int q -1 0 310(_ent(_out))))
		(_sig(_int iq -1 0 313(_arch(_uni((i 2))))))
		(_prcs
			(line__315(_arch 0 0 315(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__325(_arch 1 0 325(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1346          1634494566014 BEHAVIOR
(_unit VHDL(prim_gdff 0 330(behavior 0 336))
	(_version ve4)
	(_time 1634494566015 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 1340111512444e0544165549451517151515151413)
	(_coverage d)
	(_ent
		(_time 1634494565999)
	)
	(_object
		(_port(_int d -1 0 332(_ent(_in))))
		(_port(_int clk -1 0 332(_ent(_in)(_event)(_lastevent))))
		(_port(_int ena -1 0 332(_ent(_in))))
		(_port(_int clr -1 0 332(_ent(_in))))
		(_port(_int pre -1 0 332(_ent(_in))))
		(_port(_int ald -1 0 332(_ent(_in))))
		(_port(_int adt -1 0 332(_ent(_in))))
		(_port(_int sclr -1 0 332(_ent(_in))))
		(_port(_int sload -1 0 332(_ent(_in))))
		(_port(_int q -1 0 333(_ent(_out))))
		(_sig(_int iq -1 0 338(_arch(_uni((i 2))))))
		(_sig(_int init -1 0 339(_arch(_uni((i 2))))))
		(_sig(_int stalled_adata -1 0 340(_arch(_uni((i 2))))))
		(_prcs
			(line__343(_arch 0 0 343(_prcs(_simple)(_trgt(10))(_sens(1)(3)(4)(5)(12))(_read(0)(2)(7)(8)))))
			(line__364(_arch 1 0 364(_prcs(_simple)(_trgt(11)(12))(_sens(6)(11)))))
			(line__374(_arch 2 0 374(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(9))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 3 -1)
)
V 000049 55 1888          1634494566041 BEHAVIOR
(_unit VHDL(dff 0 382(behavior 0 388))
	(_version ve4)
	(_time 1634494566042 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 237125272674713525743579742527252525252527)
	(_coverage d)
	(_ent
		(_time 1634494566026)
	)
	(_comp
		(PRIM_GDFF
			(_object
				(_port(_int d -1 0 392(_ent (_in))))
				(_port(_int clk -1 0 392(_ent (_in))))
				(_port(_int ena -1 0 392(_ent (_in))))
				(_port(_int clr -1 0 392(_ent (_in))))
				(_port(_int pre -1 0 392(_ent (_in))))
				(_port(_int ald -1 0 392(_ent (_in))))
				(_port(_int adt -1 0 392(_ent (_in))))
				(_port(_int sclr -1 0 392(_ent (_in))))
				(_port(_int sload -1 0 392(_ent (_in))))
				(_port(_int q -1 0 393(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GDFF_INST 0 403(_comp PRIM_GDFF)
		(_port
			((d)(d))
			((clk)(clk))
			((ena)(one_bit))
			((clr)(clear))
			((pre)(preset))
			((ald)(zero_bit))
			((adt)(zero_bit))
			((sclr)(zero_bit))
			((sload)(zero_bit))
			((q)(q))
		)
		(_use(_ent . PRIM_GDFF)
		)
	)
	(_object
		(_port(_int d -1 0 384(_ent(_in))))
		(_port(_int clk -1 0 384(_ent(_in))))
		(_port(_int clrn -1 0 384(_ent(_in))))
		(_port(_int prn -1 0 384(_ent(_in))))
		(_port(_int q -1 0 385(_ent(_out))))
		(_sig(_int clear -1 0 396(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 397(_arch(_uni((i 2))))))
		(_sig(_int zero_bit -1 0 398(_arch(_uni((i 2))))))
		(_sig(_int one_bit -1 0 399(_arch(_uni((i 3))))))
		(_prcs
			(line__416(_arch 0 0 416(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(5))(_sens(2)))))
			(line__417(_arch 1 0 417(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1873          1634494566064 BEHAVIOR
(_unit VHDL(dffe 0 426(behavior 0 432))
	(_version ve4)
	(_time 1634494566065 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 4210444046151054454d5618154444444744464444)
	(_coverage d)
	(_ent
		(_time 1634494566049)
	)
	(_comp
		(PRIM_GDFF
			(_object
				(_port(_int d -1 0 436(_ent (_in))))
				(_port(_int clk -1 0 436(_ent (_in))))
				(_port(_int ena -1 0 436(_ent (_in))))
				(_port(_int clr -1 0 436(_ent (_in))))
				(_port(_int pre -1 0 436(_ent (_in))))
				(_port(_int ald -1 0 436(_ent (_in))))
				(_port(_int adt -1 0 436(_ent (_in))))
				(_port(_int sclr -1 0 436(_ent (_in))))
				(_port(_int sload -1 0 436(_ent (_in))))
				(_port(_int q -1 0 437(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GDFF_INST 0 446(_comp PRIM_GDFF)
		(_port
			((d)(d))
			((clk)(clk))
			((ena)(ena))
			((clr)(clear))
			((pre)(preset))
			((ald)(zero_bit))
			((adt)(zero_bit))
			((sclr)(zero_bit))
			((sload)(zero_bit))
			((q)(q))
		)
		(_use(_ent . PRIM_GDFF)
		)
	)
	(_object
		(_port(_int d -1 0 428(_ent(_in))))
		(_port(_int clk -1 0 428(_ent(_in))))
		(_port(_int ena -1 0 428(_ent(_in))))
		(_port(_int clrn -1 0 428(_ent(_in))))
		(_port(_int prn -1 0 428(_ent(_in))))
		(_port(_int q -1 0 429(_ent(_out))))
		(_sig(_int clear -1 0 440(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 441(_arch(_uni((i 2))))))
		(_sig(_int zero_bit -1 0 442(_arch(_uni((i 2))))))
		(_prcs
			(line__459(_arch 0 0 459(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
			(line__460(_arch 1 0 460(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1954          1634494566091 BEHAVIOR
(_unit VHDL(dffea 0 469(behavior 0 475))
	(_version ve4)
	(_time 1634494566092 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 6133676166363377666e703b346767676767646760)
	(_coverage d)
	(_ent
		(_time 1634494566077)
	)
	(_comp
		(PRIM_GDFF
			(_object
				(_port(_int d -1 0 479(_ent (_in))))
				(_port(_int clk -1 0 479(_ent (_in))))
				(_port(_int ena -1 0 479(_ent (_in))))
				(_port(_int clr -1 0 479(_ent (_in))))
				(_port(_int pre -1 0 479(_ent (_in))))
				(_port(_int ald -1 0 479(_ent (_in))))
				(_port(_int adt -1 0 479(_ent (_in))))
				(_port(_int sclr -1 0 479(_ent (_in))))
				(_port(_int sload -1 0 479(_ent (_in))))
				(_port(_int q -1 0 480(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GDFF_INST 0 489(_comp PRIM_GDFF)
		(_port
			((d)(d))
			((clk)(clk))
			((ena)(ena))
			((clr)(clear))
			((pre)(preset))
			((ald)(aload))
			((adt)(adata))
			((sclr)(zero_bit))
			((sload)(zero_bit))
			((q)(q))
		)
		(_use(_ent . PRIM_GDFF)
		)
	)
	(_object
		(_port(_int d -1 0 471(_ent(_in))))
		(_port(_int clk -1 0 471(_ent(_in))))
		(_port(_int ena -1 0 471(_ent(_in))))
		(_port(_int clrn -1 0 471(_ent(_in))))
		(_port(_int prn -1 0 471(_ent(_in))))
		(_port(_int aload -1 0 471(_ent(_in))))
		(_port(_int adata -1 0 471(_ent(_in))))
		(_port(_int q -1 0 472(_ent(_out))))
		(_sig(_int clear -1 0 483(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 484(_arch(_uni((i 2))))))
		(_sig(_int zero_bit -1 0 485(_arch(_uni((i 2))))))
		(_prcs
			(line__502(_arch 0 0 502(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(8))(_sens(3)))))
			(line__503(_arch 1 0 503(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(9))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000053 55 8462          1634494566146 vital_dffeas
(_unit VHDL(dffeas 0 514(vital_dffeas 0 571))
	(_version ve4)
	(_time 1634494566147 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 90c2969f96c7c2869597939583cac59696969696959691)
	(_coverage d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1634494566112)
	)
	(_vital vital_level0)
	(_block WireDelay 0 596
		(_object
			(_prcs
				(line__598(_arch 3 0 598(_procedure_call(_trgt(12))(_sens(1)))))
				(line__599(_arch 4 0 599(_procedure_call(_trgt(13))(_sens(0)))))
				(line__600(_arch 5 0 600(_procedure_call(_trgt(15))(_sens(6)))))
				(line__601(_arch 6 0 601(_procedure_call(_trgt(18))(_sens(7)))))
				(line__602(_arch 7 0 602(_procedure_call(_trgt(19))(_sens(8)))))
				(line__603(_arch 8 0 603(_procedure_call(_trgt(20))(_sens(3)))))
				(line__604(_arch 9 0 604(_procedure_call(_trgt(21))(_sens(4)))))
				(line__605(_arch 10 0 605(_procedure_call(_trgt(22))(_sens(5)))))
				(line__606(_arch 11 0 606(_procedure_call(_trgt(23))(_sens(2)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 516(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int power_up 0 0 516(_ent gms(_string \"DONT_CARE"\))))
		(_type(_int ~STRING~121 0 517(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int is_wysiwyg 1 0 517(_ent(_string \"false"\))))
		(_type(_int ~STRING~122 0 518(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int dont_touch 2 0 518(_ent(_string \"false"\))))
		(_type(_int ~STRING~123 0 519(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_violation 3 0 519(_ent(_string \"on"\))))
		(_type(_int ~STRING~124 0 520(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 4 0 520(_ent(_string \"DFFEAS"\))))
		(_gen(_int tsetup_d_clk_noedge_posedge -2 0 521 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_asdata_clk_noedge_posedge -2 0 522 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_sclr_clk_noedge_posedge -2 0 523 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_sload_clk_noedge_posedge -2 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tsetup_ena_clk_noedge_posedge -2 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_d_clk_noedge_posedge -2 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_asdata_clk_noedge_posedge -2 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_sclr_clk_noedge_posedge -2 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_sload_clk_noedge_posedge -2 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen(_int thold_ena_clk_noedge_posedge -2 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen(_int tpd_clk_q_posedge -4 0 531(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_clrn_q_negedge -4 0 532(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_prn_q_negedge -4 0 533(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_aload_q_posedge -4 0 534(_ent(((ns 0))((ns 0))))))
		(_gen(_int tpd_asdata_q -4 0 535(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clk -4 0 536(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_d -4 0 537(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_asdata -4 0 538(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sclr -4 0 539(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_sload -4 0 540(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_clrn -4 0 541(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_prn -4 0 542(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_aload -4 0 543(_ent(((ns 0))((ns 0))))))
		(_gen(_int tipd_ena -4 0 544(_ent(((ns 0))((ns 0))))))
		(_gen(_int TimingChecksOn -5 0 545 \True\ (_ent((i 1)))))
		(_gen(_int MsgOn -5 0 546 \FALSE\ (_ent((i 0)))))
		(_gen(_int XOn -5 0 547 \FALSE\ (_ent((i 0)))))
		(_gen(_int MsgOnChecks -5 0 548 \TRUE\ (_ent gms((i 1)))))
		(_gen(_int XOnChecks -5 0 549 \TRUE\ (_ent gms((i 1)))))
		(_type(_int ~STRING~125 0 550(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int InstancePath 5 0 550(_ent gms(_string \"*"\))))
		(_port(_int d -6 0 554(_ent(_in((i 2))))))
		(_port(_int clk -6 0 555(_ent(_in((i 2))))))
		(_port(_int ena -6 0 556(_ent(_in((i 3))))))
		(_port(_int clrn -6 0 557(_ent(_in((i 3))))))
		(_port(_int prn -6 0 558(_ent(_in((i 3))))))
		(_port(_int aload -6 0 559(_ent(_in((i 2))))))
		(_port(_int asdata -6 0 560(_ent(_in((i 3))))))
		(_port(_int sclr -6 0 561(_ent(_in((i 2))))))
		(_port(_int sload -6 0 562(_ent(_in((i 2))))))
		(_port(_int devclrn -6 0 563(_ent(_in((i 3))))))
		(_port(_int devpor -6 0 564(_ent(_in((i 3))))))
		(_port(_int q -6 0 565(_ent(_out)(_param_out))))
		(_sig(_int clk_ipd -6 0 573(_arch(_uni)(_event)(_lastevent)(_param_out))))
		(_sig(_int d_ipd -6 0 574(_arch(_uni)(_param_out))))
		(_sig(_int d_dly -6 0 575(_arch(_uni))))
		(_sig(_int asdata_ipd -6 0 576(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int asdata_dly -6 0 577(_arch(_uni))))
		(_sig(_int asdata_dly1 -6 0 578(_arch(_uni))))
		(_sig(_int sclr_ipd -6 0 579(_arch(_uni)(_param_out))))
		(_sig(_int sload_ipd -6 0 580(_arch(_uni)(_param_out))))
		(_sig(_int clrn_ipd -6 0 581(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int prn_ipd -6 0 582(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int aload_ipd -6 0 583(_arch(_uni)(_lastevent)(_param_out))))
		(_sig(_int ena_ipd -6 0 584(_arch(_uni)(_param_out))))
		(_var(_int Tviol_d_clk -7 0 613(_prcs 3((i 2)))))
		(_var(_int Tviol_asdata_clk -7 0 614(_prcs 3((i 2)))))
		(_var(_int Tviol_sclr_clk -7 0 615(_prcs 3((i 2)))))
		(_var(_int Tviol_sload_clk -7 0 616(_prcs 3((i 2)))))
		(_var(_int Tviol_ena_clk -7 0 617(_prcs 3((i 2)))))
		(_var(_int TimingData_d_clk -8 0 618(_prcs 3(_code 13))))
		(_var(_int TimingData_asdata_clk -8 0 619(_prcs 3(_code 14))))
		(_var(_int TimingData_sclr_clk -8 0 620(_prcs 3(_code 15))))
		(_var(_int TimingData_sload_clk -8 0 621(_prcs 3(_code 16))))
		(_var(_int TimingData_ena_clk -8 0 622(_prcs 3(_code 17))))
		(_var(_int q_VitalGlitchData -9 0 623(_prcs 3)))
		(_var(_int iq -6 0 625(_prcs 3((i 2)))))
		(_var(_int idata -6 0 626(_prcs 3((i 2)))))
		(_var(_int violation -6 0 629(_prcs 3((i 2)))))
		(_prcs
			(line__588(_arch 0 0 588(_assignment(_alias((d_dly)(d_ipd)))(_simpleassign BUF)(_trgt(14))(_sens(13)))))
			(line__589(_arch 1 0 589(_assignment(_alias((asdata_dly)(asdata_ipd)))(_simpleassign BUF)(_trgt(16))(_sens(15)))))
			(line__590(_arch 2 0 590(_assignment(_alias((asdata_dly1)(asdata_dly)))(_simpleassign BUF)(_trgt(17))(_sens(16)))))
			(VITALtiming(_arch 12 0 609(_prcs(_simple)(_trgt(11))(_sens(9)(10)(12)(14)(17)(18)(19)(20)(21)(22)(23))(_mon)(_read(16)))))
		)
		(_subprogram
			(_ext VitalWireDelay(1 11))
			(_ext VitalSetupHoldCheck(1 14))
			(_ext VitalPathDelay01(1 8))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType(1 VitalDelayType)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_var(_ext altera.dffeas_pack.DefSetupHoldCnst(2 DefSetupHoldCnst)))
		(_type(_ext ~extieee.VITAL_Timing.VitalDelayType01(1 VitalDelayType01)))
		(_var(_ext altera.dffeas_pack.DefPropDelay01(2 DefPropDelay01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext altera.dffeas_pack.DefGlitchMsgOn(2 DefGlitchMsgOn)))
		(_var(_ext altera.dffeas_pack.DefGlitchXOn(2 DefGlitchXOn)))
		(_var(_ext altera.dffeas_pack.DefMsgOnChecks(2 DefMsgOnChecks)))
		(_var(_ext altera.dffeas_pack.DefXOnChecks(2 DefXOnChecks)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(3 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(3 STD_ULOGIC)))
		(_type(_ext ~extieee.VITAL_Timing.VitalTimingDataType(1 VitalTimingDataType)))
		(_type(_ext ~extieee.VITAL_Timing.VitalGlitchDataType(1 VitalGlitchDataType)))
		(_type(_ext ~extieee.std_logic_1164.X01(3 X01)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.VITAL_Timing.VitalEdgeSymbolType(1 VitalEdgeSymbolType)))
		(_type(_ext ~extstd.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ~extieee.VITAL_Timing.VitalPathArray01Type(1 VitalPathArray01Type)))
		(_var(_ext ieee.VITAL_Timing.VitalZeroDelay01(1 VitalZeroDelay01)))
		(_type(_ext ~extieee.VITAL_Timing.VitalGlitchKindType(1 VitalGlitchKindType)))
		(_var(_ext altera.dffeas_pack.DefGlitchMode(2 DefGlitchMode)))
	)
	(_use(std(standard))(ieee(VITAL_Timing))(.(dffeas_pack))(ieee(std_logic_1164))(ieee(VITAL_Primitives)))
	(_static
		(7827308)
		(1414418244 1380008799 69)
		(1751607656)
		(1096040772 20041)
		(4934723)
		(1179010095 5456197)
		(1094996801 16724)
		(1380729683)
		(1095715923 68)
		(4279877)
		(28271)
		(81)
	)
	(_model . vital_dffeas 18 -1)
)
V 000049 55 1032          1634494566172 BEHAVIOR
(_unit VHDL(prim_gtff 0 803(behavior 0 809))
	(_version ve4)
	(_time 1634494566173 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code affcadf9fbf8f2b9fafce9f5f9a8aba9a9a9a9a8af)
	(_coverage d)
	(_ent
		(_time 1634494566157)
	)
	(_object
		(_port(_int t -1 0 805(_ent(_in))))
		(_port(_int clk -1 0 805(_ent(_in)(_event)(_lastevent))))
		(_port(_int ena -1 0 805(_ent(_in))))
		(_port(_int clr -1 0 805(_ent(_in))))
		(_port(_int pre -1 0 805(_ent(_in))))
		(_port(_int q -1 0 806(_ent(_out))))
		(_sig(_int iq -1 0 811(_arch(_uni((i 2))))))
		(_sig(_int init -1 0 812(_arch(_uni((i 2))))))
		(_prcs
			(line__815(_arch 0 0 815(_prcs(_simple)(_trgt(6))(_sens(1)(3)(4))(_read(6)(0)(2)))))
			(line__830(_arch 1 0 830(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1564          1634494566195 BEHAVIOR
(_unit VHDL(tff 0 838(behavior 0 844))
	(_version ve4)
	(_time 1634494566196 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code bfecb9ebefe8eda8b9bca9e5e8b8bbb9b9b9b9b8bb)
	(_coverage d)
	(_ent
		(_time 1634494566180)
	)
	(_comp
		(PRIM_GTFF
			(_object
				(_port(_int t -1 0 848(_ent (_in))))
				(_port(_int clk -1 0 848(_ent (_in))))
				(_port(_int ena -1 0 848(_ent (_in))))
				(_port(_int clr -1 0 848(_ent (_in))))
				(_port(_int pre -1 0 848(_ent (_in))))
				(_port(_int q -1 0 849(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GTFF_INST 0 858(_comp PRIM_GTFF)
		(_port
			((t)(t))
			((clk)(clk))
			((ena)(one_bit))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GTFF)
		)
	)
	(_object
		(_port(_int t -1 0 840(_ent(_in))))
		(_port(_int clk -1 0 840(_ent(_in))))
		(_port(_int clrn -1 0 840(_ent(_in))))
		(_port(_int prn -1 0 840(_ent(_in))))
		(_port(_int q -1 0 841(_ent(_out))))
		(_sig(_int clear -1 0 852(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 853(_arch(_uni((i 2))))))
		(_sig(_int one_bit -1 0 854(_arch(_uni((i 3))))))
		(_prcs
			(line__867(_arch 0 0 867(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(5))(_sens(2)))))
			(line__868(_arch 1 0 868(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1549          1634494566218 BEHAVIOR
(_unit VHDL(tffe 0 877(behavior 0 883))
	(_version ve4)
	(_time 1634494566219 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code de8dd88c8d898cc8d9ddca8489d8d8d8dbd9dad8d8)
	(_coverage d)
	(_ent
		(_time 1634494566207)
	)
	(_comp
		(PRIM_GTFF
			(_object
				(_port(_int t -1 0 887(_ent (_in))))
				(_port(_int clk -1 0 887(_ent (_in))))
				(_port(_int ena -1 0 887(_ent (_in))))
				(_port(_int clr -1 0 887(_ent (_in))))
				(_port(_int pre -1 0 887(_ent (_in))))
				(_port(_int q -1 0 888(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GTFF_INST 0 896(_comp PRIM_GTFF)
		(_port
			((t)(t))
			((clk)(clk))
			((ena)(ena))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GTFF)
		)
	)
	(_object
		(_port(_int t -1 0 879(_ent(_in))))
		(_port(_int clk -1 0 879(_ent(_in))))
		(_port(_int ena -1 0 879(_ent(_in))))
		(_port(_int clrn -1 0 879(_ent(_in))))
		(_port(_int prn -1 0 879(_ent(_in))))
		(_port(_int q -1 0 880(_ent(_out))))
		(_sig(_int clear -1 0 891(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 892(_arch(_uni((i 2))))))
		(_prcs
			(line__905(_arch 0 0 905(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
			(line__906(_arch 1 0 906(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1025          1634494566249 BEHAVIOR
(_unit VHDL(prim_gjkff 0 914(behavior 0 920))
	(_version ve4)
	(_time 1634494566250 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code fdaeffacabaaa0ebabfabba7abfbacfbaffbfbfbfb)
	(_coverage d)
	(_ent
		(_time 1634494566232)
	)
	(_object
		(_port(_int j -1 0 916(_ent(_in))))
		(_port(_int k -1 0 916(_ent(_in))))
		(_port(_int clk -1 0 916(_ent(_in)(_event)(_lastevent))))
		(_port(_int ena -1 0 916(_ent(_in))))
		(_port(_int clr -1 0 916(_ent(_in))))
		(_port(_int pre -1 0 916(_ent(_in))))
		(_port(_int q -1 0 917(_ent(_out))))
		(_sig(_int iq -1 0 922(_arch(_uni((i 2))))))
		(_prcs
			(line__925(_arch 0 0 925(_prcs(_simple)(_trgt(7))(_sens(2)(4)(5))(_read(7)(0)(1)(3)))))
			(line__944(_arch 1 0 944(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1663          1634494566272 BEHAVIOR
(_unit VHDL(jkff 0 952(behavior 0 958))
	(_version ve4)
	(_time 1634494566273 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 0d5f5f0b0b5a5f1b090d4c570e0b0b0b0b0b5c0b5f)
	(_coverage d)
	(_ent
		(_time 1634494566257)
	)
	(_comp
		(PRIM_GJKFF
			(_object
				(_port(_int j -1 0 962(_ent (_in))))
				(_port(_int k -1 0 962(_ent (_in))))
				(_port(_int clk -1 0 962(_ent (_in))))
				(_port(_int ena -1 0 962(_ent (_in))))
				(_port(_int clr -1 0 962(_ent (_in))))
				(_port(_int pre -1 0 962(_ent (_in))))
				(_port(_int q -1 0 963(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GJKFF_INST 0 972(_comp PRIM_GJKFF)
		(_port
			((j)(j))
			((k)(k))
			((clk)(clk))
			((ena)(one_bit))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GJKFF)
		)
	)
	(_object
		(_port(_int j -1 0 954(_ent(_in))))
		(_port(_int k -1 0 954(_ent(_in))))
		(_port(_int clk -1 0 954(_ent(_in))))
		(_port(_int clrn -1 0 954(_ent(_in))))
		(_port(_int prn -1 0 954(_ent(_in))))
		(_port(_int q -1 0 955(_ent(_out))))
		(_sig(_int clear -1 0 966(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 967(_arch(_uni((i 2))))))
		(_sig(_int one_bit -1 0 968(_arch(_uni((i 3))))))
		(_prcs
			(line__982(_arch 0 0 982(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
			(line__983(_arch 1 0 983(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1662          1634494566295 BEHAVIOR
(_unit VHDL(jkffe 0 992(behavior 0 998))
	(_version ve4)
	(_time 1634494566296 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 2c7e7e282d7b7e3a282f39762c2a7e2a2a2a2a2a29)
	(_coverage d)
	(_ent
		(_time 1634494566285)
	)
	(_comp
		(PRIM_GJKFF
			(_object
				(_port(_int j -1 0 1002(_ent (_in))))
				(_port(_int k -1 0 1002(_ent (_in))))
				(_port(_int clk -1 0 1002(_ent (_in))))
				(_port(_int ena -1 0 1002(_ent (_in))))
				(_port(_int clr -1 0 1002(_ent (_in))))
				(_port(_int pre -1 0 1002(_ent (_in))))
				(_port(_int q -1 0 1003(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GJKFF_INST 0 1011(_comp PRIM_GJKFF)
		(_port
			((j)(j))
			((k)(k))
			((clk)(clk))
			((ena)(ena))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GJKFF)
		)
	)
	(_object
		(_port(_int j -1 0 994(_ent(_in))))
		(_port(_int k -1 0 994(_ent(_in))))
		(_port(_int clk -1 0 994(_ent(_in))))
		(_port(_int ena -1 0 994(_ent(_in))))
		(_port(_int clrn -1 0 994(_ent(_in))))
		(_port(_int prn -1 0 994(_ent(_in))))
		(_port(_int q -1 0 995(_ent(_out))))
		(_sig(_int clear -1 0 1006(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 1007(_arch(_uni((i 2))))))
		(_prcs
			(line__1021(_arch 0 0 1021(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
			(line__1022(_arch 1 0 1022(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(8))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1039          1634494566331 BEHAVIOR
(_unit VHDL(prim_gsrff 0 1029(behavior 0 1035))
	(_version ve4)
	(_time 1634494566332 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 4c1f4f4f1d1b115a1a4b0a161a4b4f4b4e4a4a4a4a)
	(_coverage d)
	(_ent
		(_time 1634494566316)
	)
	(_object
		(_port(_int s -1 0 1031(_ent(_in))))
		(_port(_int r -1 0 1031(_ent(_in))))
		(_port(_int clk -1 0 1031(_ent(_in)(_event)(_lastevent))))
		(_port(_int ena -1 0 1031(_ent(_in))))
		(_port(_int clr -1 0 1031(_ent(_in))))
		(_port(_int pre -1 0 1031(_ent(_in))))
		(_port(_int q -1 0 1032(_ent(_out))))
		(_sig(_int iq -1 0 1037(_arch(_uni((i 2))))))
		(_prcs
			(line__1040(_arch 0 0 1040(_prcs(_simple)(_trgt(7))(_sens(2)(4)(5))(_read(7)(0)(1)(3)))))
			(line__1059(_arch 1 0 1059(_assignment(_alias((q)(iq)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1686          1634494566353 BEHAVIOR
(_unit VHDL(srff 0 1067(behavior 0 1073))
	(_version ve4)
	(_time 1634494566354 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 5b085b590b0c094d5f5a4800085d5d5d5d5c585c59)
	(_coverage d)
	(_ent
		(_time 1634494566339)
	)
	(_comp
		(PRIM_GSRFF
			(_object
				(_port(_int s -1 0 1077(_ent (_in))))
				(_port(_int r -1 0 1077(_ent (_in))))
				(_port(_int clk -1 0 1077(_ent (_in))))
				(_port(_int ena -1 0 1077(_ent (_in))))
				(_port(_int clr -1 0 1077(_ent (_in))))
				(_port(_int pre -1 0 1077(_ent (_in))))
				(_port(_int q -1 0 1078(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GSRFF_INST 0 1087(_comp PRIM_GSRFF)
		(_port
			((s)(s))
			((r)(r))
			((clk)(clk))
			((ena)(one_bit))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GSRFF)
		)
	)
	(_object
		(_port(_int s -1 0 1069(_ent(_in))))
		(_port(_int r -1 0 1069(_ent(_in))))
		(_port(_int clk -1 0 1069(_ent(_in))))
		(_port(_int clrn -1 0 1069(_ent(_in))))
		(_port(_int prn -1 0 1069(_ent(_in))))
		(_port(_int q -1 0 1070(_ent(_out))))
		(_sig(_int clear -1 0 1081(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 1082(_arch(_uni((i 2))))))
		(_sig(_int one_bit -1 0 1083(_arch(_uni((i 3))))))
		(_prcs
			(line__1097(_arch 0 0 1097(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(6))(_sens(3)))))
			(line__1098(_arch 1 0 1098(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 1671          1634494566375 BEHAVIOR
(_unit VHDL(srffe 0 1107(behavior 0 1113))
	(_version ve4)
	(_time 1634494566376 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 7a297a7a292d286c7e796f21287d787c7c7c7c7c7f)
	(_coverage d)
	(_ent
		(_time 1634494566366)
	)
	(_comp
		(PRIM_GSRFF
			(_object
				(_port(_int s -1 0 1117(_ent (_in))))
				(_port(_int r -1 0 1117(_ent (_in))))
				(_port(_int clk -1 0 1117(_ent (_in))))
				(_port(_int ena -1 0 1117(_ent (_in))))
				(_port(_int clr -1 0 1117(_ent (_in))))
				(_port(_int pre -1 0 1117(_ent (_in))))
				(_port(_int q -1 0 1118(_ent (_out))))
			)
		)
	)
	(_inst PRIM_GSRFF_INST 0 1126(_comp PRIM_GSRFF)
		(_port
			((s)(s))
			((r)(r))
			((clk)(clk))
			((ena)(ena))
			((clr)(clear))
			((pre)(preset))
			((q)(q))
		)
		(_use(_ent . PRIM_GSRFF)
		)
	)
	(_object
		(_port(_int s -1 0 1109(_ent(_in))))
		(_port(_int r -1 0 1109(_ent(_in))))
		(_port(_int clk -1 0 1109(_ent(_in))))
		(_port(_int ena -1 0 1109(_ent(_in))))
		(_port(_int clrn -1 0 1109(_ent(_in))))
		(_port(_int prn -1 0 1109(_ent(_in))))
		(_port(_int q -1 0 1110(_ent(_out))))
		(_sig(_int clear -1 0 1121(_arch(_uni((i 2))))))
		(_sig(_int preset -1 0 1122(_arch(_uni((i 2))))))
		(_prcs
			(line__1136(_arch 0 0 1136(_assignment(_alias((clear)(clrn)))(_simpleassign "not")(_trgt(7))(_sens(4)))))
			(line__1137(_arch 1 0 1137(_assignment(_alias((preset)(prn)))(_simpleassign "not")(_trgt(8))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 3874          1634494566429 behavior
(_unit VHDL(clklock 0 1147(behavior 0 1161))
	(_version ve4)
	(_time 1634494566430 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code a9fba9fef3feafbffaaefdabbaf3aaafaaaffaaffbaffa)
	(_coverage d)
	(_ent
		(_time 1634494566389)
	)
	(_object
		(_gen(_int input_frequency -1 0 1149 \10000\ (_ent gms((i 10000)))))
		(_gen(_int clockboost -1 0 1150 \1\ (_ent gms((i 1)))))
		(_port(_int inclk -2 0 1154(_ent(_in)(_event))))
		(_port(_int outclk -2 0 1155(_ent(_out))))
		(_cnst(_int valid_lock_cycles -1 0 1164(_arch((i 1)))))
		(_cnst(_int invalid_lock_cycles -1 0 1165(_arch((i 2)))))
		(_sig(_int pll_lock -2 0 1168(_arch(_uni((i 2)))(_event))))
		(_sig(_int check_lock -2 0 1169(_arch(_uni((i 2))))))
		(_sig(_int outclk_tmp -2 0 1170(_arch(_uni((i 1))))))
		(_var(_int inclk_ps -3 0 1194(_prcs 1((ps 0)))))
		(_var(_int violation -4 0 1195(_prcs 1((i 0)))))
		(_var(_int pll_lock_tmp -2 0 1196(_prcs 1((i 2)))))
		(_var(_int start_lock_count -5 0 1197(_prcs 1((i 0)))))
		(_var(_int stop_lock_count -5 0 1197(_prcs 1((i 0)))))
		(_var(_int pll_last_rising_edge -3 0 1198(_prcs 1((ps 0)))))
		(_var(_int pll_last_falling_edge -3 0 1198(_prcs 1((ps 0)))))
		(_var(_int pll_rising_edge_count -5 0 1199(_prcs 1((i 0)))))
		(_var(_int pll_cycle -3 0 1200(_prcs 1((ps 0)))))
		(_var(_int pll_duty_cycle -3 0 1200(_prcs 1((ps 0)))))
		(_var(_int expected_next_clk_edge -3 0 1201(_prcs 1((ps 0)))))
		(_var(_int clk_per_tolerance -3 0 1202(_prcs 1((ps 0)))))
		(_var(_int last_synchronizing_rising_edge_for_outclk -3 0 1204(_prcs 1((ps 0)))))
		(_var(_int input_cycles_per_outclk -5 0 1205(_prcs 1((i 1)))))
		(_var(_int input_cycle_count_to_sync0 -5 0 1206(_prcs 1((i 0)))))
		(_var(_int init -4 0 1207(_prcs 1((i 1)))))
		(_var(_int output_value -2 0 1208(_prcs 1((i 2)))))
		(_var(_int vco_per -3 0 1209(_prcs 1((ps 0)))))
		(_var(_int high_time -3 0 1210(_prcs 1((ps 0)))))
		(_var(_int low_time -3 0 1211(_prcs 1((ps 0)))))
		(_var(_int sched_time -3 0 1212(_prcs 1((ps 0)))))
		(_var(_int tmp_per -5 0 1213(_prcs 1((i 0)))))
		(_var(_int temp -5 0 1214(_prcs 1((i 0)))))
		(_var(_int tmp_rem -5 0 1214(_prcs 1((i 0)))))
		(_var(_int my_rem -5 0 1214(_prcs 1((i 0)))))
		(_var(_int inc -5 0 1215(_prcs 1((i 1)))))
		(_var(_int cycle_to_adjust -5 0 1216(_prcs 1((i 0)))))
		(_var(_int outclk_synchronizing_period -3 0 1217(_prcs 1)))
		(_var(_int outclk_cycles_per_sync_period -5 0 1218(_prcs 1(_code 3))))
		(_var(_int schedule_outclk -4 0 1219(_prcs 1((i 0)))))
		(_prcs
			(MSG(_arch 0 0 1174(_prcs(_mon))))
			(LOCK(_arch 1 0 1192(_prcs(_simple)(_trgt(2)(3)(4))(_sens(2)(3)(0))(_mon))))
			(line__1435(_arch 2 0 1435(_assignment(_alias((outclk)(outclk_tmp)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(543516756 1769104752 1864393839 1752440934 1852383333 544503152 1668246627 1764237419 1953853550 1701996127 1852142961 539588963 1953723757 543515168 1634038375 544367988 1851877492 2175008)
		(543516756 1668246627 1970085995 1885959276 1633905004 1852795252 1667327520 544370548 1869374248 1868720995 695497583 1937075488 1700929652 1981833504 1702194273 543584032 1919885361 2175520)
		(1818455625 1600873327 1769104720 1444963439 1634496361 1852795252)
		(1818979427 543908719 544503151 1814062703 778789743)
		(2037675332 1668891424 1444963692 1634496361 1852795252)
		(1818458435 1767252069 1952541807 7237481)
	)
	(_model . behavior 4 -1)
)
V 000049 55 1533          1634494566453 BEHAVIOR
(_unit VHDL(alt_inbuf 0 1443(behavior 0 1455))
	(_version ve4)
	(_time 1634494566454 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code c99bcb9c939f99dc9ecdd093cdcfcbcecccfcfcfc8)
	(_coverage d)
	(_ent
		(_time 1634494566443)
	)
	(_object
		(_type(_int ~STRING~12 0 1445(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1445(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1446(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 1 0 1446(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1447(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 2 0 1447(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~123 0 1448(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 3 0 1448(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1449(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 4 0 1449(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1450(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 5 0 1450(_ent(_string \"alt_inbuf"\))))
		(_port(_int i -2 0 1452(_ent(_in))))
		(_port(_int o -2 0 1453(_ent(_out))))
		(_prcs
			(line__1457(_arch 0 0 1457(_assignment(_alias((o)(i)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2060          1634494566470 BEHAVIOR
(_unit VHDL(alt_outbuf 0 1462(behavior 0 1478))
	(_version ve4)
	(_time 1634494566471 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code d88ada8a838e88cd8fd89e838cdfdcdedadfdddede)
	(_coverage d)
	(_ent
		(_time 1634494566465)
	)
	(_object
		(_type(_int ~STRING~12 0 1464(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1464(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1465(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1465(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1466(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1466(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1467 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1468(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int slow_slew_rate 3 0 1468(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1469(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 4 0 1469(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1470(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 5 0 1470(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1471(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 6 0 1471(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1472(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 7 0 1472(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1473(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 8 0 1473(_ent(_string \"alt_outbuf"\))))
		(_port(_int i -3 0 1475(_ent(_in))))
		(_port(_int o -3 0 1476(_ent(_out))))
		(_prcs
			(line__1480(_arch 0 0 1480(_assignment(_alias((o)(i)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2077          1634494566492 BEHAVIOR
(_unit VHDL(alt_outbuf_tri 0 1485(behavior 0 1502))
	(_version ve4)
	(_time 1634494566493 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code e8baeabbb3beb8fdbfe6aeb3bcefeceeeaefedeeee)
	(_coverage d)
	(_ent
		(_time 1634494566482)
	)
	(_object
		(_type(_int ~STRING~12 0 1487(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1487(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1488(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1488(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1489(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1489(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1490 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1491(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int slow_slew_rate 3 0 1491(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1492(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 4 0 1492(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1493(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 5 0 1493(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1494(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 6 0 1494(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1495(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 7 0 1495(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1496(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 8 0 1496(_ent(_string \"alt_outbuf_tri"\))))
		(_port(_int i -3 0 1498(_ent(_in))))
		(_port(_int oe -3 0 1499(_ent(_in))))
		(_port(_int o -3 0 1500(_ent(_out))))
		(_prcs
			(line__1504(_arch 0 0 1504(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2401          1634494566515 BEHAVIOR
(_unit VHDL(alt_iobuf 0 1510(behavior 0 1530))
	(_version ve4)
	(_time 1634494566516 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 075502015351571253031e5d000105000201010106)
	(_coverage d)
	(_ent
		(_time 1634494566504)
	)
	(_object
		(_type(_int ~STRING~12 0 1512(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1512(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1513(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1513(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1514(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1514(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1515 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1516(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int slow_slew_rate 3 0 1516(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1517(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 4 0 1517(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1518(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 5 0 1518(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1519(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 6 0 1519(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1520(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 7 0 1520(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1521(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int input_termination 8 0 1521(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~129 0 1522(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int output_termination 9 0 1522(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~1210 0 1523(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 10 0 1523(_ent(_string \"alt_iobuf"\))))
		(_port(_int i -3 0 1525(_ent(_in))))
		(_port(_int oe -3 0 1526(_ent(_in))))
		(_port(_int io -3 0 1527(_ent(_inout))))
		(_port(_int o -3 0 1528(_ent(_out))))
		(_prcs
			(line__1532(_arch 0 0 1532(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 1776          1634494566537 BEHAVIOR
(_unit VHDL(alt_inbuf_diff 0 1545(behavior 0 1558))
	(_version ve4)
	(_time 1634494566538 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 174512104341470243100e4d131115101211111241)
	(_coverage d)
	(_ent
		(_time 1634494566527)
	)
	(_object
		(_type(_int ~STRING~12 0 1547(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1547(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1548(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 1 0 1548(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1549(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 2 0 1549(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~123 0 1550(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 3 0 1550(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1551(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 4 0 1551(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1552(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 5 0 1552(_ent(_string \"alt_inbuf_diff"\))))
		(_port(_int i -2 0 1554(_ent(_in))))
		(_port(_int ibar -2 0 1555(_ent(_in))))
		(_port(_int o -2 0 1556(_ent(_out))))
		(_var(_int out_tmp -2 0 1561(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1562(_array -2((_dto i 1 i 0)))))
		(_var(_int in_tmp 6 0 1562(_prcs 0)))
		(_prcs
			(line__1560(_arch 0 0 1560(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2084          1634494566555 BEHAVIOR
(_unit VHDL(alt_outbuf_diff 0 1579(behavior 0 1595))
	(_version ve4)
	(_time 1634494566556 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 26742322737076337127607d722122202421232020)
	(_coverage d)
	(_ent
		(_time 1634494566550)
	)
	(_object
		(_type(_int ~STRING~12 0 1581(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1581(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1582(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1582(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1583(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1583(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1584 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1585(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 3 0 1585(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1586(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 4 0 1586(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1587(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 5 0 1587(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1588(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 6 0 1588(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1589(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 7 0 1589(_ent(_string \"alt_outbuf_diff"\))))
		(_port(_int i -3 0 1591(_ent(_in))))
		(_port(_int o -3 0 1592(_ent(_out))))
		(_port(_int obar -3 0 1593(_ent(_out))))
		(_prcs
			(line__1597(_arch 0 0 1597(_assignment(_alias((o)(i)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__1598(_arch 1 0 1598(_assignment(_alias((obar)(i)))(_simpleassign "not")(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 2064          1634494566581 BEHAVIOR
(_unit VHDL(alt_outbuf_tri_diff 0 1603(behavior 0 1620))
	(_version ve4)
	(_time 1634494566582 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 46144344131016531113001d124142404441434040)
	(_coverage d)
	(_ent
		(_time 1634494566569)
	)
	(_object
		(_type(_int ~STRING~12 0 1605(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1605(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1606(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1606(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1607(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1607(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1608 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1609(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 3 0 1609(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1610(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 4 0 1610(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1611(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 5 0 1611(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1612(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 6 0 1612(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1613(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 7 0 1613(_ent(_string \"alt_outbuf_tri_diff"\))))
		(_port(_int i -3 0 1615(_ent(_in))))
		(_port(_int oe -3 0 1616(_ent(_in))))
		(_port(_int o -3 0 1617(_ent(_out))))
		(_port(_int obar -3 0 1618(_ent(_out))))
		(_prcs
			(line__1622(_arch 0 0 1622(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__1625(_arch 1 0 1625(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 2 -1)
)
V 000049 55 2546          1634494566609 BEHAVIOR
(_unit VHDL(alt_iobuf_diff 0 1632(behavior 0 1652))
	(_version ve4)
	(_time 1634494566610 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 653760653333357030667c3f626367626063636033)
	(_coverage d)
	(_ent
		(_time 1634494566594)
	)
	(_object
		(_type(_int ~STRING~12 0 1634(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1634(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1635(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1635(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1636(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1636(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1637 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1638(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 3 0 1638(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1639(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 4 0 1639(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1640(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 5 0 1640(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1641(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 6 0 1641(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1642(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int input_termination 7 0 1642(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1643(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int output_termination 8 0 1643(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~129 0 1644(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 9 0 1644(_ent(_string \"alt_iobuf_diff"\))))
		(_port(_int i -3 0 1646(_ent(_in))))
		(_port(_int oe -3 0 1647(_ent(_in))))
		(_port(_int io -3 0 1648(_ent(_inout))))
		(_port(_int iobar -3 0 1649(_ent(_inout))))
		(_port(_int o -3 0 1650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1656(_array -3((_dto i 1 i 0)))))
		(_var(_int in_tmp 10 0 1656(_prcs 0)))
		(_var(_int out_tmp -3 0 1657(_prcs 0)))
		(_prcs
			(line__1655(_arch 0 0 1655(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2514          1634494566642 BEHAVIOR
(_unit VHDL(alt_bidir_diff 0 1686(behavior 0 1705))
	(_version ve4)
	(_time 1634494566643 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 84d6818ad3d2d491d18796dedc8280828d838681d2)
	(_coverage d)
	(_ent
		(_time 1634494566627)
	)
	(_object
		(_type(_int ~STRING~12 0 1688(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1688(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1689(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1689(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1690(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1690(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1691 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1692(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 3 0 1692(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1693(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 4 0 1693(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1694(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 5 0 1694(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1695(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 6 0 1695(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1696(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int input_termination 7 0 1696(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1697(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int output_termination 8 0 1697(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~129 0 1698(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 9 0 1698(_ent(_string \"alt_bidir_diff"\))))
		(_port(_int oe -3 0 1700(_ent(_in))))
		(_port(_int bidirin -3 0 1701(_ent(_inout))))
		(_port(_int io -3 0 1702(_ent(_inout))))
		(_port(_int iobar -3 0 1703(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1709(_array -3((_dto i 1 i 0)))))
		(_var(_int in_tmp 10 0 1709(_prcs 0)))
		(_var(_int out_tmp -3 0 1710(_prcs 0)))
		(_prcs
			(line__1708(_arch 0 0 1708(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIOR 1 -1)
)
V 000049 55 2324          1634494566665 BEHAVIOR
(_unit VHDL(alt_bidir_buf 0 1740(behavior 0 1758))
	(_version ve4)
	(_time 1634494566666 2021.10.17 21:16:06)
	(_source(\c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd\))
	(_parameters dbg tan)
	(_code 94c6919bc3c2c481c0c786cecc9290929d939691c2)
	(_coverage d)
	(_ent
		(_time 1634494566655)
	)
	(_object
		(_type(_int ~STRING~12 0 1742(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int io_standard 0 0 1742(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 1743(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength 1 0 1743(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 1744(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int current_strength_new 2 0 1744(_ent(_string \"NONE"\))))
		(_gen(_int slew_rate -2 0 1745 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~123 0 1746(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int location 3 0 1746(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 1747(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_bus_hold 4 0 1747(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 1748(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int weak_pull_up_resistor 5 0 1748(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~126 0 1749(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int termination 6 0 1749(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~127 0 1750(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int input_termination 7 0 1750(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~128 0 1751(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int output_termination 8 0 1751(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~129 0 1752(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 9 0 1752(_ent(_string \"alt_bidir_buf"\))))
		(_port(_int oe -3 0 1754(_ent(_in))))
		(_port(_int bidirin -3 0 1755(_ent(_inout))))
		(_port(_int io -3 0 1756(_ent(_inout))))
		(_var(_int in_tmp -3 0 1762(_prcs 0)))
		(_var(_int out_tmp -3 0 1763(_prcs 0)))
		(_prcs
			(line__1761(_arch 0 0 1761(_prcs(_simple)(_trgt(1)(2))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . BEHAVIOR 1 -1)
)
