m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/check_characters/prj/simulation/questa
T_opt
!s110 1723108442
VZoI_YObl_Vb;9nOK@DKda1
Z1 04 19 4 work check_characters_tb fast 0
=2-00d861e3bc76-66b48c59-1fd-29d4
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2020.4;71
R0
T_opt1
!s110 1723109428
VHAWTD_LWCF?j<Bd1=3@i43
R1
=7-00d861e3bc76-66b49034-c4-6390
Z4 o-quiet -auto_acc_if_foreign -work work +acc
R2
n@_opt1
R3
T_opt4
!s110 1723107602
VkkI:=7c@]1f25;mY@c7VS1
R1
=5-00d861e3bc76-66b48912-106-1360
R4
R2
n@_opt4
R3
R0
vcheck_characters
!s110 1723109425
!i10b 1
!s100 SY`i[K;=]D2aLjP;iCK^B0
Z5 !s11b Dg1SIo80bB@j0V0VzS_@n1
ID9Kb]>Pl]FYH_me[JIT5J1
R0
w1723109410
8D:/git-repository/fpga_training/check_characters/rtl/check_characters.v
FD:/git-repository/fpga_training/check_characters/rtl/check_characters.v
!i122 5
L0 1 105
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2020.4;71
r1
!s85 0
31
!s108 1723109425.000000
!s107 D:/git-repository/fpga_training/check_characters/rtl/check_characters.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/check_characters/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/check_characters/rtl/check_characters.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/check_characters/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vcheck_characters_tb
!s110 1723109423
!i10b 1
!s100 A5mXZ:oI1H1T9W1T`@a?e0
R5
IzGGFIQOjJa4hg?W1ikNHc0
R0
w1723109322
8D:/git-repository/fpga_training/check_characters/sim/check_characters_tb.v
FD:/git-repository/fpga_training/check_characters/sim/check_characters_tb.v
!i122 4
L0 3 61
R6
R7
r1
!s85 0
31
!s108 1723109423.000000
!s107 D:/git-repository/fpga_training/check_characters/sim/check_characters_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/check_characters/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/check_characters/sim/check_characters_tb.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/check_characters/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
