============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu Jun 27 17:45:13 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 16 bits in ../../../rtl/apb_uart/rs232.v(21)
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.436106s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (77.2%)

RUN-1004 : used memory is 281 MB, reserved memory is 259 MB, peak memory is 286 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10329 instances
RUN-0007 : 6351 luts, 3095 seqs, 491 mslices, 258 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11593 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6899 nets have 2 pins
RUN-1001 : 3374 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 204 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1346     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     717     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  66   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 86
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10327 instances, 6351 luts, 3095 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48775, tnet num: 11591, tinst num: 10327, tnode num: 59179, tedge num: 79688.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.979769s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (82.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.83711e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10327.
PHY-3001 : Level 1 #clusters 1540.
PHY-3001 : End clustering;  0.083639s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 795244, overlap = 342.594
PHY-3002 : Step(2): len = 697316, overlap = 369.781
PHY-3002 : Step(3): len = 484637, overlap = 513.438
PHY-3002 : Step(4): len = 430183, overlap = 538.969
PHY-3002 : Step(5): len = 342742, overlap = 621.75
PHY-3002 : Step(6): len = 297872, overlap = 674.125
PHY-3002 : Step(7): len = 247900, overlap = 754.844
PHY-3002 : Step(8): len = 220315, overlap = 778.281
PHY-3002 : Step(9): len = 186461, overlap = 826.781
PHY-3002 : Step(10): len = 170515, overlap = 843.5
PHY-3002 : Step(11): len = 148200, overlap = 859.406
PHY-3002 : Step(12): len = 138558, overlap = 879.594
PHY-3002 : Step(13): len = 126235, overlap = 893.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05203e-06
PHY-3002 : Step(14): len = 143730, overlap = 845.875
PHY-3002 : Step(15): len = 181297, overlap = 743.094
PHY-3002 : Step(16): len = 188863, overlap = 677.656
PHY-3002 : Step(17): len = 196916, overlap = 667.719
PHY-3002 : Step(18): len = 195683, overlap = 650.281
PHY-3002 : Step(19): len = 194760, overlap = 619.312
PHY-3002 : Step(20): len = 191462, overlap = 588.094
PHY-3002 : Step(21): len = 189634, overlap = 593.281
PHY-3002 : Step(22): len = 187077, overlap = 613.562
PHY-3002 : Step(23): len = 184756, overlap = 607.094
PHY-3002 : Step(24): len = 182492, overlap = 607.312
PHY-3002 : Step(25): len = 180972, overlap = 606.781
PHY-3002 : Step(26): len = 179024, overlap = 609.594
PHY-3002 : Step(27): len = 177558, overlap = 597.344
PHY-3002 : Step(28): len = 176058, overlap = 599.812
PHY-3002 : Step(29): len = 174908, overlap = 611.062
PHY-3002 : Step(30): len = 173231, overlap = 616.844
PHY-3002 : Step(31): len = 172427, overlap = 634.188
PHY-3002 : Step(32): len = 170996, overlap = 623.344
PHY-3002 : Step(33): len = 171103, overlap = 620.906
PHY-3002 : Step(34): len = 169555, overlap = 628.594
PHY-3002 : Step(35): len = 168997, overlap = 611.219
PHY-3002 : Step(36): len = 167402, overlap = 605.406
PHY-3002 : Step(37): len = 167431, overlap = 605.656
PHY-3002 : Step(38): len = 167265, overlap = 610.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10405e-06
PHY-3002 : Step(39): len = 174353, overlap = 581.844
PHY-3002 : Step(40): len = 187791, overlap = 563.844
PHY-3002 : Step(41): len = 195276, overlap = 562.344
PHY-3002 : Step(42): len = 201034, overlap = 569.219
PHY-3002 : Step(43): len = 202377, overlap = 567.312
PHY-3002 : Step(44): len = 202357, overlap = 546.406
PHY-3002 : Step(45): len = 200049, overlap = 530.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.20811e-06
PHY-3002 : Step(46): len = 209968, overlap = 521.281
PHY-3002 : Step(47): len = 227679, overlap = 482
PHY-3002 : Step(48): len = 235729, overlap = 433.625
PHY-3002 : Step(49): len = 238570, overlap = 432.156
PHY-3002 : Step(50): len = 236065, overlap = 439.531
PHY-3002 : Step(51): len = 234392, overlap = 439.5
PHY-3002 : Step(52): len = 232305, overlap = 430.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64162e-05
PHY-3002 : Step(53): len = 247942, overlap = 402.688
PHY-3002 : Step(54): len = 266543, overlap = 365.375
PHY-3002 : Step(55): len = 277226, overlap = 354.469
PHY-3002 : Step(56): len = 280152, overlap = 355.531
PHY-3002 : Step(57): len = 280049, overlap = 372.906
PHY-3002 : Step(58): len = 279600, overlap = 376.906
PHY-3002 : Step(59): len = 277812, overlap = 387.156
PHY-3002 : Step(60): len = 276232, overlap = 394.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.28324e-05
PHY-3002 : Step(61): len = 291071, overlap = 337.781
PHY-3002 : Step(62): len = 308484, overlap = 283.875
PHY-3002 : Step(63): len = 320219, overlap = 249.844
PHY-3002 : Step(64): len = 325148, overlap = 246.75
PHY-3002 : Step(65): len = 326995, overlap = 247.5
PHY-3002 : Step(66): len = 327244, overlap = 243.656
PHY-3002 : Step(67): len = 324956, overlap = 249.625
PHY-3002 : Step(68): len = 323149, overlap = 248.562
PHY-3002 : Step(69): len = 321202, overlap = 241.688
PHY-3002 : Step(70): len = 321108, overlap = 245.719
PHY-3002 : Step(71): len = 320830, overlap = 233.906
PHY-3002 : Step(72): len = 320822, overlap = 237.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.56648e-05
PHY-3002 : Step(73): len = 333986, overlap = 216.875
PHY-3002 : Step(74): len = 347673, overlap = 191.938
PHY-3002 : Step(75): len = 352760, overlap = 192.281
PHY-3002 : Step(76): len = 357326, overlap = 202.75
PHY-3002 : Step(77): len = 361764, overlap = 188.875
PHY-3002 : Step(78): len = 364431, overlap = 187.219
PHY-3002 : Step(79): len = 362828, overlap = 193.156
PHY-3002 : Step(80): len = 362333, overlap = 188.656
PHY-3002 : Step(81): len = 362516, overlap = 169
PHY-3002 : Step(82): len = 362755, overlap = 167.281
PHY-3002 : Step(83): len = 362340, overlap = 164.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013133
PHY-3002 : Step(84): len = 373375, overlap = 147.594
PHY-3002 : Step(85): len = 383948, overlap = 148.25
PHY-3002 : Step(86): len = 386415, overlap = 143.312
PHY-3002 : Step(87): len = 389818, overlap = 141.344
PHY-3002 : Step(88): len = 393573, overlap = 129.812
PHY-3002 : Step(89): len = 397074, overlap = 126.062
PHY-3002 : Step(90): len = 396786, overlap = 137.125
PHY-3002 : Step(91): len = 396977, overlap = 139.812
PHY-3002 : Step(92): len = 397949, overlap = 138.219
PHY-3002 : Step(93): len = 397729, overlap = 142.656
PHY-3002 : Step(94): len = 396561, overlap = 140.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000262659
PHY-3002 : Step(95): len = 404592, overlap = 134.656
PHY-3002 : Step(96): len = 410225, overlap = 132.562
PHY-3002 : Step(97): len = 411482, overlap = 133.25
PHY-3002 : Step(98): len = 412848, overlap = 127.875
PHY-3002 : Step(99): len = 415259, overlap = 121.906
PHY-3002 : Step(100): len = 417528, overlap = 124
PHY-3002 : Step(101): len = 416780, overlap = 124.625
PHY-3002 : Step(102): len = 417241, overlap = 121.656
PHY-3002 : Step(103): len = 418402, overlap = 122.719
PHY-3002 : Step(104): len = 419169, overlap = 121.719
PHY-3002 : Step(105): len = 418262, overlap = 121.031
PHY-3002 : Step(106): len = 419131, overlap = 120.406
PHY-3002 : Step(107): len = 421199, overlap = 122.438
PHY-3002 : Step(108): len = 421992, overlap = 125.375
PHY-3002 : Step(109): len = 420535, overlap = 122
PHY-3002 : Step(110): len = 420255, overlap = 120.125
PHY-3002 : Step(111): len = 420495, overlap = 124
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000525319
PHY-3002 : Step(112): len = 426762, overlap = 116.031
PHY-3002 : Step(113): len = 430817, overlap = 115.438
PHY-3002 : Step(114): len = 430438, overlap = 119.375
PHY-3002 : Step(115): len = 430784, overlap = 117.688
PHY-3002 : Step(116): len = 433156, overlap = 113.844
PHY-3002 : Step(117): len = 436215, overlap = 100.781
PHY-3002 : Step(118): len = 436640, overlap = 108.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000961964
PHY-3002 : Step(119): len = 439847, overlap = 102.594
PHY-3002 : Step(120): len = 442824, overlap = 99.125
PHY-3002 : Step(121): len = 443686, overlap = 100.594
PHY-3002 : Step(122): len = 444919, overlap = 98.75
PHY-3002 : Step(123): len = 446866, overlap = 91.9375
PHY-3002 : Step(124): len = 447808, overlap = 90.875
PHY-3002 : Step(125): len = 447905, overlap = 95.75
PHY-3002 : Step(126): len = 449055, overlap = 93.0625
PHY-3002 : Step(127): len = 450592, overlap = 90.2188
PHY-3002 : Step(128): len = 451273, overlap = 89.4688
PHY-3002 : Step(129): len = 450805, overlap = 87.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00160268
PHY-3002 : Step(130): len = 452995, overlap = 87.9062
PHY-3002 : Step(131): len = 455386, overlap = 86.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607408, over cnt = 1296(3%), over = 6818, worst = 47
PHY-1001 : End global iterations;  0.321973s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 77.26, top5 = 59.94, top10 = 51.00, top15 = 45.03.
PHY-3001 : End congestion estimation;  0.439663s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419226s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174221
PHY-3002 : Step(132): len = 514119, overlap = 43.2812
PHY-3002 : Step(133): len = 516183, overlap = 38.9375
PHY-3002 : Step(134): len = 512668, overlap = 39.0312
PHY-3002 : Step(135): len = 511536, overlap = 36.5625
PHY-3002 : Step(136): len = 511504, overlap = 31.5625
PHY-3002 : Step(137): len = 509623, overlap = 30.5
PHY-3002 : Step(138): len = 510647, overlap = 30.25
PHY-3002 : Step(139): len = 509723, overlap = 29.3125
PHY-3002 : Step(140): len = 510217, overlap = 25.3438
PHY-3002 : Step(141): len = 509792, overlap = 20.6875
PHY-3002 : Step(142): len = 508676, overlap = 18.3125
PHY-3002 : Step(143): len = 507541, overlap = 17.6875
PHY-3002 : Step(144): len = 506478, overlap = 16.8438
PHY-3002 : Step(145): len = 505085, overlap = 15.4375
PHY-3002 : Step(146): len = 503275, overlap = 14.875
PHY-3002 : Step(147): len = 501893, overlap = 13.6875
PHY-3002 : Step(148): len = 500503, overlap = 12.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000348441
PHY-3002 : Step(149): len = 501823, overlap = 11.5625
PHY-3002 : Step(150): len = 504955, overlap = 10.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000581593
PHY-3002 : Step(151): len = 506283, overlap = 10.9062
PHY-3002 : Step(152): len = 517242, overlap = 5.875
PHY-3002 : Step(153): len = 523090, overlap = 5.625
PHY-3002 : Step(154): len = 523802, overlap = 4
PHY-3002 : Step(155): len = 525050, overlap = 5.4375
PHY-3002 : Step(156): len = 524104, overlap = 6.21875
PHY-3002 : Step(157): len = 524002, overlap = 6.5625
PHY-3002 : Step(158): len = 524648, overlap = 7.53125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00116319
PHY-3002 : Step(159): len = 526872, overlap = 8.46875
PHY-3002 : Step(160): len = 532563, overlap = 6.96875
PHY-3002 : Step(161): len = 541478, overlap = 3.0625
PHY-3002 : Step(162): len = 544118, overlap = 2.375
PHY-3002 : Step(163): len = 542362, overlap = 1.28125
PHY-3002 : Step(164): len = 539832, overlap = 0.5625
PHY-3002 : Step(165): len = 540223, overlap = 1.5
PHY-3002 : Step(166): len = 540836, overlap = 1.875
PHY-3002 : Step(167): len = 540750, overlap = 3.5
PHY-3002 : Step(168): len = 540471, overlap = 2.875
PHY-3002 : Step(169): len = 540422, overlap = 3.3125
PHY-3002 : Step(170): len = 541366, overlap = 3.75
PHY-3002 : Step(171): len = 540438, overlap = 4.25
PHY-3002 : Step(172): len = 539655, overlap = 4.5625
PHY-3002 : Step(173): len = 539090, overlap = 6.25
PHY-3002 : Step(174): len = 538544, overlap = 6.1875
PHY-3002 : Step(175): len = 538624, overlap = 6.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00229021
PHY-3002 : Step(176): len = 539555, overlap = 6.875
PHY-3002 : Step(177): len = 540877, overlap = 7.1875
PHY-3002 : Step(178): len = 543837, overlap = 7.34375
PHY-3002 : Step(179): len = 545595, overlap = 7.1875
PHY-3002 : Step(180): len = 545940, overlap = 7.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00416028
PHY-3002 : Step(181): len = 546543, overlap = 7.5
PHY-3002 : Step(182): len = 547804, overlap = 7.40625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642296, over cnt = 1817(5%), over = 7441, worst = 40
PHY-1001 : End global iterations;  0.410514s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 74.40, top5 = 56.50, top10 = 48.94, top15 = 44.33.
PHY-3001 : End congestion estimation;  0.548021s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440356s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (67.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174265
PHY-3002 : Step(183): len = 545270, overlap = 83.0938
PHY-3002 : Step(184): len = 542481, overlap = 76.0625
PHY-3002 : Step(185): len = 537216, overlap = 68.5938
PHY-3002 : Step(186): len = 532728, overlap = 65.0312
PHY-3002 : Step(187): len = 527684, overlap = 63.125
PHY-3002 : Step(188): len = 521746, overlap = 62.6562
PHY-3002 : Step(189): len = 518500, overlap = 56
PHY-3002 : Step(190): len = 514178, overlap = 54.1875
PHY-3002 : Step(191): len = 509925, overlap = 51.875
PHY-3002 : Step(192): len = 507039, overlap = 52.7188
PHY-3002 : Step(193): len = 503897, overlap = 53.625
PHY-3002 : Step(194): len = 500859, overlap = 59.8438
PHY-3002 : Step(195): len = 498131, overlap = 58.6562
PHY-3002 : Step(196): len = 495237, overlap = 66.8125
PHY-3002 : Step(197): len = 493142, overlap = 69.5625
PHY-3002 : Step(198): len = 490960, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034853
PHY-3002 : Step(199): len = 493047, overlap = 57.2188
PHY-3002 : Step(200): len = 496238, overlap = 50.4375
PHY-3002 : Step(201): len = 496523, overlap = 47.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000661503
PHY-3002 : Step(202): len = 500579, overlap = 43.75
PHY-3002 : Step(203): len = 508335, overlap = 37.2812
PHY-3002 : Step(204): len = 511304, overlap = 34.375
PHY-3002 : Step(205): len = 511531, overlap = 36.125
PHY-3002 : Step(206): len = 511703, overlap = 37.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48775, tnet num: 11591, tinst num: 10327, tnode num: 59179, tedge num: 79688.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 269.97 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 208/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 613384, over cnt = 1957(5%), over = 6397, worst = 24
PHY-1001 : End global iterations;  0.439869s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (67.5%)

PHY-1001 : Congestion index: top1 = 64.16, top5 = 50.25, top10 = 44.22, top15 = 40.73.
PHY-1001 : End incremental global routing;  0.584812s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (61.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470286s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.2%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10215 has valid locations, 80 needs to be replaced
PHY-3001 : design contains 10399 instances, 6386 luts, 3132 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 517509
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9845/11665.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619320, over cnt = 1941(5%), over = 6421, worst = 24
PHY-1001 : End global iterations;  0.082934s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 64.20, top5 = 50.33, top10 = 44.35, top15 = 40.86.
PHY-3001 : End congestion estimation;  0.243882s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (64.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 49028, tnet num: 11663, tinst num: 10399, tnode num: 59543, tedge num: 80050.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.236310s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (60.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 517278, overlap = 0
PHY-3002 : Step(208): len = 517274, overlap = 0
PHY-3002 : Step(209): len = 517302, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9863/11665.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618168, over cnt = 1949(5%), over = 6429, worst = 24
PHY-1001 : End global iterations;  0.076462s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.7%)

PHY-1001 : Congestion index: top1 = 64.35, top5 = 50.49, top10 = 44.44, top15 = 40.93.
PHY-3001 : End congestion estimation;  0.233814s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (73.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463970s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (60.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000673977
PHY-3002 : Step(210): len = 517287, overlap = 38.25
PHY-3002 : Step(211): len = 517373, overlap = 38.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134795
PHY-3002 : Step(212): len = 517396, overlap = 37.8438
PHY-3002 : Step(213): len = 517538, overlap = 37.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00269591
PHY-3002 : Step(214): len = 517630, overlap = 37.4375
PHY-3002 : Step(215): len = 517707, overlap = 37.375
PHY-3001 : Final: Len = 517707, Over = 37.375
PHY-3001 : End incremental placement;  2.569105s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (60.8%)

OPT-1001 : Total overflow 271.50 peak overflow 2.31
OPT-1001 : End high-fanout net optimization;  3.892095s wall, 2.203125s user + 0.078125s system = 2.281250s CPU (58.6%)

OPT-1001 : Current memory(MB): used = 528, reserve = 517, peak = 538.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9854/11665.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618472, over cnt = 1948(5%), over = 6274, worst = 24
PHY-1002 : len = 649856, over cnt = 1152(3%), over = 2737, worst = 20
PHY-1002 : len = 670488, over cnt = 371(1%), over = 741, worst = 12
PHY-1002 : len = 676072, over cnt = 83(0%), over = 159, worst = 8
PHY-1002 : len = 677752, over cnt = 3(0%), over = 13, worst = 6
PHY-1001 : End global iterations;  0.677266s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 52.87, top5 = 45.39, top10 = 41.12, top15 = 38.55.
OPT-1001 : End congestion update;  0.833841s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (93.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364007s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (90.1%)

OPT-0007 : Start: WNS -3361 TNS -637254 NUM_FEPS 422
OPT-0007 : Iter 1: improved WNS -3361 TNS -463840 NUM_FEPS 422 with 43 cells processed and 3714 slack improved
OPT-0007 : Iter 2: improved WNS -3361 TNS -463656 NUM_FEPS 422 with 6 cells processed and 184 slack improved
OPT-1001 : End global optimization;  1.222512s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (90.7%)

OPT-1001 : Current memory(MB): used = 528, reserve = 516, peak = 538.
OPT-1001 : End physical optimization;  6.158497s wall, 3.937500s user + 0.125000s system = 4.062500s CPU (66.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6386 LUT to BLE ...
SYN-4008 : Packed 6386 LUT and 1340 SEQ to BLE.
SYN-4003 : Packing 1792 remaining SEQ's ...
SYN-4005 : Packed 1349 SEQ with LUT/SLICE
SYN-4006 : 3809 single LUT's are left
SYN-4006 : 443 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6829/7956 primitive instances ...
PHY-3001 : End packing;  0.448036s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4627 instances
RUN-1001 : 2247 mslices, 2246 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10590 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5629 nets have 2 pins
RUN-1001 : 3471 nets have [3 - 5] pins
RUN-1001 : 907 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4625 instances, 4493 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 539398, Over = 84.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5345/10590.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 679256, over cnt = 1102(3%), over = 1679, worst = 7
PHY-1002 : len = 683496, over cnt = 674(1%), over = 900, worst = 6
PHY-1002 : len = 689280, over cnt = 248(0%), over = 316, worst = 5
PHY-1002 : len = 691856, over cnt = 74(0%), over = 93, worst = 5
PHY-1002 : len = 693240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.784449s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (53.8%)

PHY-1001 : Congestion index: top1 = 54.61, top5 = 46.33, top10 = 41.74, top15 = 39.06.
PHY-3001 : End congestion estimation;  0.986909s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (57.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45837, tnet num: 10588, tinst num: 4625, tnode num: 54152, tedge num: 77593.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.359222s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (81.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87544e-05
PHY-3002 : Step(216): len = 532032, overlap = 84.75
PHY-3002 : Step(217): len = 526887, overlap = 91.75
PHY-3002 : Step(218): len = 523958, overlap = 96
PHY-3002 : Step(219): len = 521561, overlap = 104
PHY-3002 : Step(220): len = 520212, overlap = 109
PHY-3002 : Step(221): len = 519224, overlap = 114
PHY-3002 : Step(222): len = 518407, overlap = 115.5
PHY-3002 : Step(223): len = 518209, overlap = 118
PHY-3002 : Step(224): len = 517911, overlap = 117.25
PHY-3002 : Step(225): len = 517283, overlap = 115.25
PHY-3002 : Step(226): len = 516950, overlap = 115.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137509
PHY-3002 : Step(227): len = 520807, overlap = 110.5
PHY-3002 : Step(228): len = 527305, overlap = 98.75
PHY-3002 : Step(229): len = 527664, overlap = 95.25
PHY-3002 : Step(230): len = 528161, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266553
PHY-3002 : Step(231): len = 536346, overlap = 84.5
PHY-3002 : Step(232): len = 541996, overlap = 75.5
PHY-3002 : Step(233): len = 544127, overlap = 77.25
PHY-3002 : Step(234): len = 545989, overlap = 79
PHY-3002 : Step(235): len = 549108, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.028927s wall, 0.156250s user + 0.343750s system = 0.500000s CPU (48.6%)

PHY-3001 : Trial Legalized: Len = 587291
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 566/10590.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698912, over cnt = 1519(4%), over = 2549, worst = 9
PHY-1002 : len = 708576, over cnt = 895(2%), over = 1287, worst = 9
PHY-1002 : len = 718008, over cnt = 310(0%), over = 453, worst = 6
PHY-1002 : len = 723496, over cnt = 42(0%), over = 50, worst = 4
PHY-1002 : len = 724048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.024772s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (76.2%)

PHY-1001 : Congestion index: top1 = 53.73, top5 = 45.83, top10 = 42.10, top15 = 39.66.
PHY-3001 : End congestion estimation;  1.240901s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (79.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449029s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155958
PHY-3002 : Step(236): len = 572584, overlap = 10.5
PHY-3002 : Step(237): len = 564426, overlap = 19
PHY-3002 : Step(238): len = 558472, overlap = 26
PHY-3002 : Step(239): len = 553058, overlap = 31.75
PHY-3002 : Step(240): len = 548770, overlap = 39.75
PHY-3002 : Step(241): len = 546171, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311916
PHY-3002 : Step(242): len = 552082, overlap = 41
PHY-3002 : Step(243): len = 555205, overlap = 37.75
PHY-3002 : Step(244): len = 556699, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000623833
PHY-3002 : Step(245): len = 561647, overlap = 36.25
PHY-3002 : Step(246): len = 569467, overlap = 32.25
PHY-3002 : Step(247): len = 573996, overlap = 30
PHY-3002 : Step(248): len = 576208, overlap = 28.75
PHY-3002 : Step(249): len = 576851, overlap = 31
PHY-3002 : Step(250): len = 577277, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 590179, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031853s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

PHY-3001 : 47 instances has been re-located, deltaX = 6, deltaY = 27, maxDist = 1.
PHY-3001 : Final: Len = 590889, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45837, tnet num: 10588, tinst num: 4625, tnode num: 54152, tedge num: 77593.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.011620s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (88.0%)

RUN-1004 : used memory is 499 MB, reserved memory is 499 MB, peak memory is 550 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2125/10590.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709432, over cnt = 1399(3%), over = 2241, worst = 6
PHY-1002 : len = 717640, over cnt = 714(2%), over = 1038, worst = 6
PHY-1002 : len = 727232, over cnt = 184(0%), over = 240, worst = 5
PHY-1002 : len = 730000, over cnt = 45(0%), over = 52, worst = 3
PHY-1002 : len = 730560, over cnt = 20(0%), over = 23, worst = 3
PHY-1001 : End global iterations;  0.992985s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (62.9%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 43.73, top10 = 40.23, top15 = 38.10.
PHY-1001 : End incremental global routing;  1.197151s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (67.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.427486s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.1%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4519 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 4635 instances, 4503 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591779
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9712/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731800, over cnt = 51(0%), over = 58, worst = 3
PHY-1002 : len = 731992, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 732112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.282776s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 50.75, top5 = 43.72, top10 = 40.27, top15 = 38.15.
PHY-3001 : End congestion estimation;  0.481954s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (64.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45929, tnet num: 10598, tinst num: 4635, tnode num: 54274, tedge num: 77729.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.015612s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (76.9%)

RUN-1004 : used memory is 527 MB, reserved memory is 527 MB, peak memory is 558 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.446754s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (78.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 591494, overlap = 0
PHY-3002 : Step(252): len = 591581, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9708/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731584, over cnt = 29(0%), over = 34, worst = 3
PHY-1002 : len = 731656, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 731736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 731752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.359587s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (78.2%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 43.72, top10 = 40.28, top15 = 38.15.
PHY-3001 : End congestion estimation;  0.543812s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (89.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441623s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.02373e-05
PHY-3002 : Step(253): len = 591511, overlap = 0.25
PHY-3002 : Step(254): len = 591511, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003925s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 591511, Over = 0
PHY-3001 : End spreading;  0.028479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 591511, Over = 0
PHY-3001 : End incremental placement;  3.208573s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (78.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.146425s wall, 3.906250s user + 0.078125s system = 3.984375s CPU (77.4%)

OPT-1001 : Current memory(MB): used = 565, reserve = 557, peak = 567.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9712/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731656, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 731712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 731736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.277529s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 43.67, top10 = 40.24, top15 = 38.14.
OPT-1001 : End congestion update;  0.481128s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (77.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365998s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (68.3%)

OPT-0007 : Start: WNS -3567 TNS -283117 NUM_FEPS 299
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4531 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4635 instances, 4503 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 604775, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

PHY-3001 : 20 instances has been re-located, deltaX = 4, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 604901, Over = 0
PHY-3001 : End incremental legalization;  0.194956s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.2%)

OPT-0007 : Iter 1: improved WNS -3467 TNS -214964 NUM_FEPS 298 with 166 cells processed and 28221 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4531 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4635 instances, 4503 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 611071, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026928s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-3001 : 16 instances has been re-located, deltaX = 10, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 611269, Over = 0
PHY-3001 : End incremental legalization;  0.199946s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (101.6%)

OPT-0007 : Iter 2: improved WNS -3467 TNS -197165 NUM_FEPS 298 with 78 cells processed and 15052 slack improved
OPT-0007 : Iter 3: improved WNS -3467 TNS -197165 NUM_FEPS 298 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.568658s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (80.7%)

OPT-1001 : Current memory(MB): used = 566, reserve = 558, peak = 568.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353197s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (88.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9151/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751304, over cnt = 141(0%), over = 231, worst = 6
PHY-1002 : len = 752360, over cnt = 46(0%), over = 55, worst = 4
PHY-1002 : len = 752856, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 752912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442471s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (70.6%)

PHY-1001 : Congestion index: top1 = 51.55, top5 = 44.81, top10 = 41.42, top15 = 39.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364822s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (81.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3467 TNS -200678 NUM_FEPS 300
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.137931
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3467ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10600 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10600 nets
OPT-1001 : End physical optimization;  9.292468s wall, 7.281250s user + 0.109375s system = 7.390625s CPU (79.5%)

RUN-1003 : finish command "place" in  30.778895s wall, 19.140625s user + 1.468750s system = 20.609375s CPU (67.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 475 MB, peak memory is 568 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.166139s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (111.2%)

RUN-1004 : used memory is 484 MB, reserved memory is 475 MB, peak memory is 568 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4637 instances
RUN-1001 : 2255 mslices, 2248 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10600 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5626 nets have 2 pins
RUN-1001 : 3476 nets have [3 - 5] pins
RUN-1001 : 911 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45929, tnet num: 10598, tinst num: 4635, tnode num: 54274, tedge num: 77729.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2255 mslices, 2248 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719656, over cnt = 1469(4%), over = 2488, worst = 9
PHY-1002 : len = 731304, over cnt = 768(2%), over = 1090, worst = 7
PHY-1002 : len = 740736, over cnt = 224(0%), over = 298, worst = 4
PHY-1002 : len = 744144, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 744160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.853516s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (69.6%)

PHY-1001 : Congestion index: top1 = 52.09, top5 = 45.17, top10 = 41.47, top15 = 39.10.
PHY-1001 : End global routing;  1.042461s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (73.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 560, reserve = 556, peak = 568.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 820, reserve = 817, peak = 820.
PHY-1001 : End build detailed router design. 2.792621s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (81.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 127104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.227809s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (63.6%)

PHY-1001 : Current memory(MB): used = 855, reserve = 853, peak = 855.
PHY-1001 : End phase 1; 1.233705s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (63.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9279e+06, over cnt = 988(0%), over = 995, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 859, reserve = 856, peak = 859.
PHY-1001 : End initial routed; 27.070490s wall, 18.578125s user + 0.265625s system = 18.843750s CPU (69.6%)

PHY-1001 : Update timing.....
PHY-1001 : 273/9946(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.012   |  -933.512  |  357  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.811454s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (88.8%)

PHY-1001 : Current memory(MB): used = 865, reserve = 861, peak = 865.
PHY-1001 : End phase 2; 28.882026s wall, 20.187500s user + 0.265625s system = 20.453125s CPU (70.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -4.013ns STNS -927.342ns FEP 357.
PHY-1001 : End OPT Iter 1; 0.172475s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

PHY-1022 : len = 1.92804e+06, over cnt = 1021(0%), over = 1029, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.314075s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (94.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.89387e+06, over cnt = 274(0%), over = 276, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.482090s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (91.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.89026e+06, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.456628s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (78.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8895e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.211636s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.88962e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.155872s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (50.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.88962e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.155927s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.88962e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.210772s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (89.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.88962e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.296138s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (84.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.8896e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.107668s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.88958e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.111035s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.88958e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.124885s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (50.0%)

PHY-1001 : Update timing.....
PHY-1001 : 283/9946(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.013   |  -930.738  |  357  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.815898s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (92.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 315 feed throughs used by 164 nets
PHY-1001 : End commit to database; 1.279791s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 936, reserve = 935, peak = 936.
PHY-1001 : End phase 3; 6.938978s wall, 5.968750s user + 0.046875s system = 6.015625s CPU (86.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -4.013ns STNS -927.562ns FEP 357.
PHY-1001 : End OPT Iter 1; 0.185649s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (75.7%)

PHY-1022 : len = 1.88966e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.322688s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (77.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.013ns, -927.562ns, 357}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88965e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.103416s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.3%)

PHY-1001 : Update timing.....
PHY-1001 : 273/9946(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.013   |  -928.815  |  357  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.807691s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (83.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 317 feed throughs used by 167 nets
PHY-1001 : End commit to database; 1.260975s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (78.1%)

PHY-1001 : Current memory(MB): used = 942, reserve = 942, peak = 942.
PHY-1001 : End phase 4; 3.524481s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (79.8%)

PHY-1003 : Routed, final wirelength = 1.88965e+06
PHY-1001 : Current memory(MB): used = 945, reserve = 945, peak = 945.
PHY-1001 : End export database. 0.033034s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.6%)

PHY-1001 : End detail routing;  43.638374s wall, 32.203125s user + 0.359375s system = 32.562500s CPU (74.6%)

RUN-1003 : finish command "route" in  46.127720s wall, 34.109375s user + 0.406250s system = 34.515625s CPU (74.8%)

RUN-1004 : used memory is 888 MB, reserved memory is 884 MB, peak memory is 945 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8259   out of  19600   42.14%
#reg                     3305   out of  19600   16.86%
#le                      8698
  #lut only              5393   out of   8698   62.00%
  #reg only               439   out of   8698    5.05%
  #lut&reg               2866   out of   8698   32.95%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1730
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    252
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 84
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    62


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        E16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        F16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8698   |7510    |749     |3319    |25      |3       |
|  ISP                       |AHBISP                                          |1496   |852     |356     |842     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |599    |279     |142     |340     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |74     |32      |18      |47      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |68     |35      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |6       |0       |7       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |36      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |71     |49      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |9       |0       |9       |2       |0       |
|    u_CC                    |CC                                              |131    |110     |20      |67      |0       |0       |
|    u_bypass                |bypass                                          |131    |91      |40      |36      |0       |0       |
|    u_demosaic              |demosaic                                        |418    |198     |142     |278     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |103    |37      |31      |74      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |75     |33      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |81     |48      |27      |53      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |86     |47      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |15     |8       |7       |5       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |15     |8       |7       |5       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |10     |10      |0       |9       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |14     |14      |0       |13      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |26     |13      |0       |24      |0       |0       |
|  U_APB_UART                |APB_UART                                        |5      |4       |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |11     |10      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |139    |80      |21      |107     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |22      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |33     |29      |0       |33      |0       |0       |
|  kb                        |Keyboard                                        |91     |75      |16      |46      |0       |0       |
|  sd_reader                 |sd_reader                                       |716    |593     |100     |326     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |327    |282     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |749    |566     |119     |417     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |427    |295     |73      |290     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |146    |99      |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |40     |25      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |32      |0       |35      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |173    |110     |30      |133     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |28     |24      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |27      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |322    |271     |46      |127     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |50     |38      |12      |21      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |60     |60      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |48     |39      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |97     |79      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |67     |55      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5116   |5058    |51      |1384    |0       |3       |
|  u_rs232                   |rs232                                           |77     |69      |8       |48      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |44     |40      |4       |30      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |33     |29      |4       |18      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |150    |84      |65      |25      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5579  
    #2          2       2200  
    #3          3       638   
    #4          4       637   
    #5        5-10      962   
    #6        11-50     511   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.12            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.440643s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (102.0%)

RUN-1004 : used memory is 889 MB, reserved memory is 885 MB, peak memory is 945 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45929, tnet num: 10598, tinst num: 4635, tnode num: 54274, tedge num: 77729.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4635
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10600, pip num: 122177
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 317
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3116 valid insts, and 330895 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.359601s wall, 96.250000s user + 1.484375s system = 97.734375s CPU (532.3%)

RUN-1004 : used memory is 947 MB, reserved memory is 954 MB, peak memory is 1117 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_174513.log"
