
*** Running vivado
    with args -log LSTMtester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LSTMtester.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LSTMtester.tcl -notrace
Command: synth_design -top LSTMtester -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5220 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.559 ; gain = 99.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LSTMtester' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:9]
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'LSTMtop' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtop.vhd:8' bound to instance 'top' of component 'LSTMtop' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:24]
INFO: [Synth 8-638] synthesizing module 'LSTMtop' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtop.vhd:16]
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'gate' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:5' bound to instance 'theGate' of component 'gate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtop.vhd:47]
INFO: [Synth 8-638] synthesizing module 'gate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:25]
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'vectMatMult' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/vectMatMult.vhd:7' bound to instance 'multX' of component 'vectMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:71]
INFO: [Synth 8-638] synthesizing module 'vectMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/vectMatMult.vhd:16]
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vectMatMult' (1#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/vectMatMult.vhd:16]
	Parameter widthV bound to: 10 - type: integer 
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'vectMatMult' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/vectMatMult.vhd:7' bound to instance 'multH' of component 'vectMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:72]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'matMatMult' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/matMatMult.vhd:6' bound to instance 'multIC' of component 'matMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:74]
INFO: [Synth 8-638] synthesizing module 'matMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/matMatMult.vhd:15]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matMatMult' (2#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/matMatMult.vhd:15]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'matMatMult' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/matMatMult.vhd:6' bound to instance 'multFC' of component 'matMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:75]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/mux.vhd:34' bound to instance 'mux1' of component 'mux' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/mux.vhd:43]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (3#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/mux.vhd:43]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/mux.vhd:34' bound to instance 'mux2' of component 'mux' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:78]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'addMat' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/addMat.vhd:6' bound to instance 'calcMemCell' of component 'addMat' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:80]
INFO: [Synth 8-638] synthesizing module 'addMat' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/addMat.vhd:15]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addMat' (4#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/addMat.vhd:15]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'tanhGate' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/tanhGate.vhd:4' bound to instance 'tanhCalc' of component 'tanhGate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:82]
INFO: [Synth 8-638] synthesizing module 'tanhGate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/tanhGate.vhd:12]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanhGate' (5#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/tanhGate.vhd:12]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'sigGate' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/sigGate.vhd:6' bound to instance 'sigCalc' of component 'sigGate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:83]
INFO: [Synth 8-638] synthesizing module 'sigGate' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/sigGate.vhd:14]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sigGate' (6#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/sigGate.vhd:14]
	Parameter widthM bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'matMatMult' declared at 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/matMatMult.vhd:6' bound to instance 'hCalc' of component 'matMatMult' [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'gate' (7#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/gate.vhd:25]
WARNING: [Synth 8-3848] Net oldH in module/entity LSTMtop does not have driver. [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtop.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'LSTMtop' (8#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtop.vhd:16]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:28]
WARNING: [Synth 8-3848] Net weightX in module/entity LSTMtester does not have driver. [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:21]
WARNING: [Synth 8-3848] Net weightH in module/entity LSTMtester does not have driver. [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:21]
WARNING: [Synth 8-3848] Net xin in module/entity LSTMtester does not have driver. [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'LSTMtester' (9#1) [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.srcs/sources_1/new/LSTMtester.vhd:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.215 ; gain = 154.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.215 ; gain = 154.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.215 ; gain = 154.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5545] ROM "control" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "control" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmIn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmIn" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.215 ; gain = 154.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
Module LSTMtop 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iIn0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (top/control_reg) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[31]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[30]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[29]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[28]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[27]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[26]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[25]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[24]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[23]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[22]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[21]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[20]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[19]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[18]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[17]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[16]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[15]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[14]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[13]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[12]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[11]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[10]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[9]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[8]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[7]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[6]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[5]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[4]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[3]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[2]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[1]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/counter_reg[0]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[100]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[99]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[98]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[97]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[96]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[95]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[94]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[93]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[92]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[91]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[90]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[89]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[88]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[87]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[86]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[85]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[84]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[83]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[82]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[81]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[80]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[79]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[78]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[77]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[76]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[75]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[74]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[73]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[72]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[71]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[70]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[69]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[68]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[67]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[66]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[65]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[64]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[63]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[62]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[61]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[60]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[59]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[58]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[57]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[56]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[55]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[54]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[53]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[52]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[51]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[50]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[49]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[48]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[47]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[46]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[45]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[44]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[43]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[42]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[41]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[40]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[39]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[38]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[37]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[36]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[35]) is unused and will be removed from module LSTMtester.
WARNING: [Synth 8-3332] Sequential element (top/iIn_reg[34]) is unused and will be removed from module LSTMtester.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 543 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 551.750 ; gain = 294.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 661.703 ; gain = 417.219
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMpipelined/LSTMpipelined.runs/synth_1/LSTMtester.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LSTMtester_utilization_synth.rpt -pb LSTMtester_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 661.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 15:51:17 2018...
