#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  4 23:38:10 2025
# Process ID: 23076
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1
# Command line: vivado.exe -log histogram_median_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source histogram_median_unit.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/histogram_median_unit.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source histogram_median_unit.tcl -notrace
Command: synth_design -top histogram_median_unit -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.285 ; gain = 234.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_median_unit' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
INFO: [Synth 8-3491] module 'single_port_rom' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/single_port_rom_stub.v:6' bound to instance 'DUT_ROM' of component 'single_port_rom' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:152]
INFO: [Synth 8-6157] synthesizing module 'single_port_rom' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/single_port_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_port_rom' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/single_port_rom_stub.v:6]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/dual_port_ram_stub.v:6' bound to instance 'DUT_RAM' of component 'dual_port_ram' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:160]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/dual_port_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (2#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-23076-Ido/realtime/dual_port_ram_stub.v:6]
ERROR: [Synth 8-485] no port 'enb' on instance [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:160]
ERROR: [Synth 8-485] no port 'enb' on instance [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:160]
ERROR: [Synth 8-485] no port 'enb' on instance [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:160]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_median_unit' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1092.332 ; gain = 309.230
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 23:38:21 2025...
