Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 14:52:27 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i464_4_lut/B	->	i464_4_lut/Z

++++ Loop2
i1796_4_lut/B	->	i1796_4_lut/Z

++++ Loop3
i1_3_lut/B	->	i1_3_lut/Z

++++ Loop4
keyboard/i482_3_lut/A	->	keyboard/i482_3_lut/Z

++++ Loop5
keyboard/i488_3_lut/A	->	keyboard/i488_3_lut/Z

++++ Loop6
keyboard/i486_3_lut/A	->	keyboard/i486_3_lut/Z

++++ Loop7
keyboard/i484_3_lut/A	->	keyboard/i484_3_lut/Z

++++ Loop8
keyboard/i474_3_lut/A	->	keyboard/i474_3_lut/Z

++++ Loop9
keyboard/i468_3_lut/A	->	keyboard/i468_3_lut/Z

++++ Loop10
keyboard/i470_3_lut/A	->	keyboard/i470_3_lut/Z

++++ Loop11
keyboard/i472_3_lut/A	->	keyboard/i472_3_lut/Z

++++ Loop12
keyboard/i12_4_lut/C	->	keyboard/i12_4_lut/Z

++++ Loop13
keyboard/i476_4_lut/A	->	keyboard/i476_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 94.5251%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/j__i17/D                |99971.106 ns 
STATE_OUT/serial/j__i15/D                |99971.106 ns 
STATE_OUT/serial/j__i16/D                |99971.172 ns 
STATE_OUT/serial/j__i5/D                 |99971.172 ns 
STATE_OUT/serial/j__i3/D                 |99971.172 ns 
STATE_OUT/serial/j__i25/D                |99971.172 ns 
STATE_OUT/serial/j__i23/D                |99971.172 ns 
STATE_OUT/serial/j__i2/D                 |99971.225 ns 
STATE_OUT/serial/j__i24/D                |99971.225 ns 
STATE_OUT/serial/j__i22/D                |99971.225 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/j__i2/D                        |    1.719 ns 
STATE_OUT/j__i6/D                        |    1.719 ns 
STATE_OUT/cont_110__i1/D                 |    1.719 ns 
STATE_OUT/j__i23/D                       |    1.719 ns 
STATE_OUT/j__i30/D                       |    1.719 ns 
STATE_OUT/j__i31/D                       |    1.719 ns 
STATE_OUT/j__i29/D                       |    1.719 ns 
STATE_OUT/j__i27/D                       |    1.719 ns 
keyboard/state_i1/D                      |    1.719 ns 
PREV_KEY_i0_i1/D                         |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{Sreg_i0/SR   Sreg_i1/SR}               |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
STATUS_SEND                             |                    output
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
keyboard/counter_111__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i17/D  (SLICE_R17C11A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.106 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.748        33.728  31      
i370_2_lut/A->i370_2_lut/Z                SLICE_R17C11A   A1_TO_F1_DELAY       0.477        34.205  1       
STATE_OUT/serial/n489 ( DI1 )                             NET DELAY            0.000        34.205  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.205  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.106  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i15/D  (SLICE_R17C11C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.106 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.748        33.728  31      
i372_2_lut/A->i372_2_lut/Z                SLICE_R17C11C   A1_TO_F1_DELAY       0.477        34.205  1       
STATE_OUT/serial/n491 ( DI1 )                             NET DELAY            0.000        34.205  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.205  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.106  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i16/D  (SLICE_R17C11A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.172 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.682        33.662  31      
i371_2_lut/A->i371_2_lut/Z                SLICE_R17C11A   B0_TO_F0_DELAY       0.477        34.139  1       
STATE_OUT/serial/n490 ( DI0 )                             NET DELAY            0.000        34.139  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.139  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.172  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i5/D  (SLICE_R15C9B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.172 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.682        33.662  31      
i382_2_lut/A->i382_2_lut/Z                SLICE_R15C9B    B1_TO_F1_DELAY       0.477        34.139  1       
STATE_OUT/serial/n501 ( DI1 )                             NET DELAY            0.000        34.139  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.139  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.172  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i3/D  (SLICE_R15C9D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.172 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.682        33.662  31      
i384_2_lut/A->i384_2_lut/Z                SLICE_R15C9D    B1_TO_F1_DELAY       0.477        34.139  1       
STATE_OUT/serial/n503 ( DI1 )                             NET DELAY            0.000        34.139  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.139  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.172  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i25/D  (SLICE_R17C12B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.172 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.682        33.662  31      
i362_2_lut/A->i362_2_lut/Z                SLICE_R17C12B   B1_TO_F1_DELAY       0.477        34.139  1       
STATE_OUT/serial/n481 ( DI1 )                             NET DELAY            0.000        34.139  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.139  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.172  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i23/D  (SLICE_R17C12A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.172 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.682        33.662  31      
i364_2_lut/A->i364_2_lut/Z                SLICE_R17C12A   B1_TO_F1_DELAY       0.477        34.139  1       
STATE_OUT/serial/n483 ( DI1 )                             NET DELAY            0.000        34.139  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.139  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.172  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i2/D  (SLICE_R15C9D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.225 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.629        33.609  31      
i385_2_lut/A->i385_2_lut/Z                SLICE_R15C9D    C0_TO_F0_DELAY       0.477        34.086  1       
STATE_OUT/serial/n504 ( DI0 )                             NET DELAY            0.000        34.086  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.086  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.225  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i24/D  (SLICE_R17C12B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.225 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.629        33.609  31      
i363_2_lut/A->i363_2_lut/Z                SLICE_R17C12B   C0_TO_F0_DELAY       0.477        34.086  1       
STATE_OUT/serial/n482 ( DI0 )                             NET DELAY            0.000        34.086  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.086  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.225  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R16C9A)
Path End         : STATE_OUT/serial/j__i22/D  (SLICE_R17C12A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.225 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R16C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R16C9A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1183                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1185                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1187                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1189                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1191                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1193                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3077                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1195                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3080                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1197                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3083                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1199                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3086                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1201                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3089                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1203                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3092                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1205                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R16C12A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3095                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R16C12A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1207                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3098                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1209                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3101                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1211                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R16C12D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R15C11A   A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R15C11B   B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        29.530  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R15C10B   B1_TO_F1_DELAY       0.450        29.980  31      
STATE_OUT/serial/n121                                     NET DELAY            3.629        33.609  31      
i365_2_lut/A->i365_2_lut/Z                SLICE_R17C12A   C0_TO_F0_DELAY       0.477        34.086  1       
STATE_OUT/serial/n484 ( DI0 )                             NET DELAY            0.000        34.086  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.086  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.225  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R22C7B)
Path End         : STATE_OUT/j__i2/D  (SLICE_R22C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R22C7B    CLK_TO_Q1_DELAY  0.768         3.809  34      
STATE_OUT/waiting                                         NET DELAY        0.702         4.511  34      
i354_4_lut_4_lut/A->i354_4_lut_4_lut/Z    SLICE_R22C7D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n473 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R22C7B)
Path End         : STATE_OUT/j__i6/D  (SLICE_R22C7A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R22C7B    CLK_TO_Q1_DELAY  0.768         3.809  34      
STATE_OUT/waiting                                         NET DELAY        0.702         4.511  34      
i344_4_lut_4_lut/A->i344_4_lut_4_lut/Z    SLICE_R22C7A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n463 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_110__i1/Q  (SLICE_R21C7C)
Path End         : STATE_OUT/cont_110__i1/D  (SLICE_R21C7C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/cont_110__i1/CK->STATE_OUT/cont_110__i1/Q
                                          SLICE_R21C7C    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i984_2_lut/A->STATE_OUT/i984_2_lut/Z
                                          SLICE_R21C7C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i23/Q  (SLICE_R24C9A)
Path End         : STATE_OUT/j__i23/D  (SLICE_R24C9A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i23/CK->STATE_OUT/j__i23/Q   SLICE_R24C9A    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[23]                                           NET DELAY        0.702         4.511  2       
i420_4_lut_4_lut/C->i420_4_lut_4_lut/Z    SLICE_R24C9A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n539 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i30/Q  (SLICE_R24C10D)
Path End         : STATE_OUT/j__i30/D  (SLICE_R24C10D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i30/CK->STATE_OUT/j__i30/Q   SLICE_R24C10D   CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[30]                                           NET DELAY        0.702         4.511  2       
i434_4_lut_4_lut/C->i434_4_lut_4_lut/Z    SLICE_R24C10D   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n553 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i31/Q  (SLICE_R24C10D)
Path End         : STATE_OUT/j__i31/D  (SLICE_R24C10D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i31/CK->STATE_OUT/j__i31/Q   SLICE_R24C10D   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[31]                                           NET DELAY        0.702         4.511  2       
i436_4_lut_4_lut/C->i436_4_lut_4_lut/Z    SLICE_R24C10D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n555 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i29/Q  (SLICE_R22C10C)
Path End         : STATE_OUT/j__i29/D  (SLICE_R22C10C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i29/CK->STATE_OUT/j__i29/Q   SLICE_R22C10C   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[29]                                           NET DELAY        0.702         4.511  2       
i432_4_lut_4_lut/C->i432_4_lut_4_lut/Z    SLICE_R22C10C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n551 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i27/Q  (SLICE_R24C10A)
Path End         : STATE_OUT/j__i27/D  (SLICE_R24C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i27/CK->STATE_OUT/j__i27/Q   SLICE_R24C10A   CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[27]                                           NET DELAY        0.702         4.511  2       
i428_4_lut_4_lut/C->i428_4_lut_4_lut/Z    SLICE_R24C10A   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n547 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i0/Q  (SLICE_R12C28B)
Path End         : keyboard/state_i1/D  (SLICE_R12C28B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



keyboard/state_i0/CK->keyboard/state_i0/Q
                                          SLICE_R12C28B   CLK_TO_Q1_DELAY  0.768         3.809  12      
keyboard/state[0]                                         NET DELAY        0.702         4.511  12      
keyboard.SLICE_48/D0->keyboard.SLICE_48/F0
                                          SLICE_R12C28B   D0_TO_F0_DELAY   0.249         4.760  1       
keyboard.nextState[1]$n2 ( DI0 )                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PREV_KEY_i0_i1/Q  (SLICE_R14C28D)
Path End         : PREV_KEY_i0_i1/D  (SLICE_R14C28D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



PREV_KEY_i0_i1/CK->PREV_KEY_i0_i1/Q       SLICE_R14C28D   CLK_TO_Q0_DELAY  0.768         3.809  2       
PREV_KEY[1]                                               NET DELAY        0.702         4.511  2       
i437_3_lut/A->i437_3_lut/Z                SLICE_R14C28D   D0_TO_F0_DELAY   0.249         4.760  1       
n556 ( DI0 )                                              NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

