head	1.2;
access;
symbols
	OPENBSD_2_8:1.1.1.1.0.10
	OPENBSD_2_8_BASE:1.1.1.1
	OPENBSD_2_7:1.1.1.1.0.8
	OPENBSD_2_7_BASE:1.1.1.1
	OPENBSD_2_6:1.1.1.1.0.6
	OPENBSD_2_6_BASE:1.1.1.1
	OPENBSD_2_5:1.1.1.1.0.4
	OPENBSD_2_5_BASE:1.1.1.1
	OPENBSD_2_4:1.1.1.1.0.2
	OPENBSD_2_4_BASE:1.1.1.1
	marc_1998-jun-03:1.1.1.1
	marc:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2001.04.08.23.32.45;	author naddy;	state dead;
branches;
next	1.1;

1.1
date	98.06.03.23.02.25;	author marc;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	98.06.03.23.02.25;	author marc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@pull in COMMENT
@
text
@Simulation Program for Integrated Circuit Electronics
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@cad tree with spice port
@
text
@@
