{
  "analysis_summary": {
    "total_registers": 139,
    "total_accesses": 601
  },
  "register_patterns": {
    "CLKCTL0_CLKSEL": {
      "address": "0x40001434",
      "peripheral": "CLKCTL0",
      "register": "CLKSEL",
      "access_count": 35,
      "read_count": 0,
      "write_count": 35,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "IOPCTL0_PIO0_31",
        "IOPCTL2_PIO5_4",
        "RSTCTL1_REG_0x48",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_PSCCTL1",
        "CLKCTL0_REG_0x12",
        "IOPCTL2_PIO5_15",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_19"
      ]
    },
    "RSTCTL_PRSTCTL_CLR": {
      "address": "0x40000070",
      "peripheral": "RSTCTL",
      "register": "PRSTCTL_CLR",
      "access_count": 5,
      "read_count": 0,
      "write_count": 5,
      "execution_phases": [
        "board_init",
        "driver_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x8",
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL4",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_REG_0x40",
        "MPU_RBAR",
        "IOPCTL2_PIO4_18",
        "IOPCTL2_PIO5_9",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO5_0"
      ]
    },
    "XSPI2_MCR": {
      "address": "0x40411000",
      "peripheral": "XSPI2",
      "register": "MCR",
      "access_count": 306,
      "read_count": 162,
      "write_count": 144,
      "execution_phases": [
        "driver_init",
        "runtime"
      ],
      "dependencies": [
        "IOPCTL0_PIO0_31",
        "RSTCTL1_REG_0x48",
        "CLKCTL0_PSCCTL1",
        "IOPCTL2_PIO5_19",
        "IOPCTL2_PIO4_14",
        "RSTCTL1_REG_0x136",
        "IOPCTL2_PIO4_10",
        "CLKCTL0_REG_0x248",
        "RSTCTL1_REG_0x12",
        "CLKCTL0_REG_0x44"
      ]
    },
    "CLKCTL0_PSCCTL4": {
      "address": "0x40001020",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_31",
        "RSTCTL_PRSTCTL_CLR",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_CLKDIV": {
      "address": "0x40001400",
      "peripheral": "CLKCTL0",
      "register": "CLKDIV",
      "access_count": 19,
      "read_count": 0,
      "write_count": 19,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "IOPCTL0_PIO0_31",
        "RSTCTL1_REG_0x48",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_PSCCTL1",
        "CLKCTL0_REG_0x12",
        "IOPCTL2_PIO5_15",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_19",
        "CLKCTL0_PSCCTL5"
      ]
    },
    "IOPCTL0_PIO0_31": {
      "address": "0x4000407C",
      "peripheral": "IOPCTL0",
      "register": "PIO0_31",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL4",
        "CLKCTL0_REG_0x4",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x4": {
      "address": "0x40001004",
      "peripheral": "CLKCTL0",
      "register": "REG_0x4",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_31",
        "CLKCTL0_PSCCTL5",
        "IOPCTL0_PIO1_0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL0_PIO1_0": {
      "address": "0x40004080",
      "peripheral": "IOPCTL0",
      "register": "PIO1_0",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL_PRSTCTL_CLR",
        "CLKCTL0_PSCCTL5",
        "CLKCTL0_REG_0x4",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_PSCCTL5": {
      "address": "0x40001024",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL5",
      "access_count": 5,
      "read_count": 0,
      "write_count": 5,
      "execution_phases": [
        "board_init",
        "driver_init"
      ],
      "dependencies": [
        "RSTCTL1_REG_0x48",
        "IOPCTL2_PIO4_14",
        "CLKCTL0_PSCCTL5",
        "CLKCTL0_REG_0x4",
        "IOPCTL2_PIO5_9",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_20",
        "CLKCTL0_REG_0x88",
        "IOPCTL2_PIO5_2",
        "IOPCTL2_PIO4_12"
      ]
    },
    "CLKCTL0_REG_0x8": {
      "address": "0x40001008",
      "peripheral": "CLKCTL0",
      "register": "REG_0x8",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x40",
        "RSTCTL_PRSTCTL_CLR",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO5_0",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_0": {
      "address": "0x400A5080",
      "peripheral": "IOPCTL2",
      "register": "PIO5_0",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x8",
        "XSPI2_MCR",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_REG_0x40",
        "RSTCTL_PRSTCTL_CLR",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x40": {
      "address": "0x40001028",
      "peripheral": "CLKCTL0",
      "register": "REG_0x40",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x8",
        "XSPI2_MCR",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_REG_0x12",
        "RSTCTL_PRSTCTL_CLR",
        "IOPCTL2_PIO5_0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_1": {
      "address": "0x400A5084",
      "peripheral": "IOPCTL2",
      "register": "PIO5_1",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_10",
        "CLKCTL0_REG_0x12",
        "CLKCTL0_REG_0x40",
        "RSTCTL_PRSTCTL_CLR",
        "IOPCTL2_PIO5_0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x12": {
      "address": "0x4000100C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x12",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x44",
        "IOPCTL2_PIO5_10",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_REG_0x40",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_10": {
      "address": "0x400A50A8",
      "peripheral": "IOPCTL2",
      "register": "PIO5_10",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x44",
        "IOPCTL2_PIO5_1",
        "CLKCTL0_REG_0x12",
        "IOPCTL2_PIO5_11",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x44": {
      "address": "0x4000102C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x44",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_10",
        "CLKCTL0_REG_0x12",
        "IOPCTL2_PIO5_11",
        "CLKCTL0_PSCCTL0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_11": {
      "address": "0x400A50AC",
      "peripheral": "IOPCTL2",
      "register": "PIO5_11",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x44",
        "IOPCTL2_PIO5_10",
        "IOPCTL2_PIO5_12",
        "CLKCTL0_PSCCTL0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_PSCCTL0": {
      "address": "0x40001010",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x44",
        "IOPCTL2_PIO5_12",
        "CLKCTL0_REG_0x48",
        "IOPCTL2_PIO5_11",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_12": {
      "address": "0x400A50B0",
      "peripheral": "IOPCTL2",
      "register": "PIO5_12",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_13",
        "CLKCTL0_REG_0x48",
        "IOPCTL2_PIO5_11",
        "CLKCTL0_PSCCTL0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x48": {
      "address": "0x40001030",
      "peripheral": "CLKCTL0",
      "register": "REG_0x48",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL1",
        "IOPCTL2_PIO5_13",
        "IOPCTL2_PIO5_12",
        "CLKCTL0_PSCCTL0",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_13": {
      "address": "0x400A50B4",
      "peripheral": "IOPCTL2",
      "register": "PIO5_13",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL1",
        "IOPCTL2_PIO5_14",
        "IOPCTL2_PIO5_12",
        "CLKCTL0_REG_0x48",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_PSCCTL1": {
      "address": "0x40001014",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL1",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x52",
        "IOPCTL2_PIO5_14",
        "IOPCTL2_PIO5_13",
        "CLKCTL0_REG_0x48",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_14": {
      "address": "0x400A50B8",
      "peripheral": "IOPCTL2",
      "register": "PIO5_14",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x52",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_PSCCTL1",
        "IOPCTL2_PIO5_15",
        "IOPCTL2_PIO5_13",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x52": {
      "address": "0x40001034",
      "peripheral": "CLKCTL0",
      "register": "REG_0x52",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_PSCCTL1",
        "IOPCTL2_PIO5_15",
        "IOPCTL2_PIO5_14",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x184": {
      "address": "0x400010B8",
      "peripheral": "CLKCTL0",
      "register": "REG_0x184",
      "access_count": 4,
      "read_count": 3,
      "write_count": 1,
      "execution_phases": [
        "board_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x52",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_15",
        "SYSCON0_REG_0x4",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_14"
      ]
    },
    "IOPCTL2_PIO5_15": {
      "address": "0x400A50BC",
      "peripheral": "IOPCTL2",
      "register": "PIO5_15",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x52",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_16",
        "IOPCTL2_PIO5_14",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_PSCCTL2": {
      "address": "0x40001018",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x52",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_15",
        "IOPCTL2_PIO5_16",
        "RSTCTL1_REG_0x12",
        "CLKCTL0_CLKDIV"
      ]
    },
    "CLKCTL0_REG_0x188": {
      "address": "0x400010BC",
      "peripheral": "CLKCTL0",
      "register": "REG_0x188",
      "access_count": 4,
      "read_count": 3,
      "write_count": 1,
      "execution_phases": [
        "board_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_PSCCTL0_SET",
        "IOPCTL2_PIO5_15",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_19",
        "IOPCTL2_PIO5_16",
        "CLKCTL0_REG_0x188",
        "RSTCTL1_REG_0x12"
      ]
    },
    "IOPCTL2_PIO5_16": {
      "address": "0x400A50C0",
      "peripheral": "IOPCTL2",
      "register": "PIO5_16",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_15",
        "RSTCTL1_REG_0x12",
        "IOPCTL2_PIO5_17",
        "CLKCTL0_CLKDIV"
      ]
    },
    "RSTCTL1_REG_0x12": {
      "address": "0x4006100C",
      "peripheral": "RSTCTL1",
      "register": "REG_0x12",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL2",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_16",
        "RSTCTL1_REG_0x4",
        "IOPCTL2_PIO5_17",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_PSCCTL0_SET": {
      "address": "0x40001040",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0_SET",
      "access_count": 3,
      "read_count": 0,
      "write_count": 3,
      "execution_phases": [
        "board_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_5",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_16",
        "RSTCTL1_REG_0x56",
        "RSTCTL1_REG_0x12"
      ]
    },
    "IOPCTL2_PIO5_17": {
      "address": "0x400A50C4",
      "peripheral": "IOPCTL2",
      "register": "PIO5_17",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x184",
        "IOPCTL2_PIO5_16",
        "RSTCTL1_REG_0x12",
        "RSTCTL1_REG_0x4",
        "IOPCTL2_PIO5_18",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "RSTCTL1_REG_0x4": {
      "address": "0x40061004",
      "peripheral": "RSTCTL1",
      "register": "REG_0x4",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x184",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_17",
        "IOPCTL2_PIO5_18",
        "RSTCTL1_REG_0x12",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_18": {
      "address": "0x400A50C8",
      "peripheral": "IOPCTL2",
      "register": "PIO5_18",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_19",
        "RSTCTL1_REG_0x4",
        "IOPCTL2_PIO5_17",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "SYSCON0_REG_0x4": {
      "address": "0x40002004",
      "peripheral": "SYSCON0",
      "register": "REG_0x4",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_19",
        "RSTCTL1_REG_0x4",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO5_18",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_19": {
      "address": "0x400A50CC",
      "peripheral": "IOPCTL2",
      "register": "PIO5_19",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x188",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_2",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO5_18",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "SYSCON0_AHBMATPRIO": {
      "address": "0x40002000",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "access_count": 40,
      "read_count": 21,
      "write_count": 19,
      "execution_phases": [
        "driver_init",
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "CLKCTL0_REG_0x144",
        "CLKCTL0_REG_0x344",
        "IOPCTL2_PIO4_2",
        "RSTCTL1_REG_0x48",
        "SYSCON0_REG_0x4",
        "IOPCTL2_PIO5_19",
        "IOPCTL2_PIO4_14",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO4_0"
      ]
    },
    "IOPCTL2_PIO5_2": {
      "address": "0x400A5088",
      "peripheral": "IOPCTL2",
      "register": "PIO5_2",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x188",
        "IOPCTL2_PIO5_19",
        "CLKCTL0_REG_0x88",
        "IOPCTL2_PIO5_20",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x88": {
      "address": "0x40001058",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "access_count": 5,
      "read_count": 3,
      "write_count": 2,
      "execution_phases": [
        "driver_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "RSTCTL1_REG_0x20",
        "CLKCTL0_REG_0x188",
        "CLKCTL0_REG_0x200",
        "CLKCTL0_REG_0x88",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_20",
        "IOPCTL2_PIO5_2",
        "CLKCTL0_PSCCTL5"
      ]
    },
    "IOPCTL2_PIO5_20": {
      "address": "0x400A50D0",
      "peripheral": "IOPCTL2",
      "register": "PIO5_20",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x88",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_2",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO5_3",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x196": {
      "address": "0x400010C4",
      "peripheral": "CLKCTL0",
      "register": "REG_0x196",
      "access_count": 4,
      "read_count": 3,
      "write_count": 1,
      "execution_phases": [
        "board_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL0_SET",
        "IOPCTL2_PIO5_5",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_6",
        "CLKCTL0_REG_0x184",
        "CLKCTL0_REG_0x188",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_20",
        "CLKCTL0_PSCCTL5"
      ]
    },
    "IOPCTL2_PIO5_3": {
      "address": "0x400A508C",
      "peripheral": "IOPCTL2",
      "register": "PIO5_3",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "CLKCTL0_REG_0x200",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_20",
        "CLKCTL0_REG_0x88",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x200": {
      "address": "0x400010C8",
      "peripheral": "CLKCTL0",
      "register": "REG_0x200",
      "access_count": 4,
      "read_count": 3,
      "write_count": 1,
      "execution_phases": [
        "board_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_6",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_7",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO5_3",
        "SYSCON0_AHBMATPRIO"
      ]
    },
    "IOPCTL2_PIO5_4": {
      "address": "0x400A5090",
      "peripheral": "IOPCTL2",
      "register": "PIO5_4",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL0_SET",
        "IOPCTL2_PIO5_5",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_3",
        "RSTCTL1_REG_0x28",
        "CLKCTL0_REG_0x88",
        "CLKCTL0_CLKSEL"
      ]
    },
    "RSTCTL1_REG_0x28": {
      "address": "0x4006101C",
      "peripheral": "RSTCTL1",
      "register": "REG_0x28",
      "access_count": 5,
      "read_count": 3,
      "write_count": 2,
      "execution_phases": [
        "driver_init",
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "CLKCTL0_PSCCTL0_SET",
        "IOPCTL2_PIO5_5",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_6",
        "CLKCTL0_REG_0x196",
        "CLKCTL0_REG_0x136",
        "IOPCTL2_PIO5_7",
        "SYSCON0_AHBMATPRIO"
      ]
    },
    "IOPCTL2_PIO5_5": {
      "address": "0x400A5094",
      "peripheral": "IOPCTL2",
      "register": "PIO5_5",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_4",
        "IOPCTL2_PIO5_6",
        "CLKCTL0_REG_0x196",
        "RSTCTL1_REG_0x28",
        "CLKCTL0_PSCCTL0_SET",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_6": {
      "address": "0x400A5098",
      "peripheral": "IOPCTL2",
      "register": "PIO5_6",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO5_5",
        "CLKCTL0_REG_0x200",
        "CLKCTL0_REG_0x196",
        "IOPCTL2_PIO5_7",
        "RSTCTL1_REG_0x28",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_7": {
      "address": "0x400A509C",
      "peripheral": "IOPCTL2",
      "register": "PIO5_7",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_6",
        "SYSCON0_AHBMATPRIO",
        "RSTCTL1_REG_0x28",
        "IOPCTL2_PIO5_8",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_8": {
      "address": "0x400A50A0",
      "peripheral": "IOPCTL2",
      "register": "PIO5_8",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x200",
        "IOPCTL2_PIO5_7",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO5_9",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO5_9": {
      "address": "0x400A50A4",
      "peripheral": "IOPCTL2",
      "register": "PIO5_9",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL_PRSTCTL_CLR",
        "MPU_RBAR",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "IOPCTL2_PIO5_8",
        "CLKCTL0_CLKSEL"
      ]
    },
    "MPU_RBAR": {
      "address": "0xE000ED9C",
      "peripheral": "MPU",
      "register": "RBAR",
      "access_count": 3,
      "read_count": 0,
      "write_count": 3,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_1",
        "RSTCTL_PRSTCTL_CLR",
        "MPU_RBAR",
        "MPU_CTRL",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO4_0",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO5_9",
        "CLKCTL0_CLKDIV"
      ]
    },
    "IOPCTL2_PIO4_0": {
      "address": "0x400A5000",
      "peripheral": "IOPCTL2",
      "register": "PIO4_0",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_1",
        "RSTCTL_PRSTCTL_CLR",
        "MPU_RBAR",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_1": {
      "address": "0x400A5004",
      "peripheral": "IOPCTL2",
      "register": "PIO4_1",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "MPU_RBAR",
        "MPU_CTRL",
        "IOPCTL2_PIO4_0",
        "IOPCTL2_PIO4_10",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "MPU_CTRL": {
      "address": "0xE000ED94",
      "peripheral": "MPU",
      "register": "CTRL",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_1",
        "XCACHE0_CCR",
        "MPU_RBAR",
        "IOPCTL2_PIO4_10",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_10": {
      "address": "0x400A5028",
      "peripheral": "IOPCTL2",
      "register": "PIO4_10",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_1",
        "XCACHE0_CCR",
        "IOPCTL2_PIO4_11",
        "MPU_CTRL",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKSEL"
      ]
    },
    "XCACHE0_CCR": {
      "address": "0x40180000",
      "peripheral": "XCACHE0",
      "register": "CCR",
      "access_count": 2,
      "read_count": 0,
      "write_count": 2,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_12",
        "IOPCTL2_PIO4_11",
        "XCACHE0_CCR",
        "MPU_CTRL",
        "CLKCTL0_PSCCTL5",
        "IOPCTL2_PIO4_10",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_11": {
      "address": "0x400A502C",
      "peripheral": "IOPCTL2",
      "register": "PIO4_11",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_12",
        "XCACHE0_CCR",
        "IOPCTL2_PIO4_10",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_12": {
      "address": "0x400A5030",
      "peripheral": "IOPCTL2",
      "register": "PIO4_12",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_13",
        "IOPCTL2_PIO4_11",
        "XCACHE0_CCR",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV"
      ]
    },
    "IOPCTL2_PIO4_13": {
      "address": "0x400A5034",
      "peripheral": "IOPCTL2",
      "register": "PIO4_13",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_14",
        "CLKCTL0_PSCCTL5",
        "CLKCTL0_CLKSEL",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "IOPCTL2_PIO4_12"
      ]
    },
    "IOPCTL2_PIO4_14": {
      "address": "0x400A5038",
      "peripheral": "IOPCTL2",
      "register": "PIO4_14",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "IOPCTL2_PIO4_15",
        "XSPI2_MCR",
        "IOPCTL2_PIO4_13",
        "RSTCTL1_REG_0x48",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKSEL"
      ]
    },
    "RSTCTL1_REG_0x48": {
      "address": "0x40061030",
      "peripheral": "RSTCTL1",
      "register": "REG_0x48",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "IOPCTL2_PIO4_15",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x96",
        "CLKCTL0_REG_0x104",
        "CLKCTL0_REG_0x60",
        "RSTCTL1_REG_0x56",
        "IOPCTL2_PIO4_14",
        "CLKCTL0_PSCCTL5",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV"
      ]
    },
    "IOPCTL2_PIO4_15": {
      "address": "0x400A503C",
      "peripheral": "IOPCTL2",
      "register": "PIO4_15",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x48",
        "IOPCTL2_PIO4_14",
        "IOPCTL2_PIO4_16",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "CLKCTL0_REG_0x96": {
      "address": "0x40001060",
      "peripheral": "CLKCTL0",
      "register": "REG_0x96",
      "access_count": 3,
      "read_count": 3,
      "write_count": 0,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "IOPCTL2_PIO4_15",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x96",
        "CLKCTL0_REG_0x104",
        "RSTCTL1_REG_0x48",
        "CLKCTL1_PSCCTL4",
        "IOPCTL2_PIO4_16",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_17",
        "CLKCTL1_REG_0x24"
      ]
    },
    "IOPCTL2_PIO4_16": {
      "address": "0x400A5040",
      "peripheral": "IOPCTL2",
      "register": "PIO4_16",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "IOPCTL2_PIO4_15",
        "XSPI2_MCR",
        "IOPCTL2_PIO4_17",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_17": {
      "address": "0x400A5044",
      "peripheral": "IOPCTL2",
      "register": "PIO4_17",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "XSPI2_MCR",
        "IOPCTL2_PIO4_16",
        "IOPCTL2_PIO4_18",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_18": {
      "address": "0x400A5048",
      "peripheral": "IOPCTL2",
      "register": "PIO4_18",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL_PRSTCTL_CLR",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_17",
        "IOPCTL2_PIO4_19",
        "CLKCTL0_CLKDIV",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL2_PIO4_19": {
      "address": "0x400A504C",
      "peripheral": "IOPCTL2",
      "register": "PIO4_19",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL2_PIO4_2",
        "RSTCTL_PRSTCTL_CLR",
        "IOPCTL2_PIO4_18",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL0_PIO0_12",
        "CLKCTL0_CLKSEL"
      ]
    },
    "IOPCTL0_PIO0_12": {
      "address": "0x40004030",
      "peripheral": "IOPCTL0",
      "register": "PIO0_12",
      "access_count": 3,
      "read_count": 1,
      "write_count": 2,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_6",
        "IOPCTL2_PIO4_2",
        "IOPCTL2_PIO4_4",
        "RSTCTL_PRSTCTL_CLR",
        "IOPCTL2_PIO4_5",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL0_PIO0_12",
        "IOPCTL2_PIO4_19"
      ]
    },
    "IOPCTL2_PIO4_2": {
      "address": "0x400A5008",
      "peripheral": "IOPCTL2",
      "register": "PIO4_2",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_12",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_19",
        "IOPCTL2_PIO4_20"
      ]
    },
    "IOPCTL2_PIO4_20": {
      "address": "0x400A5050",
      "peripheral": "IOPCTL2",
      "register": "PIO4_20",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_2",
        "IOPCTL0_PIO0_12",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_3"
      ]
    },
    "IOPCTL0_PIO0_13": {
      "address": "0x40004034",
      "peripheral": "IOPCTL0",
      "register": "PIO0_13",
      "access_count": 3,
      "read_count": 1,
      "write_count": 2,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_6",
        "IOPCTL2_PIO4_5",
        "GPIO0_PDOR",
        "IOPCTL0_PIO0_12",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_4",
        "IOPCTL2_PIO4_20",
        "IOPCTL2_PIO4_3"
      ]
    },
    "IOPCTL2_PIO4_3": {
      "address": "0x400A500C",
      "peripheral": "IOPCTL2",
      "register": "PIO4_3",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL0_PIO0_12",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_4",
        "IOPCTL2_PIO4_20"
      ]
    },
    "IOPCTL2_PIO4_4": {
      "address": "0x400A5010",
      "peripheral": "IOPCTL2",
      "register": "PIO4_4",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_5",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL0_PIO0_12",
        "IOPCTL2_PIO4_3"
      ]
    },
    "IOPCTL2_PIO4_5": {
      "address": "0x400A5014",
      "peripheral": "IOPCTL2",
      "register": "PIO4_5",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_6",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL0_PIO0_12",
        "IOPCTL2_PIO4_4"
      ]
    },
    "IOPCTL2_PIO4_6": {
      "address": "0x400A5018",
      "peripheral": "IOPCTL2",
      "register": "PIO4_6",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_5",
        "GPIO0_PDOR",
        "IOPCTL0_PIO0_12",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_7"
      ]
    },
    "GPIO0_PDOR": {
      "address": "0x40100000",
      "peripheral": "GPIO0",
      "register": "PDOR",
      "access_count": 3,
      "read_count": 1,
      "write_count": 2,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_6",
        "GPIO0_PDOR",
        "IOPCTL2_PIO4_9",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL1_REG_0x24",
        "IOPCTL2_PIO4_8",
        "IOPCTL2_PIO4_7"
      ]
    },
    "IOPCTL2_PIO4_7": {
      "address": "0x400A501C",
      "peripheral": "IOPCTL2",
      "register": "PIO4_7",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "IOPCTL0_PIO0_13",
        "IOPCTL2_PIO4_6",
        "GPIO0_PDOR",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_8"
      ]
    },
    "IOPCTL2_PIO4_8": {
      "address": "0x400A5020",
      "peripheral": "IOPCTL2",
      "register": "PIO4_8",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "GPIO0_PDOR",
        "IOPCTL2_PIO4_9",
        "SYSCON0_AHBMATPRIO",
        "IOPCTL2_PIO4_7"
      ]
    },
    "IOPCTL2_PIO4_9": {
      "address": "0x400A5024",
      "peripheral": "IOPCTL2",
      "register": "PIO4_9",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "board_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "GPIO0_PDOR",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL1_REG_0x24",
        "IOPCTL2_PIO4_8"
      ]
    },
    "CLKCTL1_REG_0x24": {
      "address": "0x40003018",
      "peripheral": "CLKCTL1",
      "register": "REG_0x24",
      "access_count": 3,
      "read_count": 0,
      "write_count": 3,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x104",
        "CLKCTL1_PSCCTL4",
        "GPIO0_PDOR",
        "IOPCTL2_PIO4_9",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL1_REG_0x24"
      ]
    },
    "CLKCTL1_PSCCTL4": {
      "address": "0x40003010",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL4",
      "access_count": 3,
      "read_count": 0,
      "write_count": 3,
      "execution_phases": [
        "driver_init",
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "XSPI2_MCR",
        "CLKCTL1_PSCCTL4",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL1_REG_0x24",
        "CLKCTL0_PSCCTL2_CLR"
      ]
    },
    "CLKCTL0_REG_0x104": {
      "address": "0x40001068",
      "peripheral": "CLKCTL0",
      "register": "REG_0x104",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x96",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x48",
        "RSTCTL1_REG_0x56",
        "CLKCTL1_REG_0x24"
      ]
    },
    "RSTCTL1_REG_0x56": {
      "address": "0x40061038",
      "peripheral": "RSTCTL1",
      "register": "REG_0x56",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "driver_init"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x104",
        "RSTCTL1_REG_0x48",
        "CLKCTL0_REG_0x60",
        "CLKCTL0_PSCCTL0_SET"
      ]
    },
    "CLKCTL0_REG_0x60": {
      "address": "0x4000103C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x60",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x48",
        "RSTCTL1_REG_0x56",
        "CLKCTL0_PSCCTL1_SET",
        "CLKCTL0_PSCCTL0_SET"
      ]
    },
    "CLKCTL0_PSCCTL1_SET": {
      "address": "0x40001044",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL1_SET",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_SET",
        "CLKCTL0_REG_0x60",
        "CLKCTL0_PSCCTL2_SET",
        "CLKCTL0_PSCCTL0_SET"
      ]
    },
    "CLKCTL0_PSCCTL2_SET": {
      "address": "0x40001048",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2_SET",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_SET",
        "CLKCTL0_PSCCTL1_SET",
        "CLKCTL0_PSCCTL4_SET",
        "CLKCTL0_PSCCTL0_SET"
      ]
    },
    "CLKCTL0_PSCCTL3_SET": {
      "address": "0x4000104C",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL3_SET",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x20",
        "CLKCTL0_PSCCTL1_SET",
        "CLKCTL0_PSCCTL2_SET",
        "CLKCTL0_PSCCTL4_SET"
      ]
    },
    "CLKCTL0_PSCCTL4_SET": {
      "address": "0x40001050",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4_SET",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_SET",
        "RSTCTL1_REG_0x20",
        "CLKCTL0_PSCCTL2_SET",
        "SYSCON0_REG_0x8"
      ]
    },
    "RSTCTL1_REG_0x20": {
      "address": "0x40061014",
      "peripheral": "RSTCTL1",
      "register": "REG_0x20",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_SET",
        "CLKCTL0_PSCCTL4_SET",
        "SYSCON0_REG_0x8",
        "CLKCTL0_REG_0x88"
      ]
    },
    "SYSCON0_REG_0x8": {
      "address": "0x40002008",
      "peripheral": "SYSCON0",
      "register": "REG_0x8",
      "access_count": 1,
      "read_count": 0,
      "write_count": 1,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x88",
        "RSTCTL1_REG_0x20",
        "CLKCTL0_PSCCTL4_SET"
      ]
    },
    "CLKCTL0_REG_0x136": {
      "address": "0x40001088",
      "peripheral": "CLKCTL0",
      "register": "REG_0x136",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x28",
        "CLKCTL0_REG_0x332",
        "CLKCTL0_PSCCTL0_CLR"
      ]
    },
    "CLKCTL0_PSCCTL0_CLR": {
      "address": "0x40001070",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0_CLR",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x28",
        "CLKCTL0_REG_0x332",
        "CLKCTL0_REG_0x136"
      ]
    },
    "CLKCTL0_REG_0x332": {
      "address": "0x4000114C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x332",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x136",
        "CLKCTL0_REG_0x232",
        "CLKCTL0_REG_0x332",
        "CLKCTL0_PSCCTL0_CLR",
        "CLKCTL0_REG_0x336"
      ]
    },
    "CLKCTL0_REG_0x336": {
      "address": "0x40001150",
      "peripheral": "CLKCTL0",
      "register": "REG_0x336",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x232",
        "CLKCTL0_REG_0x332"
      ]
    },
    "CLKCTL0_REG_0x232": {
      "address": "0x400010E8",
      "peripheral": "CLKCTL0",
      "register": "REG_0x232",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x232",
        "CLKCTL0_REG_0x332",
        "CLKCTL0_REG_0x240",
        "CLKCTL0_REG_0x336"
      ]
    },
    "CLKCTL0_REG_0x240": {
      "address": "0x400010F0",
      "peripheral": "CLKCTL0",
      "register": "REG_0x240",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x232",
        "CLKCTL0_REG_0x240",
        "CLKCTL0_REG_0x184"
      ]
    },
    "CLKCTL0_REG_0x208": {
      "address": "0x400010D0",
      "peripheral": "CLKCTL0",
      "register": "REG_0x208",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x200",
        "CLKCTL0_REG_0x196",
        "CLKCTL0_REG_0x212",
        "CLKCTL0_REG_0x148",
        "CLKCTL0_REG_0x208"
      ]
    },
    "CLKCTL0_REG_0x212": {
      "address": "0x400010D4",
      "peripheral": "CLKCTL0",
      "register": "REG_0x212",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x148",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x208"
      ]
    },
    "CLKCTL0_REG_0x148": {
      "address": "0x40001094",
      "peripheral": "CLKCTL0",
      "register": "REG_0x148",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x144",
        "CLKCTL0_REG_0x262",
        "CLKCTL0_REG_0x212",
        "CLKCTL0_REG_0x148",
        "CLKCTL0_REG_0x208"
      ]
    },
    "CLKCTL0_REG_0x144": {
      "address": "0x40001090",
      "peripheral": "CLKCTL0",
      "register": "REG_0x144",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x262",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_REG_0x148"
      ]
    },
    "CLKCTL0_REG_0x262": {
      "address": "0x40001106",
      "peripheral": "CLKCTL0",
      "register": "REG_0x262",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x144",
        "CLKCTL0_REG_0x148",
        "RSTCTL1_REG_0x164",
        "SYSCON0_AHBMATPRIO"
      ]
    },
    "RSTCTL1_REG_0x164": {
      "address": "0x400610A4",
      "peripheral": "RSTCTL1",
      "register": "REG_0x164",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x262",
        "RSTCTL1_REG_0x168",
        "RSTCTL1_REG_0x120",
        "RSTCTL1_REG_0x164",
        "SYSCON0_AHBMATPRIO"
      ]
    },
    "RSTCTL1_REG_0x168": {
      "address": "0x400610A8",
      "peripheral": "RSTCTL1",
      "register": "REG_0x168",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "RSTCTL1_REG_0x164",
        "RSTCTL1_REG_0x120",
        "XSPI2_MCR"
      ]
    },
    "RSTCTL1_REG_0x120": {
      "address": "0x40061078",
      "peripheral": "RSTCTL1",
      "register": "REG_0x120",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x168",
        "RSTCTL1_REG_0x120",
        "RSTCTL1_REG_0x164",
        "CLKCTL0_REG_0x248",
        "RSTCTL1_REG_0x124"
      ]
    },
    "RSTCTL1_REG_0x124": {
      "address": "0x4006107C",
      "peripheral": "RSTCTL1",
      "register": "REG_0x124",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x248",
        "RSTCTL1_REG_0x120",
        "XSPI2_MCR"
      ]
    },
    "CLKCTL0_REG_0x248": {
      "address": "0x400010F8",
      "peripheral": "CLKCTL0",
      "register": "REG_0x248",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x252",
        "RSTCTL1_REG_0x120",
        "CLKCTL0_REG_0x308",
        "CLKCTL0_REG_0x248",
        "RSTCTL1_REG_0x124"
      ]
    },
    "CLKCTL0_REG_0x252": {
      "address": "0x400010FC",
      "peripheral": "CLKCTL0",
      "register": "REG_0x252",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x248",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x308"
      ]
    },
    "CLKCTL0_REG_0x308": {
      "address": "0x40001134",
      "peripheral": "CLKCTL0",
      "register": "REG_0x308",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x324",
        "CLKCTL0_REG_0x252",
        "RSTCTL1_REG_0x144",
        "CLKCTL0_REG_0x308",
        "CLKCTL0_REG_0x248"
      ]
    },
    "CLKCTL0_REG_0x324": {
      "address": "0x40001144",
      "peripheral": "CLKCTL0",
      "register": "REG_0x324",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x308",
        "RSTCTL1_REG_0x144"
      ]
    },
    "RSTCTL1_REG_0x144": {
      "address": "0x40061090",
      "peripheral": "RSTCTL1",
      "register": "REG_0x144",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x324",
        "RSTCTL1_REG_0x144",
        "RSTCTL1_REG_0x148",
        "CLKCTL0_REG_0x308",
        "RSTCTL1_REG_0x152"
      ]
    },
    "RSTCTL1_REG_0x148": {
      "address": "0x40061094",
      "peripheral": "RSTCTL1",
      "register": "REG_0x148",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "RSTCTL1_REG_0x152",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x144"
      ]
    },
    "RSTCTL1_REG_0x152": {
      "address": "0x40061098",
      "peripheral": "RSTCTL1",
      "register": "REG_0x152",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL1_PSCCTL2",
        "RSTCTL1_REG_0x144",
        "RSTCTL1_REG_0x148",
        "RSTCTL1_REG_0x152",
        "RSTCTL1_REG_0x156"
      ]
    },
    "RSTCTL1_REG_0x156": {
      "address": "0x4006109C",
      "peripheral": "RSTCTL1",
      "register": "REG_0x156",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL1_PSCCTL2",
        "RSTCTL1_REG_0x152"
      ]
    },
    "CLKCTL1_PSCCTL2": {
      "address": "0x40003008",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL2",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "SYSCON0_AHBMATPRIO",
        "RSTCTL1_REG_0x156",
        "RSTCTL1_REG_0x152"
      ]
    },
    "CLKCTL0_PSCCTL2_CLR": {
      "address": "0x40001078",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2_CLR",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_CLR",
        "CLKCTL1_PSCCTL4",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_PSCCTL4_CLR"
      ]
    },
    "CLKCTL0_PSCCTL3_CLR": {
      "address": "0x4000107C",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL3_CLR",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x344",
        "XSPI2_MCR",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_PSCCTL4_CLR",
        "CLKCTL0_PSCCTL2_CLR"
      ]
    },
    "CLKCTL0_PSCCTL4_CLR": {
      "address": "0x40001080",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4_CLR",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x344",
        "CLKCTL0_PSCCTL3_CLR",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_PSCCTL2_CLR"
      ]
    },
    "CLKCTL0_REG_0x344": {
      "address": "0x40001158",
      "peripheral": "CLKCTL0",
      "register": "REG_0x344",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_PSCCTL3_CLR",
        "CLKCTL0_REG_0x260",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_PSCCTL4_CLR"
      ]
    },
    "CLKCTL0_REG_0x260": {
      "address": "0x40001104",
      "peripheral": "CLKCTL0",
      "register": "REG_0x260",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x344",
        "CLKCTL0_REG_0x260",
        "SYSCON0_AHBMATPRIO",
        "CLKCTL0_REG_0x261"
      ]
    },
    "CLKCTL0_REG_0x261": {
      "address": "0x40001105",
      "peripheral": "CLKCTL0",
      "register": "REG_0x261",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x260",
        "RSTCTL1_REG_0x40",
        "XSPI2_MCR",
        "SYSCON0_AHBMATPRIO"
      ]
    },
    "RSTCTL1_REG_0x40": {
      "address": "0x40061028",
      "peripheral": "RSTCTL1",
      "register": "REG_0x40",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x72",
        "CLKCTL0_REG_0x261",
        "SYSCON0_AHBMATPRIO",
        "RSTCTL1_REG_0x40",
        "RSTCTL1_PRSTCTL0_SET"
      ]
    },
    "RSTCTL1_REG_0x72": {
      "address": "0x40061048",
      "peripheral": "RSTCTL1",
      "register": "REG_0x72",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x40",
        "RSTCTL1_REG_0x132",
        "RSTCTL1_PRSTCTL0_SET"
      ]
    },
    "RSTCTL1_PRSTCTL0_SET": {
      "address": "0x40061040",
      "peripheral": "RSTCTL1",
      "register": "PRSTCTL0_SET",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x72",
        "RSTCTL1_REG_0x136",
        "RSTCTL1_REG_0x132",
        "RSTCTL1_REG_0x40"
      ]
    },
    "RSTCTL1_REG_0x132": {
      "address": "0x40061084",
      "peripheral": "RSTCTL1",
      "register": "REG_0x132",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x72",
        "RSTCTL1_REG_0x136",
        "CLKCTL0_REG_0x220",
        "RSTCTL1_PRSTCTL0_SET"
      ]
    },
    "RSTCTL1_REG_0x136": {
      "address": "0x40061088",
      "peripheral": "RSTCTL1",
      "register": "REG_0x136",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x220",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x132",
        "RSTCTL1_PRSTCTL0_SET"
      ]
    },
    "CLKCTL0_REG_0x220": {
      "address": "0x400010DC",
      "peripheral": "CLKCTL0",
      "register": "REG_0x220",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x288",
        "RSTCTL1_REG_0x136",
        "CLKCTL0_REG_0x220",
        "RSTCTL1_REG_0x132",
        "CLKCTL0_REG_0x224"
      ]
    },
    "CLKCTL0_REG_0x224": {
      "address": "0x400010E0",
      "peripheral": "CLKCTL0",
      "register": "REG_0x224",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x288",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x220"
      ]
    },
    "CLKCTL0_REG_0x288": {
      "address": "0x40001120",
      "peripheral": "CLKCTL0",
      "register": "REG_0x288",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x296",
        "CLKCTL0_REG_0x288",
        "CLKCTL0_REG_0x280",
        "CLKCTL0_REG_0x220",
        "CLKCTL0_REG_0x224"
      ]
    },
    "CLKCTL0_REG_0x280": {
      "address": "0x40001118",
      "peripheral": "CLKCTL0",
      "register": "REG_0x280",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x296",
        "CLKCTL0_REG_0x288"
      ]
    },
    "CLKCTL0_REG_0x296": {
      "address": "0x40001128",
      "peripheral": "CLKCTL0",
      "register": "REG_0x296",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x296",
        "CLKCTL0_REG_0x288",
        "CLKCTL0_REG_0x280",
        "CLKCTL0_REG_0x300",
        "CLKCTL0_REG_0x172"
      ]
    },
    "CLKCTL0_REG_0x300": {
      "address": "0x4000112C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x300",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x172",
        "XSPI2_MCR",
        "CLKCTL0_REG_0x296"
      ]
    },
    "CLKCTL0_REG_0x172": {
      "address": "0x400010AC",
      "peripheral": "CLKCTL0",
      "register": "REG_0x172",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x296",
        "CLKCTL0_REG_0x268",
        "CLKCTL0_REG_0x300",
        "CLKCTL0_REG_0x172",
        "CLKCTL0_REG_0x176"
      ]
    },
    "CLKCTL0_REG_0x176": {
      "address": "0x400010B0",
      "peripheral": "CLKCTL0",
      "register": "REG_0x176",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x172",
        "CLKCTL0_REG_0x268",
        "XSPI2_MCR"
      ]
    },
    "CLKCTL0_REG_0x268": {
      "address": "0x4000110C",
      "peripheral": "CLKCTL0",
      "register": "REG_0x268",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x268",
        "RSTCTL1_REG_0x108",
        "CLKCTL0_REG_0x172",
        "CLKCTL0_REG_0x176",
        "CLKCTL0_REG_0x272"
      ]
    },
    "CLKCTL0_REG_0x272": {
      "address": "0x40001110",
      "peripheral": "CLKCTL0",
      "register": "REG_0x272",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "CLKCTL0_REG_0x268",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x108"
      ]
    },
    "RSTCTL1_REG_0x108": {
      "address": "0x4006106C",
      "peripheral": "RSTCTL1",
      "register": "REG_0x108",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "CLKCTL0_REG_0x268",
        "RSTCTL1_REG_0x108",
        "RSTCTL1_REG_0x96",
        "RSTCTL1_PRSTCTL0_CLR",
        "CLKCTL0_REG_0x272"
      ]
    },
    "RSTCTL1_PRSTCTL0_CLR": {
      "address": "0x40061070",
      "peripheral": "RSTCTL1",
      "register": "PRSTCTL0_CLR",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "RSTCTL1_REG_0x108",
        "XSPI2_MCR",
        "RSTCTL1_REG_0x96"
      ]
    },
    "RSTCTL1_REG_0x96": {
      "address": "0x40061060",
      "peripheral": "RSTCTL1",
      "register": "REG_0x96",
      "access_count": 2,
      "read_count": 2,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x108",
        "RSTCTL1_REG_0x96",
        "RSTCTL1_PRSTCTL0_CLR",
        "RSTCTL1_REG_0x100"
      ]
    },
    "RSTCTL1_REG_0x100": {
      "address": "0x40061064",
      "peripheral": "RSTCTL1",
      "register": "REG_0x100",
      "access_count": 1,
      "read_count": 1,
      "write_count": 0,
      "execution_phases": [
        "runtime"
      ],
      "dependencies": [
        "XSPI2_MCR",
        "RSTCTL1_REG_0x96"
      ]
    }
  },
  "peripheral_stats": {
    "CLKCTL0": {
      "total_accesses": 147,
      "unique_registers": 58,
      "read_write_ratio": 0.0,
      "execution_phases": 3
    },
    "RSTCTL": {
      "total_accesses": 5,
      "unique_registers": 1,
      "read_write_ratio": 0.0,
      "execution_phases": 2
    },
    "XSPI2": {
      "total_accesses": 306,
      "unique_registers": 1,
      "read_write_ratio": 1.125,
      "execution_phases": 2
    },
    "IOPCTL0": {
      "total_accesses": 8,
      "unique_registers": 4,
      "read_write_ratio": 0.5,
      "execution_phases": 1
    },
    "IOPCTL2": {
      "total_accesses": 42,
      "unique_registers": 42,
      "read_write_ratio": 0.0,
      "execution_phases": 1
    },
    "RSTCTL1": {
      "total_accesses": 35,
      "unique_registers": 23,
      "read_write_ratio": 0.0,
      "execution_phases": 2
    },
    "SYSCON0": {
      "total_accesses": 42,
      "unique_registers": 3,
      "read_write_ratio": 0.0,
      "execution_phases": 2
    },
    "MPU": {
      "total_accesses": 4,
      "unique_registers": 2,
      "read_write_ratio": 0.0,
      "execution_phases": 1
    },
    "XCACHE0": {
      "total_accesses": 2,
      "unique_registers": 1,
      "read_write_ratio": 0.0,
      "execution_phases": 1
    },
    "GPIO0": {
      "total_accesses": 3,
      "unique_registers": 1,
      "read_write_ratio": 0.5,
      "execution_phases": 1
    },
    "CLKCTL1": {
      "total_accesses": 7,
      "unique_registers": 3,
      "read_write_ratio": 0.0,
      "execution_phases": 2
    }
  }
}