$date
	Wed Mar 21 02:23:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 4 " inp [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module t $end
$var wire 4 $ inp [3:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#10
1!
b1 "
b1 $
#20
0!
b10 "
b10 $
#30
1!
b11 "
b11 $
#40
0!
b100 "
b100 $
#50
1!
b101 "
b101 $
#60
0!
b110 "
b110 $
#70
1!
b111 "
b111 $
#80
0!
b1000 "
b1000 $
#90
1!
b1001 "
b1001 $
#100
0!
b1010 "
b1010 $
#110
1!
b1011 "
b1011 $
#120
0!
b1100 "
b1100 $
#130
1!
b1101 "
b1101 $
#140
0!
b1110 "
b1110 $
#150
1!
b1111 "
b1111 $
#160
0!
b0 "
b0 $
b1 #
b1 %
#170
b1 "
b1 $
#180
1!
b10 "
b10 $
#190
b11 "
b11 $
#200
0!
b100 "
b100 $
#210
b101 "
b101 $
#220
1!
b110 "
b110 $
#230
b111 "
b111 $
#240
0!
b1000 "
b1000 $
#250
b1001 "
b1001 $
#260
1!
b1010 "
b1010 $
#270
b1011 "
b1011 $
#280
0!
b1100 "
b1100 $
#290
b1101 "
b1101 $
#300
1!
b1110 "
b1110 $
#310
b1111 "
b1111 $
#320
0!
b0 "
b0 $
b10 #
b10 %
#330
b1 "
b1 $
#340
b10 "
b10 $
#350
b11 "
b11 $
#360
1!
b100 "
b100 $
#370
b101 "
b101 $
#380
b110 "
b110 $
#390
b111 "
b111 $
#400
0!
b1000 "
b1000 $
#410
b1001 "
b1001 $
#420
b1010 "
b1010 $
#430
b1011 "
b1011 $
#440
1!
b1100 "
b1100 $
#450
b1101 "
b1101 $
#460
b1110 "
b1110 $
#470
b1111 "
b1111 $
#480
0!
b0 "
b0 $
b11 #
b11 %
#490
b1 "
b1 $
#500
b10 "
b10 $
#510
b11 "
b11 $
#520
b100 "
b100 $
#530
b101 "
b101 $
#540
b110 "
b110 $
#550
b111 "
b111 $
#560
1!
b1000 "
b1000 $
#570
b1001 "
b1001 $
#580
b1010 "
b1010 $
#590
b1011 "
b1011 $
#600
b1100 "
b1100 $
#610
b1101 "
b1101 $
#620
b1110 "
b1110 $
#630
b1111 "
b1111 $
#640
