{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682834458464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682834458464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 11:30:58 2023 " "Processing started: Sun Apr 30 11:30:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682834458464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834458464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_component -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_component -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834458464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682834458759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682834458759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_component-rc " "Found design unit 1: register_component-rc" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682834466954 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_component " "Found entity 1: register_component" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682834466954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_component " "Elaborating entity \"Register_component\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682834466979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_data Register_component.vhd(19) " "VHDL Process Statement warning at Register_component.vhd(19): inferring latch(es) for signal or variable \"reg_data\", which holds its previous value in one or more paths through the process" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682834466980 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[0\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[1\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[2\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[3\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[4\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[5\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[6\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[7\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[8\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[9\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[10\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[11\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466981 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[12\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466982 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[13\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466982 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[14\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466982 "|Register_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] Register_component.vhd(19) " "Inferred latch for \"reg_data\[15\]\" at Register_component.vhd(19)" {  } { { "Register_component.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Register_component/Register_component.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834466982 "|Register_component"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682834467365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682834467682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682834467682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682834467706 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682834467706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682834467706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682834467706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682834467717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 11:31:07 2023 " "Processing ended: Sun Apr 30 11:31:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682834467717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682834467717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682834467717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682834467717 ""}
