// Seed: 1659390312
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  parameter id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd23,
    parameter id_8 = 32'd99
) (
    input  uwire id_0,
    output tri0  id_1
    , id_6,
    input  wand  id_2,
    input  tri   id_3,
    input  tri   _id_4
);
  wire id_7;
  assign id_6 = id_2;
  logic _id_8 = "";
  assign id_6[-1+:id_8] = id_7;
  reg id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  always_comb @(negedge 1 - id_3) begin : LABEL_0
    id_13 = -1;
  end
  wire [(  -1 'b0 )  &&  1  &&  -1  *  -1 : id_4] id_15;
endmodule
