

================================================================
== Vivado HLS Report for 'mmcpy_inputpixel_m2b'
================================================================
* Date:           Thu Jul 29 20:17:28 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   45|    1|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_mmcpy_inputport_fu_250   |mmcpy_inputport   |    1|   43|    1|   43|   none  |
        |grp_mmcpy_inputport2_fu_262  |mmcpy_inputport2  |    1|   43|    1|   43|   none  |
        |grp_mmcpy_inputport1_fu_274  |mmcpy_inputport1  |    1|   43|    1|   43|   none  |
        |grp_mmcpy_inputport3_fu_286  |mmcpy_inputport3  |    1|   43|    1|   43|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    347|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     392|    770|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    219|
|Register         |        -|      -|     253|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     645|   1336|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+------------------+---------+-------+----+-----+
    |grp_mmcpy_inputport_fu_250   |mmcpy_inputport   |        0|      0|  98|  195|
    |grp_mmcpy_inputport1_fu_274  |mmcpy_inputport1  |        0|      0|  98|  194|
    |grp_mmcpy_inputport2_fu_262  |mmcpy_inputport2  |        0|      0|  98|  195|
    |grp_mmcpy_inputport3_fu_286  |mmcpy_inputport3  |        0|      0|  98|  186|
    +-----------------------------+------------------+---------+-------+----+-----+
    |Total                        |                  |        0|      0| 392|  770|
    +-----------------------------+------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_453_p2                  |     +    |      0|  0|  15|           7|           7|
    |r_V_3_fu_544_p2                  |     +    |      0|  0|  15|           7|           7|
    |r_V_fu_388_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp_101_1_fu_428_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_101_2_fu_501_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_101_3_fu_520_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_109_1_fu_475_p2              |     +    |      0|  0|  15|           1|           6|
    |tmp_109_3_fu_566_p2              |     +    |      0|  0|  15|           1|           6|
    |tmp_32_fu_409_p2                 |     +    |      0|  0|  15|           1|           6|
    |tmp_s_fu_316_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_100_3_fu_366_p2              |     -    |      0|  0|  28|          21|          21|
    |init_fu_302_p2                   |   icmp   |      0|  0|  11|           6|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |RowIntNum_1_fu_481_p3            |  select  |      0|  0|   6|           1|           6|
    |RowIntNum_2_fu_415_p3            |  select  |      0|  0|   6|           1|           6|
    |RowIntNum_3_fu_572_p3            |  select  |      0|  0|   6|           1|           6|
    |storemerge_fu_322_p3             |  select  |      0|  0|  32|           1|          32|
    |RowBeginByte_V1_fu_444_p2        |    xor   |      0|  0|   2|           1|           1|
    |RowBeginByte_V3_fu_536_p2        |    xor   |      0|  0|   2|           1|           1|
    |tmp_105_1_cast2_fu_459_p2        |    xor   |      0|  0|   2|           1|           1|
    |tmp_105_3_cast1_fu_550_p2        |    xor   |      0|  0|   2|           1|           1|
    |tmp_55_cast3_fu_394_p2           |    xor   |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 347|         189|         245|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |RowBeginByte_0_V_wr_reg_241                   |   9|          2|    1|          2|
    |RowBeginByte_1_V_wr_reg_214                   |   9|          2|    1|          2|
    |RowBeginByte_2_V_wr_reg_223                   |   9|          2|    1|          2|
    |RowBeginByte_3_V_wr_reg_232                   |   9|          2|    1|          2|
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_phi_mux_RowBeginByte_0_V_wr_phi_fu_244_p4  |   9|          2|    1|          2|
    |ap_phi_mux_RowBeginByte_1_V_wr_phi_fu_217_p4  |   9|          2|    1|          2|
    |ap_phi_mux_RowBeginByte_2_V_wr_phi_fu_226_p4  |   9|          2|    1|          2|
    |ap_phi_mux_RowBeginByte_3_V_wr_phi_fu_235_p4  |   9|          2|    1|          2|
    |ap_return_0                                   |   9|          2|    6|         12|
    |ap_return_1                                   |   9|          2|    1|          2|
    |ap_return_2                                   |   9|          2|    1|          2|
    |ap_return_3                                   |   9|          2|    1|          2|
    |ap_return_4                                   |   9|          2|    1|          2|
    |ap_return_5                                   |   9|          2|    1|          2|
    |m_axi_input1_ARVALID                          |   9|          2|    1|          2|
    |m_axi_input1_RREADY                           |   9|          2|    1|          2|
    |m_axi_input2_ARVALID                          |   9|          2|    1|          2|
    |m_axi_input2_RREADY                           |   9|          2|    1|          2|
    |m_axi_input3_ARVALID                          |   9|          2|    1|          2|
    |m_axi_input3_RREADY                           |   9|          2|    1|          2|
    |m_axi_input_r_ARVALID                         |   9|          2|    1|          2|
    |m_axi_input_r_RREADY                          |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 219|         48|   28|         58|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |RowBeginByte_0_V_wr_reg_241               |   1|   0|    1|          0|
    |RowBeginByte_1_V_wr_reg_214               |   1|   0|    1|          0|
    |RowBeginByte_2_V_wr_reg_223               |   1|   0|    1|          0|
    |RowBeginByte_3_V_wr_reg_232               |   1|   0|    1|          0|
    |RowBeginByte_V1_reg_733                   |   1|   0|    1|          0|
    |RowBeginByte_V3_reg_753                   |   1|   0|    1|          0|
    |RowIntNum_1_reg_738                       |   6|   0|    6|          0|
    |RowIntNum_2_reg_722                       |   6|   0|    6|          0|
    |RowIntNum_3_reg_758                       |   6|   0|    6|          0|
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_return_0_preg                          |   6|   0|    6|          0|
    |ap_return_1_preg                          |   1|   0|    1|          0|
    |ap_return_2_preg                          |   1|   0|    1|          0|
    |ap_return_3_preg                          |   1|   0|    1|          0|
    |ap_return_4_preg                          |   1|   0|    1|          0|
    |ap_return_5_preg                          |   1|   0|    1|          0|
    |grp_mmcpy_inputport1_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmcpy_inputport2_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmcpy_inputport3_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmcpy_inputport_fu_250_ap_start_reg   |   1|   0|    1|          0|
    |storemerge_reg_690                        |  32|   0|   32|          0|
    |tmp_100_3_reg_712                         |  21|   0|   21|          0|
    |tmp_18_reg_697                            |  31|   0|   31|          0|
    |tmp_21_reg_728                            |  31|   0|   31|          0|
    |tmp_23_reg_743                            |  31|   0|   31|          0|
    |tmp_26_reg_748                            |  31|   0|   31|          0|
    |tmp_59_reg_702                            |   1|   0|    1|          0|
    |tmp_62_reg_717                            |   1|   0|    1|          0|
    |tmp_inoffset                              |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 253|   0|  253|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_0                    | out |    6| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_1                    | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_2                    | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_3                    | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_4                    | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|ap_return_5                    | out |    1| ap_ctrl_hs |  mmcpy_inputpixel_m2b | return value |
|m_axi_input_r_AWVALID          | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWREADY          |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWADDR           | out |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWID             | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWLEN            | out |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWSIZE           | out |    3|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWBURST          | out |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWLOCK           | out |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWCACHE          | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWPROT           | out |    3|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWQOS            | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWREGION         | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_AWUSER           | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WVALID           | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WREADY           |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WDATA            | out |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WSTRB            | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WLAST            | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WID              | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_WUSER            | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARVALID          | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARREADY          |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARADDR           | out |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARID             | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARLEN            | out |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARSIZE           | out |    3|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARBURST          | out |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARLOCK           | out |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARCACHE          | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARPROT           | out |    3|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARQOS            | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARREGION         | out |    4|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_ARUSER           | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RVALID           |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RREADY           | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RDATA            |  in |   32|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RLAST            |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RID              |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RUSER            |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_RRESP            |  in |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_BVALID           |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_BREADY           | out |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_BRESP            |  in |    2|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_BID              |  in |    1|    m_axi   |        input_r        |    pointer   |
|m_axi_input_r_BUSER            |  in |    1|    m_axi   |        input_r        |    pointer   |
|input_offset                   |  in |   30|   ap_none  |      input_offset     |    scalar    |
|m_axi_input1_AWVALID           | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWREADY           |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWADDR            | out |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWID              | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWLEN             | out |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWSIZE            | out |    3|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWBURST           | out |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWLOCK            | out |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWCACHE           | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWPROT            | out |    3|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWQOS             | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWREGION          | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_AWUSER            | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WVALID            | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WREADY            |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WDATA             | out |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WSTRB             | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WLAST             | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WID               | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_WUSER             | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARVALID           | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARREADY           |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARADDR            | out |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARID              | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARLEN             | out |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARSIZE            | out |    3|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARBURST           | out |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARLOCK            | out |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARCACHE           | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARPROT            | out |    3|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARQOS             | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARREGION          | out |    4|    m_axi   |         input1        |    pointer   |
|m_axi_input1_ARUSER            | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RVALID            |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RREADY            | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RDATA             |  in |   32|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RLAST             |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RID               |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RUSER             |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_RRESP             |  in |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_BVALID            |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_BREADY            | out |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_BRESP             |  in |    2|    m_axi   |         input1        |    pointer   |
|m_axi_input1_BID               |  in |    1|    m_axi   |         input1        |    pointer   |
|m_axi_input1_BUSER             |  in |    1|    m_axi   |         input1        |    pointer   |
|input1_offset                  |  in |   30|   ap_none  |     input1_offset     |    scalar    |
|m_axi_input2_AWVALID           | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWREADY           |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWADDR            | out |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWID              | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWLEN             | out |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWSIZE            | out |    3|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWBURST           | out |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWLOCK            | out |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWCACHE           | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWPROT            | out |    3|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWQOS             | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWREGION          | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_AWUSER            | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WVALID            | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WREADY            |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WDATA             | out |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WSTRB             | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WLAST             | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WID               | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_WUSER             | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARVALID           | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARREADY           |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARADDR            | out |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARID              | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARLEN             | out |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARSIZE            | out |    3|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARBURST           | out |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARLOCK            | out |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARCACHE           | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARPROT            | out |    3|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARQOS             | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARREGION          | out |    4|    m_axi   |         input2        |    pointer   |
|m_axi_input2_ARUSER            | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RVALID            |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RREADY            | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RDATA             |  in |   32|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RLAST             |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RID               |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RUSER             |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_RRESP             |  in |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_BVALID            |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_BREADY            | out |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_BRESP             |  in |    2|    m_axi   |         input2        |    pointer   |
|m_axi_input2_BID               |  in |    1|    m_axi   |         input2        |    pointer   |
|m_axi_input2_BUSER             |  in |    1|    m_axi   |         input2        |    pointer   |
|input2_offset                  |  in |   30|   ap_none  |     input2_offset     |    scalar    |
|m_axi_input3_AWVALID           | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWREADY           |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWADDR            | out |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWID              | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWLEN             | out |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWSIZE            | out |    3|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWBURST           | out |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWLOCK            | out |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWCACHE           | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWPROT            | out |    3|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWQOS             | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWREGION          | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_AWUSER            | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WVALID            | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WREADY            |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WDATA             | out |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WSTRB             | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WLAST             | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WID               | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_WUSER             | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARVALID           | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARREADY           |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARADDR            | out |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARID              | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARLEN             | out |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARSIZE            | out |    3|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARBURST           | out |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARLOCK            | out |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARCACHE           | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARPROT            | out |    3|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARQOS             | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARREGION          | out |    4|    m_axi   |         input3        |    pointer   |
|m_axi_input3_ARUSER            | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RVALID            |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RREADY            | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RDATA             |  in |   32|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RLAST             |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RID               |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RUSER             |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_RRESP             |  in |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_BVALID            |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_BREADY            | out |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_BRESP             |  in |    2|    m_axi   |         input3        |    pointer   |
|m_axi_input3_BID               |  in |    1|    m_axi   |         input3        |    pointer   |
|m_axi_input3_BUSER             |  in |    1|    m_axi   |         input3        |    pointer   |
|input3_offset                  |  in |   30|   ap_none  |     input3_offset     |    scalar    |
|input_memcpy_buffer_address0   | out |    5|  ap_memory |  input_memcpy_buffer  |     array    |
|input_memcpy_buffer_ce0        | out |    1|  ap_memory |  input_memcpy_buffer  |     array    |
|input_memcpy_buffer_we0        | out |    1|  ap_memory |  input_memcpy_buffer  |     array    |
|input_memcpy_buffer_d0         | out |   32|  ap_memory |  input_memcpy_buffer  |     array    |
|input_memcpy_buffer1_address0  | out |    5|  ap_memory |  input_memcpy_buffer1 |     array    |
|input_memcpy_buffer1_ce0       | out |    1|  ap_memory |  input_memcpy_buffer1 |     array    |
|input_memcpy_buffer1_we0       | out |    1|  ap_memory |  input_memcpy_buffer1 |     array    |
|input_memcpy_buffer1_d0        | out |   32|  ap_memory |  input_memcpy_buffer1 |     array    |
|input_memcpy_buffer2_address0  | out |    5|  ap_memory |  input_memcpy_buffer2 |     array    |
|input_memcpy_buffer2_ce0       | out |    1|  ap_memory |  input_memcpy_buffer2 |     array    |
|input_memcpy_buffer2_we0       | out |    1|  ap_memory |  input_memcpy_buffer2 |     array    |
|input_memcpy_buffer2_d0        | out |   32|  ap_memory |  input_memcpy_buffer2 |     array    |
|input_memcpy_buffer3_address0  | out |    5|  ap_memory |  input_memcpy_buffer3 |     array    |
|input_memcpy_buffer3_ce0       | out |    1|  ap_memory |  input_memcpy_buffer3 |     array    |
|input_memcpy_buffer3_we0       | out |    1|  ap_memory |  input_memcpy_buffer3 |     array    |
|input_memcpy_buffer3_d0        | out |   32|  ap_memory |  input_memcpy_buffer3 |     array    |
|RowBeginByte_0_V_read          |  in |    1|   ap_none  | RowBeginByte_0_V_read |    scalar    |
|RowBeginByte_1_V_read          |  in |    1|   ap_none  | RowBeginByte_1_V_read |    scalar    |
|RowBeginByte_2_V_read          |  in |    1|   ap_none  | RowBeginByte_2_V_read |    scalar    |
|RowBeginByte_3_V_read          |  in |    1|   ap_none  | RowBeginByte_3_V_read |    scalar    |
|TN_MIN_3b_V                    |  in |    3|   ap_none  |      TN_MIN_3b_V      |    scalar    |
|next_t2_0_V_write              |  in |    6|   ap_none  |   next_t2_0_V_write   |    scalar    |
|IN_OFFSET                      |  in |   30|   ap_none  |       IN_OFFSET       |    scalar    |
|RowIncreaseLength_V            |  in |    9|   ap_none  |  RowIncreaseLength_V  |    scalar    |
|IHxIW_18b_V                    |  in |   18|   ap_none  |      IHxIW_18b_V      |    scalar    |
|ColIncreaseLength_V            |  in |    6|   ap_none  |  ColIncreaseLength_V  |    scalar    |
|IsRowPixel                     |  in |    1|   ap_none  |       IsRowPixel      |    scalar    |
|enable                         |  in |    1|   ap_none  |         enable        |    scalar    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (enable_read)
	3  / (!enable_read)
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 4 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%IsRowPixel_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %IsRowPixel)"   --->   Operation 5 'read' 'IsRowPixel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ColIncreaseLength_V_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %ColIncreaseLength_V)"   --->   Operation 6 'read' 'ColIncreaseLength_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%IHxIW_18b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %IHxIW_18b_V)"   --->   Operation 7 'read' 'IHxIW_18b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%RowIncreaseLength_V_s = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %RowIncreaseLength_V)"   --->   Operation 8 'read' 'RowIncreaseLength_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IN_OFFSET_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %IN_OFFSET)"   --->   Operation 9 'read' 'IN_OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%next_t2_0_V_write_r = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %next_t2_0_V_write)"   --->   Operation 10 'read' 'next_t2_0_V_write_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%TN_MIN_3b_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %TN_MIN_3b_V)"   --->   Operation 11 'read' 'TN_MIN_3b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V_re = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_3_V_read)"   --->   Operation 12 'read' 'RowBeginByte_3_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V_re = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_2_V_read)"   --->   Operation 13 'read' 'RowBeginByte_2_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V_re = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_1_V_read)"   --->   Operation 14 'read' 'RowBeginByte_1_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V_re = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_0_V_read)"   --->   Operation 15 'read' 'RowBeginByte_0_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)"   --->   Operation 16 'read' 'input3_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)"   --->   Operation 17 'read' 'input2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)"   --->   Operation 18 'read' 'input1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)"   --->   Operation 19 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IN_OFFSET_cast = zext i30 %IN_OFFSET_read to i32"   --->   Operation 20 'zext' 'IN_OFFSET_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %_ifconv, label %._crit_edge" [cnn.cpp:77]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%init = icmp eq i6 %next_t2_0_V_write_r, 0" [cnn.cpp:80]   --->   Operation 26 'icmp' 'init' <Predicate = (enable_read)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_inoffset_load = load i32* @tmp_inoffset, align 4" [cnn.cpp:86]   --->   Operation 27 'load' 'tmp_inoffset_load' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = zext i9 %RowIncreaseLength_V_s to i32" [cnn.cpp:86]   --->   Operation 28 'zext' 'tmp' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%tmp_s = add nsw i32 %tmp, %tmp_inoffset_load" [cnn.cpp:86]   --->   Operation 29 'add' 'tmp_s' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%storemerge = select i1 %init, i32 %IN_OFFSET_cast, i32 %tmp_s" [cnn.cpp:80]   --->   Operation 30 'select' 'storemerge' <Predicate = (enable_read)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @tmp_inoffset, align 4" [cnn.cpp:83]   --->   Operation 31 'store' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_53_cast5 = zext i18 %IHxIW_18b_V_read to i21" [cnn.cpp:108]   --->   Operation 32 'zext' 'tmp_53_cast5' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %storemerge, i32 1, i32 31)" [cnn.cpp:105]   --->   Operation 33 'partselect' 'tmp_18' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %storemerge to i1" [cnn.cpp:106]   --->   Operation 34 'trunc' 'tmp_59' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %IHxIW_18b_V_read, i2 0)" [cnn.cpp:104]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i20 %p_shl to i21" [cnn.cpp:104]   --->   Operation 36 'zext' 'p_shl_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.19ns)   --->   "%tmp_100_3 = sub i21 %p_shl_cast, %tmp_53_cast5" [cnn.cpp:104]   --->   Operation 37 'sub' 'tmp_100_3' <Predicate = (enable_read)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i21 %tmp_100_3 to i1" [cnn.cpp:104]   --->   Operation 38 'trunc' 'tmp_62' <Predicate = (enable_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.33>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_31 = zext i18 %IHxIW_18b_V_read to i32" [cnn.cpp:104]   --->   Operation 39 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V = zext i6 %ColIncreaseLength_V_s to i7" [cnn.cpp:108]   --->   Operation 40 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = zext i1 %tmp_59 to i7" [cnn.cpp:108]   --->   Operation 41 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i6 %ColIncreaseLength_V_s to i1"   --->   Operation 42 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%r_V = add i7 %rhs_V, %lhs_V" [cnn.cpp:108]   --->   Operation 43 'add' 'r_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node RowIntNum_2)   --->   "%tmp_55_cast3 = xor i1 %tmp_60, %tmp_59" [cnn.cpp:112]   --->   Operation 44 'xor' 'tmp_55_cast3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_56_cast = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %r_V, i32 1, i32 6)" [cnn.cpp:112]   --->   Operation 45 'partselect' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%tmp_32 = add i6 1, %tmp_56_cast" [cnn.cpp:114]   --->   Operation 46 'add' 'tmp_32' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.18ns) (out node of the LUT)   --->   "%RowIntNum_2 = select i1 %tmp_55_cast3, i6 %tmp_32, i6 %tmp_56_cast" [cnn.cpp:113]   --->   Operation 47 'select' 'RowIntNum_2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i18 %IHxIW_18b_V_read to i1"   --->   Operation 48 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_101_1 = add i32 %tmp_31, %storemerge" [cnn.cpp:104]   --->   Operation 49 'add' 'tmp_101_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_101_1, i32 1, i32 31)" [cnn.cpp:105]   --->   Operation 50 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%RowBeginByte_V1 = xor i1 %tmp_59, %tmp_61" [cnn.cpp:106]   --->   Operation 51 'xor' 'RowBeginByte_V1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i1 %RowBeginByte_V1 to i7" [cnn.cpp:108]   --->   Operation 52 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%r_V_1 = add i7 %rhs_V_1, %lhs_V" [cnn.cpp:108]   --->   Operation 53 'add' 'r_V_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node RowIntNum_1)   --->   "%tmp_105_1_cast2 = xor i1 %tmp_60, %RowBeginByte_V1" [cnn.cpp:112]   --->   Operation 54 'xor' 'tmp_105_1_cast2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_106_1_cast = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %r_V_1, i32 1, i32 6)" [cnn.cpp:112]   --->   Operation 55 'partselect' 'tmp_106_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_109_1 = add i6 1, %tmp_106_1_cast" [cnn.cpp:114]   --->   Operation 56 'add' 'tmp_109_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.18ns) (out node of the LUT)   --->   "%RowIntNum_1 = select i1 %tmp_105_1_cast2, i6 %tmp_109_1, i6 %tmp_106_1_cast" [cnn.cpp:113]   --->   Operation 57 'select' 'RowIntNum_1' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_100_2 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %IHxIW_18b_V_read, i1 false)" [cnn.cpp:104]   --->   Operation 58 'bitconcatenate' 'tmp_100_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_100_2_cast = zext i19 %tmp_100_2 to i32" [cnn.cpp:104]   --->   Operation 59 'zext' 'tmp_100_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_101_2 = add i32 %storemerge, %tmp_100_2_cast" [cnn.cpp:104]   --->   Operation 60 'add' 'tmp_101_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_101_2, i32 1, i32 31)" [cnn.cpp:105]   --->   Operation 61 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_100_3_cast = sext i21 %tmp_100_3 to i32" [cnn.cpp:104]   --->   Operation 62 'sext' 'tmp_100_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.55ns)   --->   "%tmp_101_3 = add i32 %storemerge, %tmp_100_3_cast" [cnn.cpp:104]   --->   Operation 63 'add' 'tmp_101_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_101_3, i32 1, i32 31)" [cnn.cpp:105]   --->   Operation 64 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%RowBeginByte_V3 = xor i1 %tmp_59, %tmp_62" [cnn.cpp:106]   --->   Operation 65 'xor' 'RowBeginByte_V3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i1 %RowBeginByte_V3 to i7" [cnn.cpp:108]   --->   Operation 66 'zext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.82ns)   --->   "%r_V_3 = add i7 %rhs_V_3, %lhs_V" [cnn.cpp:108]   --->   Operation 67 'add' 'r_V_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node RowIntNum_3)   --->   "%tmp_105_3_cast1 = xor i1 %tmp_60, %RowBeginByte_V3" [cnn.cpp:112]   --->   Operation 68 'xor' 'tmp_105_3_cast1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_106_3_cast = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %r_V_3, i32 1, i32 6)" [cnn.cpp:112]   --->   Operation 69 'partselect' 'tmp_106_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%tmp_109_3 = add i6 1, %tmp_106_3_cast" [cnn.cpp:114]   --->   Operation 70 'add' 'tmp_109_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%RowIntNum_3 = select i1 %tmp_105_3_cast1, i6 %tmp_109_3, i6 %tmp_106_3_cast" [cnn.cpp:113]   --->   Operation 71 'select' 'RowIntNum_3' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (2.52ns)   --->   "call fastcc void @mmcpy_inputport(i32* %input_r, i30 %input_offset_read, [28 x i32]* nocapture %input_memcpy_buffer, i3 %TN_MIN_3b_V_read, i31 %tmp_18, i6 %RowIntNum_2)" [cnn.cpp:119]   --->   Operation 72 'call' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [2/2] (2.52ns)   --->   "call fastcc void @mmcpy_inputport1(i32* %input1, i30 %input1_offset_read, [28 x i32]* nocapture %input_memcpy_buffer1, i3 %TN_MIN_3b_V_read, i31 %tmp_21, i6 %RowIntNum_1)" [cnn.cpp:120]   --->   Operation 73 'call' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [2/2] (2.52ns)   --->   "call fastcc void @mmcpy_inputport2(i32* %input2, i30 %input2_offset_read, [28 x i32]* nocapture %input_memcpy_buffer2, i3 %TN_MIN_3b_V_read, i31 %tmp_23, i6 %RowIntNum_2)" [cnn.cpp:121]   --->   Operation 74 'call' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [2/2] (2.52ns)   --->   "call fastcc void @mmcpy_inputport3(i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture %input_memcpy_buffer3, i3 %TN_MIN_3b_V_read, i31 %tmp_26, i6 %RowIntNum_3)" [cnn.cpp:122]   --->   Operation 75 'call' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_inputport(i32* %input_r, i30 %input_offset_read, [28 x i32]* nocapture %input_memcpy_buffer, i3 %TN_MIN_3b_V_read, i31 %tmp_18, i6 %RowIntNum_2)" [cnn.cpp:119]   --->   Operation 76 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_inputport1(i32* %input1, i30 %input1_offset_read, [28 x i32]* nocapture %input_memcpy_buffer1, i3 %TN_MIN_3b_V_read, i31 %tmp_21, i6 %RowIntNum_1)" [cnn.cpp:120]   --->   Operation 77 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_inputport2(i32* %input2, i30 %input2_offset_read, [28 x i32]* nocapture %input_memcpy_buffer2, i3 %TN_MIN_3b_V_read, i31 %tmp_23, i6 %RowIntNum_2)" [cnn.cpp:121]   --->   Operation 78 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_inputport3(i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture %input_memcpy_buffer3, i3 %TN_MIN_3b_V_read, i31 %tmp_26, i6 %RowIntNum_3)" [cnn.cpp:122]   --->   Operation 79 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn.cpp:123]   --->   Operation 80 'br' <Predicate = (enable_read)> <Delay = 1.76>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V_wr = phi i1 [ %RowBeginByte_V1, %_ifconv ], [ %RowBeginByte_1_V_re, %0 ]" [cnn.cpp:123]   --->   Operation 81 'phi' 'RowBeginByte_1_V_wr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V_wr = phi i1 [ %tmp_59, %_ifconv ], [ %RowBeginByte_2_V_re, %0 ]" [cnn.cpp:123]   --->   Operation 82 'phi' 'RowBeginByte_2_V_wr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V_wr = phi i1 [ %RowBeginByte_V3, %_ifconv ], [ %RowBeginByte_3_V_re, %0 ]" [cnn.cpp:123]   --->   Operation 83 'phi' 'RowBeginByte_3_V_wr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V_wr = phi i1 [ %tmp_59, %_ifconv ], [ %RowBeginByte_0_V_re, %0 ]" [cnn.cpp:123]   --->   Operation 84 'phi' 'RowBeginByte_0_V_wr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i6, i1, i1, i1, i1, i1 } undef, i6 %next_t2_0_V_write_r, 0" [cnn.cpp:123]   --->   Operation 85 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i6, i1, i1, i1, i1, i1 } %mrv_s, i1 %IsRowPixel_read, 1" [cnn.cpp:123]   --->   Operation 86 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i6, i1, i1, i1, i1, i1 } %mrv_1, i1 %RowBeginByte_0_V_wr, 2" [cnn.cpp:123]   --->   Operation 87 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i6, i1, i1, i1, i1, i1 } %mrv_2, i1 %RowBeginByte_1_V_wr, 3" [cnn.cpp:123]   --->   Operation 88 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i6, i1, i1, i1, i1, i1 } %mrv_3, i1 %RowBeginByte_2_V_wr, 4" [cnn.cpp:123]   --->   Operation 89 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i6, i1, i1, i1, i1, i1 } %mrv_4, i1 %RowBeginByte_3_V_wr, 5" [cnn.cpp:123]   --->   Operation 90 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "ret { i6, i1, i1, i1, i1, i1 } %mrv_5" [cnn.cpp:123]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_memcpy_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ RowBeginByte_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowBeginByte_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowBeginByte_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowBeginByte_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TN_MIN_3b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_t2_0_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_OFFSET]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowIncreaseLength_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IHxIW_18b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColIncreaseLength_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IsRowPixel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_inoffset]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_read           (read          ) [ 0111]
IsRowPixel_read       (read          ) [ 0011]
ColIncreaseLength_V_s (read          ) [ 0010]
IHxIW_18b_V_read      (read          ) [ 0010]
RowIncreaseLength_V_s (read          ) [ 0000]
IN_OFFSET_read        (read          ) [ 0000]
next_t2_0_V_write_r   (read          ) [ 0011]
TN_MIN_3b_V_read      (read          ) [ 0011]
RowBeginByte_3_V_re   (read          ) [ 0111]
RowBeginByte_2_V_re   (read          ) [ 0111]
RowBeginByte_1_V_re   (read          ) [ 0111]
RowBeginByte_0_V_re   (read          ) [ 0111]
input3_offset_read    (read          ) [ 0011]
input2_offset_read    (read          ) [ 0011]
input1_offset_read    (read          ) [ 0011]
input_offset_read     (read          ) [ 0011]
IN_OFFSET_cast        (zext          ) [ 0000]
StgValue_21           (specinterface ) [ 0000]
StgValue_22           (specinterface ) [ 0000]
StgValue_23           (specinterface ) [ 0000]
StgValue_24           (specinterface ) [ 0000]
StgValue_25           (br            ) [ 0111]
init                  (icmp          ) [ 0000]
tmp_inoffset_load     (load          ) [ 0000]
tmp                   (zext          ) [ 0000]
tmp_s                 (add           ) [ 0000]
storemerge            (select        ) [ 0010]
StgValue_31           (store         ) [ 0000]
tmp_53_cast5          (zext          ) [ 0000]
tmp_18                (partselect    ) [ 0011]
tmp_59                (trunc         ) [ 0111]
p_shl                 (bitconcatenate) [ 0000]
p_shl_cast            (zext          ) [ 0000]
tmp_100_3             (sub           ) [ 0010]
tmp_62                (trunc         ) [ 0010]
tmp_31                (zext          ) [ 0000]
lhs_V                 (zext          ) [ 0000]
rhs_V                 (zext          ) [ 0000]
tmp_60                (trunc         ) [ 0000]
r_V                   (add           ) [ 0000]
tmp_55_cast3          (xor           ) [ 0000]
tmp_56_cast           (partselect    ) [ 0000]
tmp_32                (add           ) [ 0000]
RowIntNum_2           (select        ) [ 0001]
tmp_61                (trunc         ) [ 0000]
tmp_101_1             (add           ) [ 0000]
tmp_21                (partselect    ) [ 0001]
RowBeginByte_V1       (xor           ) [ 0101]
rhs_V_1               (zext          ) [ 0000]
r_V_1                 (add           ) [ 0000]
tmp_105_1_cast2       (xor           ) [ 0000]
tmp_106_1_cast        (partselect    ) [ 0000]
tmp_109_1             (add           ) [ 0000]
RowIntNum_1           (select        ) [ 0001]
tmp_100_2             (bitconcatenate) [ 0000]
tmp_100_2_cast        (zext          ) [ 0000]
tmp_101_2             (add           ) [ 0000]
tmp_23                (partselect    ) [ 0001]
tmp_100_3_cast        (sext          ) [ 0000]
tmp_101_3             (add           ) [ 0000]
tmp_26                (partselect    ) [ 0001]
RowBeginByte_V3       (xor           ) [ 0101]
rhs_V_3               (zext          ) [ 0000]
r_V_3                 (add           ) [ 0000]
tmp_105_3_cast1       (xor           ) [ 0000]
tmp_106_3_cast        (partselect    ) [ 0000]
tmp_109_3             (add           ) [ 0000]
RowIntNum_3           (select        ) [ 0001]
StgValue_76           (call          ) [ 0000]
StgValue_77           (call          ) [ 0000]
StgValue_78           (call          ) [ 0000]
StgValue_79           (call          ) [ 0000]
StgValue_80           (br            ) [ 0000]
RowBeginByte_1_V_wr   (phi           ) [ 0001]
RowBeginByte_2_V_wr   (phi           ) [ 0001]
RowBeginByte_3_V_wr   (phi           ) [ 0001]
RowBeginByte_0_V_wr   (phi           ) [ 0001]
mrv_s                 (insertvalue   ) [ 0000]
mrv_1                 (insertvalue   ) [ 0000]
mrv_2                 (insertvalue   ) [ 0000]
mrv_3                 (insertvalue   ) [ 0000]
mrv_4                 (insertvalue   ) [ 0000]
mrv_5                 (insertvalue   ) [ 0000]
StgValue_91           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input2_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input3_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_memcpy_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_memcpy_buffer1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_memcpy_buffer2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_memcpy_buffer3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="RowBeginByte_0_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowBeginByte_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="RowBeginByte_1_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowBeginByte_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="RowBeginByte_2_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowBeginByte_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="RowBeginByte_3_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowBeginByte_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="TN_MIN_3b_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TN_MIN_3b_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="next_t2_0_V_write">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_t2_0_V_write"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="IN_OFFSET">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="RowIncreaseLength_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowIncreaseLength_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="IHxIW_18b_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IHxIW_18b_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ColIncreaseLength_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColIncreaseLength_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="IsRowPixel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IsRowPixel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="enable">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tmp_inoffset">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_inoffset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_inputport"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_inputport1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_inputport2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_inputport3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="enable_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="IsRowPixel_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IsRowPixel_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ColIncreaseLength_V_s_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColIncreaseLength_V_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="IHxIW_18b_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IHxIW_18b_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="RowIncreaseLength_V_s_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowIncreaseLength_V_s/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="IN_OFFSET_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="30" slack="0"/>
<pin id="150" dir="0" index="1" bw="30" slack="0"/>
<pin id="151" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IN_OFFSET_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="next_t2_0_V_write_r_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_t2_0_V_write_r/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="TN_MIN_3b_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TN_MIN_3b_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="RowBeginByte_3_V_re_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowBeginByte_3_V_re/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="RowBeginByte_2_V_re_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowBeginByte_2_V_re/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="RowBeginByte_1_V_re_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowBeginByte_1_V_re/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="RowBeginByte_0_V_re_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowBeginByte_0_V_re/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input3_offset_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="30" slack="0"/>
<pin id="192" dir="0" index="1" bw="30" slack="0"/>
<pin id="193" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input3_offset_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input2_offset_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="30" slack="0"/>
<pin id="198" dir="0" index="1" bw="30" slack="0"/>
<pin id="199" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_offset_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input1_offset_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="30" slack="0"/>
<pin id="204" dir="0" index="1" bw="30" slack="0"/>
<pin id="205" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_offset_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_offset_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="30" slack="0"/>
<pin id="210" dir="0" index="1" bw="30" slack="0"/>
<pin id="211" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="RowBeginByte_1_V_wr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="RowBeginByte_1_V_wr (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="RowBeginByte_1_V_wr_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="2"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="RowBeginByte_1_V_wr/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="RowBeginByte_2_V_wr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="RowBeginByte_2_V_wr (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="RowBeginByte_2_V_wr_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="2"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="RowBeginByte_2_V_wr/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="RowBeginByte_3_V_wr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="RowBeginByte_3_V_wr (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="RowBeginByte_3_V_wr_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="2"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="RowBeginByte_3_V_wr/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="RowBeginByte_0_V_wr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="RowBeginByte_0_V_wr (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="RowBeginByte_0_V_wr_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="2"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="RowBeginByte_0_V_wr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_mmcpy_inputport_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="30" slack="1"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="3" slack="1"/>
<pin id="256" dir="0" index="5" bw="31" slack="1"/>
<pin id="257" dir="0" index="6" bw="6" slack="0"/>
<pin id="258" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_mmcpy_inputport2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="30" slack="1"/>
<pin id="266" dir="0" index="3" bw="32" slack="0"/>
<pin id="267" dir="0" index="4" bw="3" slack="1"/>
<pin id="268" dir="0" index="5" bw="31" slack="0"/>
<pin id="269" dir="0" index="6" bw="6" slack="0"/>
<pin id="270" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_mmcpy_inputport1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="30" slack="1"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="3" slack="1"/>
<pin id="280" dir="0" index="5" bw="31" slack="0"/>
<pin id="281" dir="0" index="6" bw="6" slack="0"/>
<pin id="282" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_mmcpy_inputport3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="30" slack="1"/>
<pin id="290" dir="0" index="3" bw="32" slack="0"/>
<pin id="291" dir="0" index="4" bw="3" slack="1"/>
<pin id="292" dir="0" index="5" bw="31" slack="0"/>
<pin id="293" dir="0" index="6" bw="6" slack="0"/>
<pin id="294" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="IN_OFFSET_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="30" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN_OFFSET_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="init_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="init/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_inoffset_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_inoffset_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="storemerge_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_31_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_53_cast5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="0"/>
<pin id="338" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_18_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_59_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="20" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="20" slack="0"/>
<pin id="364" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_100_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="20" slack="0"/>
<pin id="368" dir="0" index="1" bw="18" slack="0"/>
<pin id="369" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_100_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_62_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="21" slack="0"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_31_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="18" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="lhs_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="1"/>
<pin id="381" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="rhs_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_60_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="r_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_55_cast3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_55_cast3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_56_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="4" slack="0"/>
<pin id="404" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56_cast/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_32_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="RowIntNum_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="RowIntNum_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_61_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_101_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="18" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_21_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="RowBeginByte_V1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="RowBeginByte_V1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="rhs_V_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="r_V_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_105_1_cast2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_105_1_cast2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_106_1_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="0" index="3" bw="4" slack="0"/>
<pin id="470" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_106_1_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_109_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="RowIntNum_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="RowIntNum_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_100_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="1"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100_2/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_100_2_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="19" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_2_cast/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_101_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="19" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_23_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_100_3_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="21" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_3_cast/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_101_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="21" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101_3/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_26_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="RowBeginByte_V3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="1"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="RowBeginByte_V3/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="rhs_V_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="r_V_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_105_3_cast1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_105_3_cast1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_106_3_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="4" slack="0"/>
<pin id="561" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_106_3_cast/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_109_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109_3/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="RowIntNum_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="RowIntNum_3/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mrv_s_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="2"/>
<pin id="584" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="2"/>
<pin id="589" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="mrv_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mrv_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="mrv_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="11" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/3 "/>
</bind>
</comp>

<comp id="615" class="1005" name="enable_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="2"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="IsRowPixel_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="IsRowPixel_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="ColIncreaseLength_V_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="1"/>
<pin id="626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ColIncreaseLength_V_s "/>
</bind>
</comp>

<comp id="630" class="1005" name="IHxIW_18b_V_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="18" slack="1"/>
<pin id="632" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="IHxIW_18b_V_read "/>
</bind>
</comp>

<comp id="637" class="1005" name="next_t2_0_V_write_r_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="2"/>
<pin id="639" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="next_t2_0_V_write_r "/>
</bind>
</comp>

<comp id="642" class="1005" name="TN_MIN_3b_V_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="TN_MIN_3b_V_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="RowBeginByte_3_V_re_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="2"/>
<pin id="652" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="RowBeginByte_3_V_re "/>
</bind>
</comp>

<comp id="655" class="1005" name="RowBeginByte_2_V_re_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="2"/>
<pin id="657" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="RowBeginByte_2_V_re "/>
</bind>
</comp>

<comp id="660" class="1005" name="RowBeginByte_1_V_re_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="2"/>
<pin id="662" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="RowBeginByte_1_V_re "/>
</bind>
</comp>

<comp id="665" class="1005" name="RowBeginByte_0_V_re_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="2"/>
<pin id="667" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="RowBeginByte_0_V_re "/>
</bind>
</comp>

<comp id="670" class="1005" name="input3_offset_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="30" slack="1"/>
<pin id="672" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input3_offset_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="input2_offset_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="30" slack="1"/>
<pin id="677" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input2_offset_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="input1_offset_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="30" slack="1"/>
<pin id="682" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input1_offset_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="input_offset_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="30" slack="1"/>
<pin id="687" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input_offset_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="storemerge_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_18_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="31" slack="1"/>
<pin id="699" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_59_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_100_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="21" slack="1"/>
<pin id="714" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_62_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="722" class="1005" name="RowIntNum_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="1"/>
<pin id="724" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="RowIntNum_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_21_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="1"/>
<pin id="730" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="733" class="1005" name="RowBeginByte_V1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_V1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="RowIntNum_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="1"/>
<pin id="740" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="RowIntNum_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_23_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="1"/>
<pin id="745" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_26_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="31" slack="1"/>
<pin id="750" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="753" class="1005" name="RowBeginByte_V3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_V3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="RowIntNum_3_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="1"/>
<pin id="760" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="RowIntNum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="259"><net_src comp="108" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="271"><net_src comp="112" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="283"><net_src comp="110" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="295"><net_src comp="114" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="148" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="154" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="88" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="142" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="302" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="298" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="136" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="322" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="92" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="322" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="94" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="136" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="96" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="336" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="379" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="385" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="98" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="388" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="100" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="102" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="394" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="399" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="250" pin=6"/></net>

<net id="424"><net_src comp="415" pin="3"/><net_sink comp="262" pin=6"/></net>

<net id="432"><net_src comp="376" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="90" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="92" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="443"><net_src comp="433" pin="4"/><net_sink comp="274" pin=5"/></net>

<net id="448"><net_src comp="425" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="379" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="385" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="444" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="479"><net_src comp="102" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="465" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="459" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="465" pin="4"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="274" pin=6"/></net>

<net id="495"><net_src comp="104" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="106" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="92" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="516"><net_src comp="506" pin="4"/><net_sink comp="262" pin=5"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="520" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="535"><net_src comp="525" pin="4"/><net_sink comp="286" pin=5"/></net>

<net id="543"><net_src comp="536" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="379" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="385" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="536" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="100" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="570"><net_src comp="102" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="556" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="550" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="556" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="286" pin=6"/></net>

<net id="585"><net_src comp="116" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="244" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="217" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="226" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="235" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="118" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="124" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="627"><net_src comp="130" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="633"><net_src comp="136" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="640"><net_src comp="154" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="645"><net_src comp="160" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="653"><net_src comp="166" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="658"><net_src comp="172" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="663"><net_src comp="178" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="668"><net_src comp="184" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="673"><net_src comp="190" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="678"><net_src comp="196" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="683"><net_src comp="202" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="688"><net_src comp="208" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="693"><net_src comp="322" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="700"><net_src comp="340" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="705"><net_src comp="350" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="715"><net_src comp="366" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="720"><net_src comp="372" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="725"><net_src comp="415" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="731"><net_src comp="433" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="736"><net_src comp="444" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="741"><net_src comp="481" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="746"><net_src comp="506" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="262" pin=5"/></net>

<net id="751"><net_src comp="525" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="756"><net_src comp="536" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="761"><net_src comp="572" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="286" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: input1 | {}
	Port: input2 | {}
	Port: input3 | {}
	Port: input_memcpy_buffer | {2 3 }
	Port: input_memcpy_buffer1 | {2 3 }
	Port: input_memcpy_buffer2 | {2 3 }
	Port: input_memcpy_buffer3 | {2 3 }
	Port: tmp_inoffset | {1 }
 - Input state : 
	Port: mmcpy_inputpixel_m2b : input_r | {2 3 }
	Port: mmcpy_inputpixel_m2b : input_offset | {1 }
	Port: mmcpy_inputpixel_m2b : input1 | {2 3 }
	Port: mmcpy_inputpixel_m2b : input1_offset | {1 }
	Port: mmcpy_inputpixel_m2b : input2 | {2 3 }
	Port: mmcpy_inputpixel_m2b : input2_offset | {1 }
	Port: mmcpy_inputpixel_m2b : input3 | {2 3 }
	Port: mmcpy_inputpixel_m2b : input3_offset | {1 }
	Port: mmcpy_inputpixel_m2b : input_memcpy_buffer | {}
	Port: mmcpy_inputpixel_m2b : input_memcpy_buffer1 | {}
	Port: mmcpy_inputpixel_m2b : input_memcpy_buffer2 | {}
	Port: mmcpy_inputpixel_m2b : input_memcpy_buffer3 | {}
	Port: mmcpy_inputpixel_m2b : RowBeginByte_0_V_read | {1 }
	Port: mmcpy_inputpixel_m2b : RowBeginByte_1_V_read | {1 }
	Port: mmcpy_inputpixel_m2b : RowBeginByte_2_V_read | {1 }
	Port: mmcpy_inputpixel_m2b : RowBeginByte_3_V_read | {1 }
	Port: mmcpy_inputpixel_m2b : TN_MIN_3b_V | {1 }
	Port: mmcpy_inputpixel_m2b : next_t2_0_V_write | {1 }
	Port: mmcpy_inputpixel_m2b : IN_OFFSET | {1 }
	Port: mmcpy_inputpixel_m2b : RowIncreaseLength_V | {1 }
	Port: mmcpy_inputpixel_m2b : IHxIW_18b_V | {1 }
	Port: mmcpy_inputpixel_m2b : ColIncreaseLength_V | {1 }
	Port: mmcpy_inputpixel_m2b : IsRowPixel | {1 }
	Port: mmcpy_inputpixel_m2b : enable | {1 }
	Port: mmcpy_inputpixel_m2b : tmp_inoffset | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		storemerge : 2
		StgValue_31 : 3
		tmp_18 : 3
		tmp_59 : 3
		p_shl_cast : 1
		tmp_100_3 : 2
		tmp_62 : 3
	State 2
		r_V : 1
		tmp_55_cast3 : 1
		tmp_56_cast : 2
		tmp_32 : 3
		RowIntNum_2 : 4
		tmp_101_1 : 1
		tmp_21 : 2
		RowBeginByte_V1 : 1
		rhs_V_1 : 1
		r_V_1 : 2
		tmp_105_1_cast2 : 1
		tmp_106_1_cast : 3
		tmp_109_1 : 4
		RowIntNum_1 : 5
		tmp_100_2_cast : 1
		tmp_101_2 : 2
		tmp_23 : 3
		tmp_101_3 : 1
		tmp_26 : 2
		r_V_3 : 1
		tmp_106_3_cast : 2
		tmp_109_3 : 3
		RowIntNum_3 : 4
		StgValue_72 : 5
		StgValue_73 : 6
		StgValue_74 : 5
		StgValue_75 : 5
	State 3
		RowBeginByte_1_V_wr : 1
		RowBeginByte_2_V_wr : 1
		RowBeginByte_3_V_wr : 1
		RowBeginByte_0_V_wr : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		StgValue_91 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |     grp_mmcpy_inputport_fu_250    |  5.307  |   148   |   100   |
|   call   |    grp_mmcpy_inputport2_fu_262    |  5.307  |   148   |   100   |
|          |    grp_mmcpy_inputport1_fu_274    |  5.307  |   148   |    99   |
|          |    grp_mmcpy_inputport3_fu_286    |  5.307  |   148   |    91   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_s_fu_316           |    0    |    0    |    39   |
|          |             r_V_fu_388            |    0    |    0    |    15   |
|          |           tmp_32_fu_409           |    0    |    0    |    15   |
|          |          tmp_101_1_fu_428         |    0    |    0    |    39   |
|    add   |            r_V_1_fu_453           |    0    |    0    |    15   |
|          |          tmp_109_1_fu_475         |    0    |    0    |    15   |
|          |          tmp_101_2_fu_501         |    0    |    0    |    39   |
|          |          tmp_101_3_fu_520         |    0    |    0    |    39   |
|          |            r_V_3_fu_544           |    0    |    0    |    15   |
|          |          tmp_109_3_fu_566         |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |         storemerge_fu_322         |    0    |    0    |    32   |
|  select  |         RowIntNum_2_fu_415        |    0    |    0    |    6    |
|          |         RowIntNum_1_fu_481        |    0    |    0    |    6    |
|          |         RowIntNum_3_fu_572        |    0    |    0    |    6    |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          tmp_100_3_fu_366         |    0    |    0    |    27   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |            init_fu_302            |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |        tmp_55_cast3_fu_394        |    0    |    0    |    2    |
|          |       RowBeginByte_V1_fu_444      |    0    |    0    |    2    |
|    xor   |       tmp_105_1_cast2_fu_459      |    0    |    0    |    2    |
|          |       RowBeginByte_V3_fu_536      |    0    |    0    |    2    |
|          |       tmp_105_3_cast1_fu_550      |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |      enable_read_read_fu_118      |    0    |    0    |    0    |
|          |    IsRowPixel_read_read_fu_124    |    0    |    0    |    0    |
|          | ColIncreaseLength_V_s_read_fu_130 |    0    |    0    |    0    |
|          |    IHxIW_18b_V_read_read_fu_136   |    0    |    0    |    0    |
|          | RowIncreaseLength_V_s_read_fu_142 |    0    |    0    |    0    |
|          |     IN_OFFSET_read_read_fu_148    |    0    |    0    |    0    |
|          |  next_t2_0_V_write_r_read_fu_154  |    0    |    0    |    0    |
|   read   |    TN_MIN_3b_V_read_read_fu_160   |    0    |    0    |    0    |
|          |  RowBeginByte_3_V_re_read_fu_166  |    0    |    0    |    0    |
|          |  RowBeginByte_2_V_re_read_fu_172  |    0    |    0    |    0    |
|          |  RowBeginByte_1_V_re_read_fu_178  |    0    |    0    |    0    |
|          |  RowBeginByte_0_V_re_read_fu_184  |    0    |    0    |    0    |
|          |   input3_offset_read_read_fu_190  |    0    |    0    |    0    |
|          |   input2_offset_read_read_fu_196  |    0    |    0    |    0    |
|          |   input1_offset_read_read_fu_202  |    0    |    0    |    0    |
|          |   input_offset_read_read_fu_208   |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       IN_OFFSET_cast_fu_298       |    0    |    0    |    0    |
|          |             tmp_fu_312            |    0    |    0    |    0    |
|          |        tmp_53_cast5_fu_336        |    0    |    0    |    0    |
|          |         p_shl_cast_fu_362         |    0    |    0    |    0    |
|   zext   |           tmp_31_fu_376           |    0    |    0    |    0    |
|          |            lhs_V_fu_379           |    0    |    0    |    0    |
|          |            rhs_V_fu_382           |    0    |    0    |    0    |
|          |           rhs_V_1_fu_449          |    0    |    0    |    0    |
|          |       tmp_100_2_cast_fu_497       |    0    |    0    |    0    |
|          |           rhs_V_3_fu_540          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_18_fu_340           |    0    |    0    |    0    |
|          |         tmp_56_cast_fu_399        |    0    |    0    |    0    |
|          |           tmp_21_fu_433           |    0    |    0    |    0    |
|partselect|       tmp_106_1_cast_fu_465       |    0    |    0    |    0    |
|          |           tmp_23_fu_506           |    0    |    0    |    0    |
|          |           tmp_26_fu_525           |    0    |    0    |    0    |
|          |       tmp_106_3_cast_fu_556       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_59_fu_350           |    0    |    0    |    0    |
|   trunc  |           tmp_62_fu_372           |    0    |    0    |    0    |
|          |           tmp_60_fu_385           |    0    |    0    |    0    |
|          |           tmp_61_fu_425           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|            p_shl_fu_354           |    0    |    0    |    0    |
|          |          tmp_100_2_fu_490         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |       tmp_100_3_cast_fu_517       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            mrv_s_fu_581           |    0    |    0    |    0    |
|          |            mrv_1_fu_586           |    0    |    0    |    0    |
|insertvalue|            mrv_2_fu_591           |    0    |    0    |    0    |
|          |            mrv_3_fu_597           |    0    |    0    |    0    |
|          |            mrv_4_fu_603           |    0    |    0    |    0    |
|          |            mrv_5_fu_609           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |  21.228 |   592   |   734   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|ColIncreaseLength_V_s_reg_624|    6   |
|   IHxIW_18b_V_read_reg_630  |   18   |
|   IsRowPixel_read_reg_619   |    1   |
| RowBeginByte_0_V_re_reg_665 |    1   |
| RowBeginByte_0_V_wr_reg_241 |    1   |
| RowBeginByte_1_V_re_reg_660 |    1   |
| RowBeginByte_1_V_wr_reg_214 |    1   |
| RowBeginByte_2_V_re_reg_655 |    1   |
| RowBeginByte_2_V_wr_reg_223 |    1   |
| RowBeginByte_3_V_re_reg_650 |    1   |
| RowBeginByte_3_V_wr_reg_232 |    1   |
|   RowBeginByte_V1_reg_733   |    1   |
|   RowBeginByte_V3_reg_753   |    1   |
|     RowIntNum_1_reg_738     |    6   |
|     RowIntNum_2_reg_722     |    6   |
|     RowIntNum_3_reg_758     |    6   |
|   TN_MIN_3b_V_read_reg_642  |    3   |
|     enable_read_reg_615     |    1   |
|  input1_offset_read_reg_680 |   30   |
|  input2_offset_read_reg_675 |   30   |
|  input3_offset_read_reg_670 |   30   |
|  input_offset_read_reg_685  |   30   |
| next_t2_0_V_write_r_reg_637 |    6   |
|      storemerge_reg_690     |   32   |
|      tmp_100_3_reg_712      |   21   |
|        tmp_18_reg_697       |   31   |
|        tmp_21_reg_728       |   31   |
|        tmp_23_reg_743       |   31   |
|        tmp_26_reg_748       |   31   |
|        tmp_59_reg_702       |    1   |
|        tmp_62_reg_717       |    1   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|  grp_mmcpy_inputport_fu_250 |  p6  |   2  |   6  |   12   ||    9    |
| grp_mmcpy_inputport2_fu_262 |  p5  |   2  |  31  |   62   ||    9    |
| grp_mmcpy_inputport2_fu_262 |  p6  |   2  |   6  |   12   ||    9    |
| grp_mmcpy_inputport1_fu_274 |  p5  |   2  |  31  |   62   ||    9    |
| grp_mmcpy_inputport1_fu_274 |  p6  |   2  |   6  |   12   ||    9    |
| grp_mmcpy_inputport3_fu_286 |  p5  |   2  |  31  |   62   ||    9    |
| grp_mmcpy_inputport3_fu_286 |  p6  |   2  |   6  |   12   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   234  ||  12.383 ||    63   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   21   |   592  |   734  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   362  |    -   |
+-----------+--------+--------+--------+
|   Total   |   33   |   954  |   797  |
+-----------+--------+--------+--------+
