INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/fft1d_float_8
	Log files: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/fft1d_float_8
INFO: [v++ 60-1548] Creating build summary session with primary output /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/fft1d_float_8.xo.compile_summary, at Fri Oct 29 10:27:27 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Oct 29 10:27:27 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/fft1d_float_8/v++_compile_fft1d_float_8_guidance.html', at Fri Oct 29 10:27:28 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'fetch0'
INFO: [v++ 60-242] Creating kernel: 'fft1d0'
INFO: [v++ 60-242] Creating kernel: 'store0'

===>The following messages were generated while  performing high-level synthesis for kernel: fft1d0 Log file: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/fft1d_float_8/fft1d0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'fft_step.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 84, function 'fft_step.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 83, Depth = 86, loop 'Loop 1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 426.99 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: store0 Log file: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/fft1d_float_8/store0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: fetch0 Log file: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/fft1d_float_8/fetch0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'Loop 1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/fft1d_float_8/system_estimate_fft1d_float_8.xtxt
INFO: [v++ 60-586] Created xilinx_tmp_compile/fft1d_float_8.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /dev/shm/meyermar_synth/fft/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/fft1d_float_8.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 3s
