# VxE master port upstream traffic control testbench

+define+TRACE_FILE="tb_vxe_mem_hub_mas_us.vcd"
+timescale+1us/100ns
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnreqa_decoder.v
src/vxe_mem_hub_mas_us.v
tb/tb_vxe_mem_hub_mas_us.v
