$comment
	File created using the following command:
		vcd file DSS.msim.vcd -direction
$end
$date
	Tue Oct 29 17:34:48 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DSS_vlg_vec_tst $end
$var reg 1 ! clkin $end
$var reg 5 " datain [4:0] $end
$var wire 1 # dataout [7] $end
$var wire 1 $ dataout [6] $end
$var wire 1 % dataout [5] $end
$var wire 1 & dataout [4] $end
$var wire 1 ' dataout [3] $end
$var wire 1 ( dataout [2] $end
$var wire 1 ) dataout [1] $end
$var wire 1 * dataout [0] $end
$var wire 1 + testout [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 dataout[0]~output_o $end
$var wire 1 4 dataout[1]~output_o $end
$var wire 1 5 dataout[2]~output_o $end
$var wire 1 6 dataout[3]~output_o $end
$var wire 1 7 dataout[4]~output_o $end
$var wire 1 8 dataout[5]~output_o $end
$var wire 1 9 dataout[6]~output_o $end
$var wire 1 : dataout[7]~output_o $end
$var wire 1 ; testout[0]~output_o $end
$var wire 1 < clkin~input_o $end
$var wire 1 = clkin~inputclkctrl_outclk $end
$var wire 1 > FF1|dffs[0]~feeder_combout $end
$var wire 1 ? datain[0]~input_o $end
$var wire 1 @ myFF|dffs[0]~5_combout $end
$var wire 1 A datain[1]~input_o $end
$var wire 1 B myFF|dffs[0]~6 $end
$var wire 1 C myFF|dffs[1]~7_combout $end
$var wire 1 D datain[2]~input_o $end
$var wire 1 E myFF|dffs[1]~8 $end
$var wire 1 F myFF|dffs[2]~9_combout $end
$var wire 1 G datain[3]~input_o $end
$var wire 1 H myFF|dffs[2]~10 $end
$var wire 1 I myFF|dffs[3]~11_combout $end
$var wire 1 J datain[4]~input_o $end
$var wire 1 K myFF|dffs[3]~12 $end
$var wire 1 L myFF|dffs[4]~13_combout $end
$var wire 1 M dataout~0_combout $end
$var wire 1 N dataout~1_combout $end
$var wire 1 O dataout~2_combout $end
$var wire 1 P dataout~3_combout $end
$var wire 1 Q dataout~4_combout $end
$var wire 1 R dataout~5_combout $end
$var wire 1 S dataout~6_combout $end
$var wire 1 T dataout~7_combout $end
$var wire 1 U MyROM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 V MyROM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 W MyROM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 X MyROM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 Y MyROM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 Z MyROM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 [ MyROM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 \ MyROM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 ] myFF|dffs [4] $end
$var wire 1 ^ myFF|dffs [3] $end
$var wire 1 _ myFF|dffs [2] $end
$var wire 1 ` myFF|dffs [1] $end
$var wire 1 a myFF|dffs [0] $end
$var wire 1 b FF1|dffs [0] $end
$var wire 1 c MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 d MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 e MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 f MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 g MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 h MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 i MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 j MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 k MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 l MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 m MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 n MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 o MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 p MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 q MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 r MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 s MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 t MyROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
1C
0D
1E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0\
0[
0Z
0Y
0X
0W
0V
0U
0a
0`
0_
0^
0]
0b
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
$end
#1000
1!
1<
1=
0,
1>
1`
0E
0C
1F
#2000
0!
0<
0=
1,
0>
#3000
1!
1<
1=
0,
1>
1_
0`
1H
0F
1E
1C
1I
0H
1F
0I
#4000
0!
0<
0=
1,
0>
#5000
1!
1<
1=
0,
1>
1`
1t
1s
1\
1[
0E
0C
1H
0F
1I
#6000
0!
0<
0=
1,
0>
#7000
1!
1<
1=
0,
1>
1^
0_
0`
0t
1r
0\
1Z
0K
0I
0H
1F
1E
1C
1L
1K
1I
0F
0L
#8000
0!
0<
0=
1,
0>
#9000
1!
1<
1=
0,
1>
1`
0s
0r
1q
0[
0Z
1Y
0E
0C
1F
#10000
0!
0<
0=
1,
0>
#11000
1!
1<
1=
0,
1>
1_
0`
1t
1s
1\
1[
1H
0F
1E
1C
0K
0I
0H
1F
1L
1K
1I
0L
#12000
0!
0<
0=
1,
0>
#13000
1!
1<
1=
0,
1>
1`
0s
1r
0[
1Z
0E
0C
1H
0F
0K
0I
1L
#14000
0!
0<
0=
1,
0>
#15000
1!
1<
1=
0,
1>
1]
0^
0_
0`
0t
1s
0\
1[
0L
1K
1I
0H
1F
1E
1C
1L
0I
0F
#16000
0!
0<
0=
1,
0>
#17000
1!
1<
1=
0,
1>
1`
1t
1\
0E
0C
1F
#18000
0!
0<
0=
1,
0>
#19000
1!
1<
1=
0,
1>
1_
0`
1H
0F
1E
1C
1I
0H
1F
0I
#20000
0!
0<
0=
1,
0>
#21000
1!
1<
1=
0,
1>
1`
0E
0C
1H
0F
1I
#22000
0!
0<
0=
1,
0>
#23000
1!
1<
1=
0,
1>
1^
0_
0`
0t
0\
0K
0I
0H
1F
1E
1C
0L
1K
1I
0F
1L
#24000
0!
0<
0=
1,
0>
#25000
1!
1<
1=
0,
1>
1`
0s
0[
0E
0C
1F
#26000
0!
0<
0=
1,
0>
#27000
1!
1<
1=
0,
1>
1_
0`
1s
0r
1[
0Z
1H
0F
1E
1C
0K
0I
0H
1F
0L
1K
1I
1L
#28000
0!
0<
0=
1,
0>
#29000
1!
1<
1=
0,
1>
1`
0s
0[
0E
0C
1H
0F
0K
0I
0L
#30000
