# Verilog_Practice_Code
Ques1: Full Adder
Ques2: Mux_4x1
Ques3: 1 bit Comprator
Ques4: Full adder using Half Adder
Ques5: mux4x1_using Vector 
Ques6: Logic gate using mux2x1
https://edaplayground.com/x/89mj
