# system info soc_system on 2018.07.03.19:42:35
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1530639561
#
#
# Files generated for soc_system on 2018.07.03.19:42:35
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.vhd,VHDL,,soc_system,true
simulation/soc_system_rst_controller.vhd,VHDL,,soc_system,false
simulation/soc_system_rst_controller_002.vhd,VHDL,,soc_system,false
simulation/submodules/soc_system_HEX3_HEX0.v,VERILOG,,soc_system_HEX3_HEX0,false
simulation/submodules/soc_system_HEX5_HEX4.v,VERILOG,,soc_system_HEX5_HEX4,false
simulation/submodules/soc_system_LEDR.v,VERILOG,,soc_system_LEDR,false
simulation/submodules/soc_system_SW.v,VERILOG,,soc_system_SW,false
simulation/submodules/soc_system_audio_ctrl.v,VERILOG,,soc_system_audio_ctrl,false
simulation/submodules/soc_system_audio_input.v,VERILOG,,soc_system_audio_input,false
simulation/submodules/soc_system_audio_subsystem.vhd,VHDL,,soc_system_audio_subsystem,false
simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
simulation/submodules/soc_system_key.v,VERILOG,,soc_system_key,false
simulation/submodules/soc_system_system_pll.vhd,VHDL,,soc_system_system_pll,false
simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
simulation/submodules/soc_system_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_irq_mapper,false
simulation/submodules/soc_system_irq_mapper_001.sv,SYSTEM_VERILOG,,soc_system_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/soc_system_audio_subsystem_Audio_PLL.vhd,VHDL,,soc_system_audio_subsystem_Audio_PLL,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_hps_io.v,VERILOG,,soc_system_hps_0_hps_io,false
simulation/submodules/soc_system_system_pll_sys_pll.vo,VERILOG,,soc_system_system_pll_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/soc_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router,false
simulation/submodules/soc_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_002,false
simulation/submodules/soc_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_003,false
simulation/submodules/soc_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,soc_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/soc_system_audio_subsystem_Audio_PLL_audio_pll.vo,VERILOG,,soc_system_audio_subsystem_Audio_PLL_audio_pll,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.HEX3_HEX0,soc_system_HEX3_HEX0
soc_system.HEX5_HEX4,soc_system_HEX5_HEX4
soc_system.LEDR,soc_system_LEDR
soc_system.SW,soc_system_SW
soc_system.audio_ctrl,soc_system_audio_ctrl
soc_system.audio_input,soc_system_audio_input
soc_system.audio_subsystem,soc_system_audio_subsystem
soc_system.audio_subsystem.Audio,soc_system_audio_subsystem_Audio
soc_system.audio_subsystem.Audio_PLL,soc_system_audio_subsystem_Audio_PLL
soc_system.audio_subsystem.Audio_PLL.audio_pll,soc_system_audio_subsystem_Audio_PLL_audio_pll
soc_system.audio_subsystem.Audio_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
soc_system.audio_subsystem.rst_controller,altera_reset_controller
soc_system.av_config,soc_system_av_config
soc_system.avalon_bridge,soc_system_avalon_bridge
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.hps_0.hps_io.border,soc_system_hps_0_hps_io_border
soc_system.key,soc_system_key
soc_system.system_pll,soc_system_system_pll
soc_system.system_pll.sys_pll,soc_system_system_pll_sys_pll
soc_system.system_pll.reset_from_locked,altera_up_avalon_reset_from_locked_signal
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_0.avalon_bridge_avalon_master_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.audio_subsystem_audio_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.av_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.LEDR_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.SW_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.HEX3_HEX0_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.HEX5_HEX4_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.audio_input_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.audio_ctrl_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_system.mm_interconnect_0.avalon_bridge_avalon_master_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.audio_subsystem_audio_slave_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.av_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.LEDR_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.SW_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.HEX3_HEX0_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.HEX5_HEX4_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.audio_input_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.audio_ctrl_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.audio_subsystem_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.audio_subsystem_audio_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.av_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.av_config_avalon_av_config_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.LEDR_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.LEDR_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.SW_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.SW_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.HEX3_HEX0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.HEX3_HEX0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.HEX5_HEX4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.HEX5_HEX4_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.key_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.audio_input_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.audio_input_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.audio_ctrl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.audio_ctrl_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_003,soc_system_mm_interconnect_0_router_003
soc_system.mm_interconnect_0.router_004,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_005,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_006,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_007,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_008,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_009,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_010,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_011,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.audio_subsystem_audio_slave_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.av_config_avalon_av_config_slave_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.LEDR_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.SW_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.HEX3_HEX0_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.HEX5_HEX4_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.key_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.audio_input_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.audio_ctrl_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_002,soc_system_mm_interconnect_0_cmd_demux_002
soc_system.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_001,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_002,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_003,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_004,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_005,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_006,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_007,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.cmd_mux_008,soc_system_mm_interconnect_0_cmd_mux_001
soc_system.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_001,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_002,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_003,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_004,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_005,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_006,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_007,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_demux_008,soc_system_mm_interconnect_0_rsp_demux_001
soc_system.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_002,soc_system_mm_interconnect_0_rsp_mux_002
soc_system.mm_interconnect_0.avalon_st_adapter,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_001,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_002,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_003,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_004,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_005,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_006,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_007,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_0.avalon_st_adapter_008,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system.irq_mapper,soc_system_irq_mapper
soc_system.irq_mapper_001,soc_system_irq_mapper_001
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
soc_system.rst_controller_002,altera_reset_controller
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_002,altera_reset_controller
