{"vcs1":{"timestamp_begin":1751174888.608613610, "rt":0.34, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1751174889.054671889, "rt":0.28, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1751174889.423425521, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751174888.085002902}
{"VCS_COMP_START_TIME": 1751174888.085002902}
{"VCS_COMP_END_TIME": 1751174889.994141933}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3205285}}
{"stitch_vcselab": {"peak_mem": 3205325}}
