// Seed: 212524549
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  integer id_4 = id_2;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  integer id_9;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  supply0 id_14 = id_9;
  wire id_15;
  module_0(
      id_15, id_15
  );
endmodule
