Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'wea' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram.sv:34]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 18 for port 'dinb' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'web' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram.sv:40]
WARNING: [VRFC 10-5021] port 'axi_awaddr' is not connected on this instance [c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=6,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.nds_bram
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
