{"vcs1":{"timestamp_begin":1678943838.380460476, "rt":0.41, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1678943838.845528342, "rt":0.36, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1678943839.257245995, "rt":0.20, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678943838.117115547}
{"VCS_COMP_START_TIME": 1678943838.117115547}
{"VCS_COMP_END_TIME": 1678943839.517776578}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 339020}}
{"stitch_vcselab": {"peak_mem": 239040}}
