# [NandGame](http://nandgame.com/) solutions

## Table of Contents
  * [0 Logic Gates](#0-logic-gates)
    + [0.0 Invert](#00-invert)
    + [0.1 And](#01-and)
    + [0.2 Or](#02-or)
    + [0.3 Xor](#03-xor)
  * [1 Arithmetics](#1-arithmetics)
    + [1.0 Half Adder](#10-half-adder)
    + [1.1 Full Adder](#11-full-adder)
    + [1.2 Multi-bit Adder](#12-multi-bit-adder)
    + [1.3 Increment](#13-increment)
    + [1.4 Substraction](#14-substraction)
    + [1.5 Equal to zero](#15-equal-to-zero)
    + [1.6 Less then zero](#16-less-then-zero)
  * [2 Plumbing](#2-plumbing)
    + [2.0 Selector](#20-selector)
    + [2.0 Switch](#20-switch)
  * [3 Memory](#3-memory)
    + [3.0 Latch](#30-latch)
    + [3.1 Data Flip-Flop](#31-data-flip-flop)
    + [3.2 Register](#32-register)
    + [3.3 Counter](#33-counter)
    + [3.4 RAM](#34-ram)
  * [4 Arithmetic Logic Unit](#4-arithmetic-logic-unit)
    + [4.0 Unary ALU](#40-unary-alu)
    + [4.1 ALU](#41-alu)
    + [4.2 Opcodes](#42-opcodes)
    + [4.3 Condition](#43-condition)
  * [5 Processor](#5-processor)
    + [5.0 Combined Memory](#50-combined-memory)
    + [5.1 Instruction Detector](#51-instruction-detector)
    + [5.2 Control Unit](#52-control-unit)
    + [5.3 Program Engine](#53-program-engine)
    + [5.4 Computer](#54-computer)
    + [5.5 Input and Output](#55-input-and-output)


## 0 Logic Gates
### 0.0 Invert
![Invert](0_logic_gates/0_invert.png)
### 0.1 And
![And](0_logic_gates/1_and.png)
### 0.2 Or
![Or](0_logic_gates/2_or.png)
### 0.3 Xor
![Xor](0_logic_gates/3_xor.png)

## 1 Arithmetics
### 1.0 Half Adder
![Half Adder](1_arithmetics/0_half_adder.png)
### 1.1 Full Adder
![Full Adder](1_arithmetics/1_full_adder.png)
### 1.2 Multi-bit Adder
![Multi-bit Adder](1_arithmetics/2_multi-bit_adder.png)
### 1.3 Increment
![Increment](1_arithmetics/3_increment.png)
### 1.4 Substraction
![Substraction](1_arithmetics/4_substraction.png)
### 1.5 Equal to zero
![Equal to zero](1_arithmetics/5_equal_to_zero.png)
### 1.6 Less then zero
![Less then zero](1_arithmetics/6_less_then_zero.png)

## 2 Plumbing
### 2.0 Selector
![Selector](2_plumbing/0_selector.png)
### 2.0 Switch
![Switch](2_plumbing/1_switch.png)

## 3 Memory
### 3.0 Latch
![Latch](3_memory/0_latch.png)
### 3.1 Data Flip-Flop
![Data Flip-Flop](3_memory/1_data_flip-flop.png)
### 3.2 Register
![Register](3_memory/2_register.png)
### 3.3 Counter
![Counter](3_memory/3_counter.png)
### 3.4 RAM
![RAM](3_memory/4_ram.png)

## 4 Arithmetic Logic Unit
### 4.0 Unary ALU
![Unary ALU](4_arithmetic_logic_unit/0_unary_alu.png)
### 4.1 ALU
![ALU](4_arithmetic_logic_unit/1_ALU.png)
### 4.2 Opcodes
![Opcodes](4_arithmetic_logic_unit/2_opcodes.png)
### 4.3 Condition
![Condition](4_arithmetic_logic_unit/3_condition.png)

## 5 Processor
### 5.0 Combined Memory
![Combined Memory](5_processor/0_combined_memory.png)
### 5.1 Instruction Detector
![Instruction Detector](5_processor/1_instruction_detector.png)
### 5.2 Control Unit
![Control Unit](5_processor/2_control_unit.png)
### 5.3 Program Engine
![Program Engine](5_processor/3_program_engine.png)
### 5.4 Computer
![Computer](5_processor/4_computer.png)
### 5.5 Input and Output
![Input and Output](5_processor/5_input_and_output.png)
