###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       185142   # Number of WRITE/WRITEP commands
num_reads_done                 =       510412   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       406974   # Number of read row buffer hits
num_read_cmds                  =       510411   # Number of READ/READP commands
num_writes_done                =       185152   # Number of read requests issued
num_write_row_hits             =       132308   # Number of write row buffer hits
num_act_cmds                   =       156764   # Number of ACT commands
num_pre_cmds                   =       156733   # Number of PRE commands
num_ondemand_pres              =       134122   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9452545   # Cyles of rank active rank.0
rank_active_cycles.1           =      9205167   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       547455   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       794833   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643391   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7570   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3032   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1915   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          855   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1197   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1987   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2538   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3482   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6729   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22868   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          579   # Write cmd latency (cycles)
write_latency[40-59]           =         1156   # Write cmd latency (cycles)
write_latency[60-79]           =         2792   # Write cmd latency (cycles)
write_latency[80-99]           =         5571   # Write cmd latency (cycles)
write_latency[100-119]         =         7749   # Write cmd latency (cycles)
write_latency[120-139]         =        11148   # Write cmd latency (cycles)
write_latency[140-159]         =        11998   # Write cmd latency (cycles)
write_latency[160-179]         =        12940   # Write cmd latency (cycles)
write_latency[180-199]         =        13110   # Write cmd latency (cycles)
write_latency[200-]            =       118077   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       237467   # Read request latency (cycles)
read_latency[40-59]            =        72894   # Read request latency (cycles)
read_latency[60-79]            =        73574   # Read request latency (cycles)
read_latency[80-99]            =        22337   # Read request latency (cycles)
read_latency[100-119]          =        15792   # Read request latency (cycles)
read_latency[120-139]          =        12918   # Read request latency (cycles)
read_latency[140-159]          =         8531   # Read request latency (cycles)
read_latency[160-179]          =         6796   # Read request latency (cycles)
read_latency[180-199]          =         5596   # Read request latency (cycles)
read_latency[200-]             =        54506   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.24229e+08   # Write energy
read_energy                    =  2.05798e+09   # Read energy
act_energy                     =  4.28906e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.62778e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8152e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89839e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74402e+09   # Active standby energy rank.1
average_read_latency           =      92.5675   # Average read request latency (cycles)
average_interarrival           =      14.3767   # Average request interarrival latency (cycles)
total_energy                   =  1.64025e+10   # Total energy (pJ)
average_power                  =      1640.25   # Average power (mW)
average_bandwidth              =      5.93548   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       226967   # Number of WRITE/WRITEP commands
num_reads_done                 =       560248   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       437166   # Number of read row buffer hits
num_read_cmds                  =       560247   # Number of READ/READP commands
num_writes_done                =       226979   # Number of read requests issued
num_write_row_hits             =       164940   # Number of write row buffer hits
num_act_cmds                   =       185816   # Number of ACT commands
num_pre_cmds                   =       185789   # Number of PRE commands
num_ondemand_pres              =       162583   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9333222   # Cyles of rank active rank.0
rank_active_cycles.1           =      9278792   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       666778   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       721208   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       737711   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5130   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1871   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          839   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1223   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1953   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2547   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3477   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6629   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22859   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          608   # Write cmd latency (cycles)
write_latency[40-59]           =         1045   # Write cmd latency (cycles)
write_latency[60-79]           =         2671   # Write cmd latency (cycles)
write_latency[80-99]           =         5858   # Write cmd latency (cycles)
write_latency[100-119]         =         8374   # Write cmd latency (cycles)
write_latency[120-139]         =        12464   # Write cmd latency (cycles)
write_latency[140-159]         =        13710   # Write cmd latency (cycles)
write_latency[160-179]         =        14952   # Write cmd latency (cycles)
write_latency[180-199]         =        15518   # Write cmd latency (cycles)
write_latency[200-]            =       151741   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       232841   # Read request latency (cycles)
read_latency[40-59]            =        77030   # Read request latency (cycles)
read_latency[60-79]            =        85945   # Read request latency (cycles)
read_latency[80-99]            =        29453   # Read request latency (cycles)
read_latency[100-119]          =        20568   # Read request latency (cycles)
read_latency[120-139]          =        16631   # Read request latency (cycles)
read_latency[140-159]          =        10549   # Read request latency (cycles)
read_latency[160-179]          =         8294   # Read request latency (cycles)
read_latency[180-199]          =         6771   # Read request latency (cycles)
read_latency[200-]             =        72165   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.13302e+09   # Write energy
read_energy                    =  2.25892e+09   # Read energy
act_energy                     =  5.08393e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20053e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4618e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82393e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78997e+09   # Active standby energy rank.1
average_read_latency           =      108.638   # Average read request latency (cycles)
average_interarrival           =      12.7027   # Average request interarrival latency (cycles)
total_energy                   =  1.68851e+10   # Total energy (pJ)
average_power                  =      1688.51   # Average power (mW)
average_bandwidth              =      6.71767   # Average bandwidth
