module TopModule(
    input clk,
    input reset,
    input [31:0] in,
    output reg [31:0] out
);

    reg [31:0] d_last;
    
    always @(posedge clk) begin : blk_1
        d_last <= in;
        if (reset)
            out <= 32'b0;
        else
            out <= out | (~in & d_last);
    end

endmodule
