Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 19 00:55:19 2024
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|     14 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |              30 |            6 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |            4 |
| Yes          | Yes                   | No                     |              84 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------+------------------------------------+------------------+----------------+
|    Clock Signal   |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------+------------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG |                                   | T1/SR[0]                           |                1 |              2 |
|  clk_BUFG         |                                   | T1/TxD_i_1_n_0                     |                1 |              2 |
|  clk_BUFG         | T1/bit_counter                    | T1/SR[0]                           |                2 |              8 |
|  clk_BUFG         | i_uart_rx/next_bit                | i_uart_rx/bit_counter[3]_i_1_n_0   |                1 |              8 |
|  clk_BUFG         |                                   |                                    |                3 |             14 |
|  clk_BUFG         | i_uart_rx/E[0]                    | T1/SR[0]                           |                2 |             16 |
|  clk_BUFG         | i_uart_rx/recieved_data0          | i_uart_rx/recieved_data[7]_i_1_n_0 |                3 |             16 |
|  clk_BUFG         | i_uart_rx/uart_rx_data[7]_i_1_n_0 | T1/SR[0]                           |                2 |             16 |
|  clk_BUFG         | T1/shift_right_reg                | T1/SR[0]                           |                2 |             20 |
|  clk_BUFG         | i_uart_rx/cycle_counter0          | i_uart_rx/cycle_counter[0]_i_1_n_0 |                4 |             28 |
|  clk_BUFG         |                                   | T1/SR[0]                           |                7 |             38 |
|  clk_BUFG         |                                   | DB/PB_cnt[0]_i_1_n_0               |                7 |             54 |
+-------------------+-----------------------------------+------------------------------------+------------------+----------------+


