---
layout: archive
title: "Paper Reading List - SOTA On-Chip Memory Paradigms"
permalink: /PRL_Memory/
author_profile: true
redirect_from:
  - /about/
---

* *Tradeoff*
  - ScratchPad Meony (Domain-Specific Accelerate) **vs.** Cache (General-Purpose Process)
* *[Paper Reading List - SOTA On-Chip Memory Paradigms](https://shantianqin.github.io/PRL_Memory)*
  - *e.g., Reconfigurable Cache, Globally Addressed SPM, Decoupled Access/Execute, Stream Prefetching*

## **Tradeoff**
* ScratchPad Meony (Domain-Specific Accelerate) **vs.** Cache (General-Purpose Process)

## **Classification Methodology References**

* **[ISCA'23]** X-Cache.
* **[IEEE JSSC'22]** BUFFETS.

## **SOTA CIM Paradigms**
***Reconfigurable Cache***
* **[DAC'23]** X. Zhang et al., “FSPA: An FeFET-based Sparse Matrix-Dense Vector Multiplication Accelerator,” in *DAC*, 2023, pp. 1-6.
* **[ICCAD'23]** B. Long et al., “Meltrix: A RRAM-Based Polymorphic Architecture Enhanced by Function Synthesis,” in *ICCAD*, 2023, pp. 1-9.

***Globally Addressed SPM***
* **[IEEE JSSC'23]** F. Tu et al., "ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration," in *IEEE JSSC*, vol. 58, no. 1, pp. 243-255, 2023.

***Decoupled Access/Execute (DAE)***
* **[IEEE JSSC'23]** F. Tu et al., "ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration," in *IEEE JSSC*, vol. 58, no. 1, pp. 243-255, 2023.

***Stream Prefetching (mainly from [Prof. Tony Nowatzki's Group](https://web.cs.ucla.edu/~tjn/))***
* **[ASPLOS'23]** B. Tian et al., “ABNDP: Co-optimizing Data Access and Load Balance in Near-Data Processing,” in *ASPLOS*, 2023, pp. 3–17.
* **[ISCA'24]** B. Tian et al., “NDPBridge: Enabling Cross-Bank Coordination in Near-DRAM-Bank Processing Architectures,” in *ISCA*, 2024, pp. 628-643.
