$date
	Sat Oct 22 23:58:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#941814
b11010 &
b11010 %
1$
b11010 !
1"
#941815
0"
#941818
b1101 &
b1101 %
#941822
b101000 &
b101000 %
#941826
b10100 &
b10100 %
#941830
b1010 &
b1010 %
#941834
b101 &
b101 %
#941838
b10000 &
b10000 %
#941842
b1000 &
b1000 %
#941846
b100 &
b100 %
#941850
b10 &
b10 %
#941854
b1 &
1#
b1 %
#941858
b0 &
b0 %
0#
0$
#1909391
b1000 !
1"
#1909394
b1000 &
b1000 %
1$
#1909395
0"
#1909398
b100 &
b100 %
#1909402
b10 &
b10 %
#1909406
b1 &
1#
b1 %
#1909410
b0 &
b0 %
0#
0$
#2924107
b11110 !
1"
#2924110
b11110 &
b11110 %
1$
#2924111
0"
#2924114
b1111 &
b1111 %
#2924118
b101110 &
b101110 %
#2924122
b10111 &
b10111 %
#2924126
b1000110 &
b1000110 %
#2924130
b100011 &
b100011 %
#2924134
b1101010 &
b1101010 %
#2924138
b110101 &
b110101 %
#2924142
b10100000 &
b10100000 %
#2924146
b1010000 &
b1010000 %
#2924150
b101000 &
b101000 %
#2924154
b10100 &
b10100 %
#2924158
b1010 &
b1010 %
#2924162
b101 &
b101 %
#2924166
b10000 &
b10000 %
#2924170
b1000 &
b1000 %
#2924174
b100 &
b100 %
#2924178
b10 &
b10 %
#2924182
b1 &
1#
b1 %
#2924186
b0 &
b0 %
0#
0$
#4500012
