INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/Lab6_ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_ALU_tb
