.model u_cla24
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23]
.outputs u_cla24_out[0] u_cla24_out[1] u_cla24_out[2] u_cla24_out[3] u_cla24_out[4] u_cla24_out[5] u_cla24_out[6] u_cla24_out[7] u_cla24_out[8] u_cla24_out[9] u_cla24_out[10] u_cla24_out[11] u_cla24_out[12] u_cla24_out[13] u_cla24_out[14] u_cla24_out[15] u_cla24_out[16] u_cla24_out[17] u_cla24_out[18] u_cla24_out[19] u_cla24_out[20] u_cla24_out[21] u_cla24_out[22] u_cla24_out[23] u_cla24_out[24]
.names vdd
1
.names gnd
0
.subckt pg_logic a=a[0] b=b[0] pg_logic_or0=u_cla24_pg_logic0_or0 pg_logic_and0=u_cla24_pg_logic0_and0 pg_logic_xor0=u_cla24_pg_logic0_xor0
.subckt pg_logic a=a[1] b=b[1] pg_logic_or0=u_cla24_pg_logic1_or0 pg_logic_and0=u_cla24_pg_logic1_and0 pg_logic_xor0=u_cla24_pg_logic1_xor0
.subckt xor_gate a=u_cla24_pg_logic1_xor0 b=u_cla24_pg_logic0_and0 out=u_cla24_xor1
.subckt and_gate a=u_cla24_pg_logic0_and0 b=u_cla24_pg_logic1_or0 out=u_cla24_and0
.subckt or_gate a=u_cla24_pg_logic1_and0 b=u_cla24_and0 out=u_cla24_or0
.subckt pg_logic a=a[2] b=b[2] pg_logic_or0=u_cla24_pg_logic2_or0 pg_logic_and0=u_cla24_pg_logic2_and0 pg_logic_xor0=u_cla24_pg_logic2_xor0
.subckt xor_gate a=u_cla24_pg_logic2_xor0 b=u_cla24_or0 out=u_cla24_xor2
.subckt and_gate a=u_cla24_pg_logic2_or0 b=u_cla24_pg_logic0_or0 out=u_cla24_and1
.subckt and_gate a=u_cla24_pg_logic0_and0 b=u_cla24_pg_logic2_or0 out=u_cla24_and2
.subckt and_gate a=u_cla24_and2 b=u_cla24_pg_logic1_or0 out=u_cla24_and3
.subckt and_gate a=u_cla24_pg_logic1_and0 b=u_cla24_pg_logic2_or0 out=u_cla24_and4
.subckt or_gate a=u_cla24_and3 b=u_cla24_and4 out=u_cla24_or1
.subckt or_gate a=u_cla24_pg_logic2_and0 b=u_cla24_or1 out=u_cla24_or2
.subckt pg_logic a=a[3] b=b[3] pg_logic_or0=u_cla24_pg_logic3_or0 pg_logic_and0=u_cla24_pg_logic3_and0 pg_logic_xor0=u_cla24_pg_logic3_xor0
.subckt xor_gate a=u_cla24_pg_logic3_xor0 b=u_cla24_or2 out=u_cla24_xor3
.subckt and_gate a=u_cla24_pg_logic3_or0 b=u_cla24_pg_logic1_or0 out=u_cla24_and5
.subckt and_gate a=u_cla24_pg_logic0_and0 b=u_cla24_pg_logic2_or0 out=u_cla24_and6
.subckt and_gate a=u_cla24_pg_logic3_or0 b=u_cla24_pg_logic1_or0 out=u_cla24_and7
.subckt and_gate a=u_cla24_and6 b=u_cla24_and7 out=u_cla24_and8
.subckt and_gate a=u_cla24_pg_logic1_and0 b=u_cla24_pg_logic3_or0 out=u_cla24_and9
.subckt and_gate a=u_cla24_and9 b=u_cla24_pg_logic2_or0 out=u_cla24_and10
.subckt and_gate a=u_cla24_pg_logic2_and0 b=u_cla24_pg_logic3_or0 out=u_cla24_and11
.subckt or_gate a=u_cla24_and8 b=u_cla24_and11 out=u_cla24_or3
.subckt or_gate a=u_cla24_and10 b=u_cla24_or3 out=u_cla24_or4
.subckt or_gate a=u_cla24_pg_logic3_and0 b=u_cla24_or4 out=u_cla24_or5
.subckt pg_logic a=a[4] b=b[4] pg_logic_or0=u_cla24_pg_logic4_or0 pg_logic_and0=u_cla24_pg_logic4_and0 pg_logic_xor0=u_cla24_pg_logic4_xor0
.subckt xor_gate a=u_cla24_pg_logic4_xor0 b=u_cla24_or5 out=u_cla24_xor4
.subckt and_gate a=u_cla24_or5 b=u_cla24_pg_logic4_or0 out=u_cla24_and12
.subckt or_gate a=u_cla24_pg_logic4_and0 b=u_cla24_and12 out=u_cla24_or6
.subckt pg_logic a=a[5] b=b[5] pg_logic_or0=u_cla24_pg_logic5_or0 pg_logic_and0=u_cla24_pg_logic5_and0 pg_logic_xor0=u_cla24_pg_logic5_xor0
.subckt xor_gate a=u_cla24_pg_logic5_xor0 b=u_cla24_or6 out=u_cla24_xor5
.subckt and_gate a=u_cla24_or5 b=u_cla24_pg_logic5_or0 out=u_cla24_and13
.subckt and_gate a=u_cla24_and13 b=u_cla24_pg_logic4_or0 out=u_cla24_and14
.subckt and_gate a=u_cla24_pg_logic4_and0 b=u_cla24_pg_logic5_or0 out=u_cla24_and15
.subckt or_gate a=u_cla24_and14 b=u_cla24_and15 out=u_cla24_or7
.subckt or_gate a=u_cla24_pg_logic5_and0 b=u_cla24_or7 out=u_cla24_or8
.subckt pg_logic a=a[6] b=b[6] pg_logic_or0=u_cla24_pg_logic6_or0 pg_logic_and0=u_cla24_pg_logic6_and0 pg_logic_xor0=u_cla24_pg_logic6_xor0
.subckt xor_gate a=u_cla24_pg_logic6_xor0 b=u_cla24_or8 out=u_cla24_xor6
.subckt and_gate a=u_cla24_or5 b=u_cla24_pg_logic5_or0 out=u_cla24_and16
.subckt and_gate a=u_cla24_pg_logic6_or0 b=u_cla24_pg_logic4_or0 out=u_cla24_and17
.subckt and_gate a=u_cla24_and16 b=u_cla24_and17 out=u_cla24_and18
.subckt and_gate a=u_cla24_pg_logic4_and0 b=u_cla24_pg_logic6_or0 out=u_cla24_and19
.subckt and_gate a=u_cla24_and19 b=u_cla24_pg_logic5_or0 out=u_cla24_and20
.subckt and_gate a=u_cla24_pg_logic5_and0 b=u_cla24_pg_logic6_or0 out=u_cla24_and21
.subckt or_gate a=u_cla24_and18 b=u_cla24_and20 out=u_cla24_or9
.subckt or_gate a=u_cla24_or9 b=u_cla24_and21 out=u_cla24_or10
.subckt or_gate a=u_cla24_pg_logic6_and0 b=u_cla24_or10 out=u_cla24_or11
.subckt pg_logic a=a[7] b=b[7] pg_logic_or0=u_cla24_pg_logic7_or0 pg_logic_and0=u_cla24_pg_logic7_and0 pg_logic_xor0=u_cla24_pg_logic7_xor0
.subckt xor_gate a=u_cla24_pg_logic7_xor0 b=u_cla24_or11 out=u_cla24_xor7
.subckt and_gate a=u_cla24_or5 b=u_cla24_pg_logic6_or0 out=u_cla24_and22
.subckt and_gate a=u_cla24_pg_logic7_or0 b=u_cla24_pg_logic5_or0 out=u_cla24_and23
.subckt and_gate a=u_cla24_and22 b=u_cla24_and23 out=u_cla24_and24
.subckt and_gate a=u_cla24_and24 b=u_cla24_pg_logic4_or0 out=u_cla24_and25
.subckt and_gate a=u_cla24_pg_logic4_and0 b=u_cla24_pg_logic6_or0 out=u_cla24_and26
.subckt and_gate a=u_cla24_pg_logic7_or0 b=u_cla24_pg_logic5_or0 out=u_cla24_and27
.subckt and_gate a=u_cla24_and26 b=u_cla24_and27 out=u_cla24_and28
.subckt and_gate a=u_cla24_pg_logic5_and0 b=u_cla24_pg_logic7_or0 out=u_cla24_and29
.subckt and_gate a=u_cla24_and29 b=u_cla24_pg_logic6_or0 out=u_cla24_and30
.subckt and_gate a=u_cla24_pg_logic6_and0 b=u_cla24_pg_logic7_or0 out=u_cla24_and31
.subckt or_gate a=u_cla24_and25 b=u_cla24_and30 out=u_cla24_or12
.subckt or_gate a=u_cla24_and28 b=u_cla24_and31 out=u_cla24_or13
.subckt or_gate a=u_cla24_or12 b=u_cla24_or13 out=u_cla24_or14
.subckt or_gate a=u_cla24_pg_logic7_and0 b=u_cla24_or14 out=u_cla24_or15
.subckt pg_logic a=a[8] b=b[8] pg_logic_or0=u_cla24_pg_logic8_or0 pg_logic_and0=u_cla24_pg_logic8_and0 pg_logic_xor0=u_cla24_pg_logic8_xor0
.subckt xor_gate a=u_cla24_pg_logic8_xor0 b=u_cla24_or15 out=u_cla24_xor8
.subckt and_gate a=u_cla24_or15 b=u_cla24_pg_logic8_or0 out=u_cla24_and32
.subckt or_gate a=u_cla24_pg_logic8_and0 b=u_cla24_and32 out=u_cla24_or16
.subckt pg_logic a=a[9] b=b[9] pg_logic_or0=u_cla24_pg_logic9_or0 pg_logic_and0=u_cla24_pg_logic9_and0 pg_logic_xor0=u_cla24_pg_logic9_xor0
.subckt xor_gate a=u_cla24_pg_logic9_xor0 b=u_cla24_or16 out=u_cla24_xor9
.subckt and_gate a=u_cla24_or15 b=u_cla24_pg_logic9_or0 out=u_cla24_and33
.subckt and_gate a=u_cla24_and33 b=u_cla24_pg_logic8_or0 out=u_cla24_and34
.subckt and_gate a=u_cla24_pg_logic8_and0 b=u_cla24_pg_logic9_or0 out=u_cla24_and35
.subckt or_gate a=u_cla24_and34 b=u_cla24_and35 out=u_cla24_or17
.subckt or_gate a=u_cla24_pg_logic9_and0 b=u_cla24_or17 out=u_cla24_or18
.subckt pg_logic a=a[10] b=b[10] pg_logic_or0=u_cla24_pg_logic10_or0 pg_logic_and0=u_cla24_pg_logic10_and0 pg_logic_xor0=u_cla24_pg_logic10_xor0
.subckt xor_gate a=u_cla24_pg_logic10_xor0 b=u_cla24_or18 out=u_cla24_xor10
.subckt and_gate a=u_cla24_or15 b=u_cla24_pg_logic9_or0 out=u_cla24_and36
.subckt and_gate a=u_cla24_pg_logic10_or0 b=u_cla24_pg_logic8_or0 out=u_cla24_and37
.subckt and_gate a=u_cla24_and36 b=u_cla24_and37 out=u_cla24_and38
.subckt and_gate a=u_cla24_pg_logic8_and0 b=u_cla24_pg_logic10_or0 out=u_cla24_and39
.subckt and_gate a=u_cla24_and39 b=u_cla24_pg_logic9_or0 out=u_cla24_and40
.subckt and_gate a=u_cla24_pg_logic9_and0 b=u_cla24_pg_logic10_or0 out=u_cla24_and41
.subckt or_gate a=u_cla24_and38 b=u_cla24_and40 out=u_cla24_or19
.subckt or_gate a=u_cla24_or19 b=u_cla24_and41 out=u_cla24_or20
.subckt or_gate a=u_cla24_pg_logic10_and0 b=u_cla24_or20 out=u_cla24_or21
.subckt pg_logic a=a[11] b=b[11] pg_logic_or0=u_cla24_pg_logic11_or0 pg_logic_and0=u_cla24_pg_logic11_and0 pg_logic_xor0=u_cla24_pg_logic11_xor0
.subckt xor_gate a=u_cla24_pg_logic11_xor0 b=u_cla24_or21 out=u_cla24_xor11
.subckt and_gate a=u_cla24_or15 b=u_cla24_pg_logic10_or0 out=u_cla24_and42
.subckt and_gate a=u_cla24_pg_logic11_or0 b=u_cla24_pg_logic9_or0 out=u_cla24_and43
.subckt and_gate a=u_cla24_and42 b=u_cla24_and43 out=u_cla24_and44
.subckt and_gate a=u_cla24_and44 b=u_cla24_pg_logic8_or0 out=u_cla24_and45
.subckt and_gate a=u_cla24_pg_logic8_and0 b=u_cla24_pg_logic10_or0 out=u_cla24_and46
.subckt and_gate a=u_cla24_pg_logic11_or0 b=u_cla24_pg_logic9_or0 out=u_cla24_and47
.subckt and_gate a=u_cla24_and46 b=u_cla24_and47 out=u_cla24_and48
.subckt and_gate a=u_cla24_pg_logic9_and0 b=u_cla24_pg_logic11_or0 out=u_cla24_and49
.subckt and_gate a=u_cla24_and49 b=u_cla24_pg_logic10_or0 out=u_cla24_and50
.subckt and_gate a=u_cla24_pg_logic10_and0 b=u_cla24_pg_logic11_or0 out=u_cla24_and51
.subckt or_gate a=u_cla24_and45 b=u_cla24_and50 out=u_cla24_or22
.subckt or_gate a=u_cla24_and48 b=u_cla24_and51 out=u_cla24_or23
.subckt or_gate a=u_cla24_or22 b=u_cla24_or23 out=u_cla24_or24
.subckt or_gate a=u_cla24_pg_logic11_and0 b=u_cla24_or24 out=u_cla24_or25
.subckt pg_logic a=a[12] b=b[12] pg_logic_or0=u_cla24_pg_logic12_or0 pg_logic_and0=u_cla24_pg_logic12_and0 pg_logic_xor0=u_cla24_pg_logic12_xor0
.subckt xor_gate a=u_cla24_pg_logic12_xor0 b=u_cla24_or25 out=u_cla24_xor12
.subckt and_gate a=u_cla24_or25 b=u_cla24_pg_logic12_or0 out=u_cla24_and52
.subckt or_gate a=u_cla24_pg_logic12_and0 b=u_cla24_and52 out=u_cla24_or26
.subckt pg_logic a=a[13] b=b[13] pg_logic_or0=u_cla24_pg_logic13_or0 pg_logic_and0=u_cla24_pg_logic13_and0 pg_logic_xor0=u_cla24_pg_logic13_xor0
.subckt xor_gate a=u_cla24_pg_logic13_xor0 b=u_cla24_or26 out=u_cla24_xor13
.subckt and_gate a=u_cla24_or25 b=u_cla24_pg_logic13_or0 out=u_cla24_and53
.subckt and_gate a=u_cla24_and53 b=u_cla24_pg_logic12_or0 out=u_cla24_and54
.subckt and_gate a=u_cla24_pg_logic12_and0 b=u_cla24_pg_logic13_or0 out=u_cla24_and55
.subckt or_gate a=u_cla24_and54 b=u_cla24_and55 out=u_cla24_or27
.subckt or_gate a=u_cla24_pg_logic13_and0 b=u_cla24_or27 out=u_cla24_or28
.subckt pg_logic a=a[14] b=b[14] pg_logic_or0=u_cla24_pg_logic14_or0 pg_logic_and0=u_cla24_pg_logic14_and0 pg_logic_xor0=u_cla24_pg_logic14_xor0
.subckt xor_gate a=u_cla24_pg_logic14_xor0 b=u_cla24_or28 out=u_cla24_xor14
.subckt and_gate a=u_cla24_or25 b=u_cla24_pg_logic13_or0 out=u_cla24_and56
.subckt and_gate a=u_cla24_pg_logic14_or0 b=u_cla24_pg_logic12_or0 out=u_cla24_and57
.subckt and_gate a=u_cla24_and56 b=u_cla24_and57 out=u_cla24_and58
.subckt and_gate a=u_cla24_pg_logic12_and0 b=u_cla24_pg_logic14_or0 out=u_cla24_and59
.subckt and_gate a=u_cla24_and59 b=u_cla24_pg_logic13_or0 out=u_cla24_and60
.subckt and_gate a=u_cla24_pg_logic13_and0 b=u_cla24_pg_logic14_or0 out=u_cla24_and61
.subckt or_gate a=u_cla24_and58 b=u_cla24_and60 out=u_cla24_or29
.subckt or_gate a=u_cla24_or29 b=u_cla24_and61 out=u_cla24_or30
.subckt or_gate a=u_cla24_pg_logic14_and0 b=u_cla24_or30 out=u_cla24_or31
.subckt pg_logic a=a[15] b=b[15] pg_logic_or0=u_cla24_pg_logic15_or0 pg_logic_and0=u_cla24_pg_logic15_and0 pg_logic_xor0=u_cla24_pg_logic15_xor0
.subckt xor_gate a=u_cla24_pg_logic15_xor0 b=u_cla24_or31 out=u_cla24_xor15
.subckt and_gate a=u_cla24_or25 b=u_cla24_pg_logic14_or0 out=u_cla24_and62
.subckt and_gate a=u_cla24_pg_logic15_or0 b=u_cla24_pg_logic13_or0 out=u_cla24_and63
.subckt and_gate a=u_cla24_and62 b=u_cla24_and63 out=u_cla24_and64
.subckt and_gate a=u_cla24_and64 b=u_cla24_pg_logic12_or0 out=u_cla24_and65
.subckt and_gate a=u_cla24_pg_logic12_and0 b=u_cla24_pg_logic14_or0 out=u_cla24_and66
.subckt and_gate a=u_cla24_pg_logic15_or0 b=u_cla24_pg_logic13_or0 out=u_cla24_and67
.subckt and_gate a=u_cla24_and66 b=u_cla24_and67 out=u_cla24_and68
.subckt and_gate a=u_cla24_pg_logic13_and0 b=u_cla24_pg_logic15_or0 out=u_cla24_and69
.subckt and_gate a=u_cla24_and69 b=u_cla24_pg_logic14_or0 out=u_cla24_and70
.subckt and_gate a=u_cla24_pg_logic14_and0 b=u_cla24_pg_logic15_or0 out=u_cla24_and71
.subckt or_gate a=u_cla24_and65 b=u_cla24_and70 out=u_cla24_or32
.subckt or_gate a=u_cla24_and68 b=u_cla24_and71 out=u_cla24_or33
.subckt or_gate a=u_cla24_or32 b=u_cla24_or33 out=u_cla24_or34
.subckt or_gate a=u_cla24_pg_logic15_and0 b=u_cla24_or34 out=u_cla24_or35
.subckt pg_logic a=a[16] b=b[16] pg_logic_or0=u_cla24_pg_logic16_or0 pg_logic_and0=u_cla24_pg_logic16_and0 pg_logic_xor0=u_cla24_pg_logic16_xor0
.subckt xor_gate a=u_cla24_pg_logic16_xor0 b=u_cla24_or35 out=u_cla24_xor16
.subckt and_gate a=u_cla24_or35 b=u_cla24_pg_logic16_or0 out=u_cla24_and72
.subckt or_gate a=u_cla24_pg_logic16_and0 b=u_cla24_and72 out=u_cla24_or36
.subckt pg_logic a=a[17] b=b[17] pg_logic_or0=u_cla24_pg_logic17_or0 pg_logic_and0=u_cla24_pg_logic17_and0 pg_logic_xor0=u_cla24_pg_logic17_xor0
.subckt xor_gate a=u_cla24_pg_logic17_xor0 b=u_cla24_or36 out=u_cla24_xor17
.subckt and_gate a=u_cla24_or35 b=u_cla24_pg_logic17_or0 out=u_cla24_and73
.subckt and_gate a=u_cla24_and73 b=u_cla24_pg_logic16_or0 out=u_cla24_and74
.subckt and_gate a=u_cla24_pg_logic16_and0 b=u_cla24_pg_logic17_or0 out=u_cla24_and75
.subckt or_gate a=u_cla24_and74 b=u_cla24_and75 out=u_cla24_or37
.subckt or_gate a=u_cla24_pg_logic17_and0 b=u_cla24_or37 out=u_cla24_or38
.subckt pg_logic a=a[18] b=b[18] pg_logic_or0=u_cla24_pg_logic18_or0 pg_logic_and0=u_cla24_pg_logic18_and0 pg_logic_xor0=u_cla24_pg_logic18_xor0
.subckt xor_gate a=u_cla24_pg_logic18_xor0 b=u_cla24_or38 out=u_cla24_xor18
.subckt and_gate a=u_cla24_or35 b=u_cla24_pg_logic17_or0 out=u_cla24_and76
.subckt and_gate a=u_cla24_pg_logic18_or0 b=u_cla24_pg_logic16_or0 out=u_cla24_and77
.subckt and_gate a=u_cla24_and76 b=u_cla24_and77 out=u_cla24_and78
.subckt and_gate a=u_cla24_pg_logic16_and0 b=u_cla24_pg_logic18_or0 out=u_cla24_and79
.subckt and_gate a=u_cla24_and79 b=u_cla24_pg_logic17_or0 out=u_cla24_and80
.subckt and_gate a=u_cla24_pg_logic17_and0 b=u_cla24_pg_logic18_or0 out=u_cla24_and81
.subckt or_gate a=u_cla24_and78 b=u_cla24_and80 out=u_cla24_or39
.subckt or_gate a=u_cla24_or39 b=u_cla24_and81 out=u_cla24_or40
.subckt or_gate a=u_cla24_pg_logic18_and0 b=u_cla24_or40 out=u_cla24_or41
.subckt pg_logic a=a[19] b=b[19] pg_logic_or0=u_cla24_pg_logic19_or0 pg_logic_and0=u_cla24_pg_logic19_and0 pg_logic_xor0=u_cla24_pg_logic19_xor0
.subckt xor_gate a=u_cla24_pg_logic19_xor0 b=u_cla24_or41 out=u_cla24_xor19
.subckt and_gate a=u_cla24_or35 b=u_cla24_pg_logic18_or0 out=u_cla24_and82
.subckt and_gate a=u_cla24_pg_logic19_or0 b=u_cla24_pg_logic17_or0 out=u_cla24_and83
.subckt and_gate a=u_cla24_and82 b=u_cla24_and83 out=u_cla24_and84
.subckt and_gate a=u_cla24_and84 b=u_cla24_pg_logic16_or0 out=u_cla24_and85
.subckt and_gate a=u_cla24_pg_logic16_and0 b=u_cla24_pg_logic18_or0 out=u_cla24_and86
.subckt and_gate a=u_cla24_pg_logic19_or0 b=u_cla24_pg_logic17_or0 out=u_cla24_and87
.subckt and_gate a=u_cla24_and86 b=u_cla24_and87 out=u_cla24_and88
.subckt and_gate a=u_cla24_pg_logic17_and0 b=u_cla24_pg_logic19_or0 out=u_cla24_and89
.subckt and_gate a=u_cla24_and89 b=u_cla24_pg_logic18_or0 out=u_cla24_and90
.subckt and_gate a=u_cla24_pg_logic18_and0 b=u_cla24_pg_logic19_or0 out=u_cla24_and91
.subckt or_gate a=u_cla24_and85 b=u_cla24_and90 out=u_cla24_or42
.subckt or_gate a=u_cla24_and88 b=u_cla24_and91 out=u_cla24_or43
.subckt or_gate a=u_cla24_or42 b=u_cla24_or43 out=u_cla24_or44
.subckt or_gate a=u_cla24_pg_logic19_and0 b=u_cla24_or44 out=u_cla24_or45
.subckt pg_logic a=a[20] b=b[20] pg_logic_or0=u_cla24_pg_logic20_or0 pg_logic_and0=u_cla24_pg_logic20_and0 pg_logic_xor0=u_cla24_pg_logic20_xor0
.subckt xor_gate a=u_cla24_pg_logic20_xor0 b=u_cla24_or45 out=u_cla24_xor20
.subckt and_gate a=u_cla24_or45 b=u_cla24_pg_logic20_or0 out=u_cla24_and92
.subckt or_gate a=u_cla24_pg_logic20_and0 b=u_cla24_and92 out=u_cla24_or46
.subckt pg_logic a=a[21] b=b[21] pg_logic_or0=u_cla24_pg_logic21_or0 pg_logic_and0=u_cla24_pg_logic21_and0 pg_logic_xor0=u_cla24_pg_logic21_xor0
.subckt xor_gate a=u_cla24_pg_logic21_xor0 b=u_cla24_or46 out=u_cla24_xor21
.subckt and_gate a=u_cla24_or45 b=u_cla24_pg_logic21_or0 out=u_cla24_and93
.subckt and_gate a=u_cla24_and93 b=u_cla24_pg_logic20_or0 out=u_cla24_and94
.subckt and_gate a=u_cla24_pg_logic20_and0 b=u_cla24_pg_logic21_or0 out=u_cla24_and95
.subckt or_gate a=u_cla24_and94 b=u_cla24_and95 out=u_cla24_or47
.subckt or_gate a=u_cla24_pg_logic21_and0 b=u_cla24_or47 out=u_cla24_or48
.subckt pg_logic a=a[22] b=b[22] pg_logic_or0=u_cla24_pg_logic22_or0 pg_logic_and0=u_cla24_pg_logic22_and0 pg_logic_xor0=u_cla24_pg_logic22_xor0
.subckt xor_gate a=u_cla24_pg_logic22_xor0 b=u_cla24_or48 out=u_cla24_xor22
.subckt and_gate a=u_cla24_or45 b=u_cla24_pg_logic21_or0 out=u_cla24_and96
.subckt and_gate a=u_cla24_pg_logic22_or0 b=u_cla24_pg_logic20_or0 out=u_cla24_and97
.subckt and_gate a=u_cla24_and96 b=u_cla24_and97 out=u_cla24_and98
.subckt and_gate a=u_cla24_pg_logic20_and0 b=u_cla24_pg_logic22_or0 out=u_cla24_and99
.subckt and_gate a=u_cla24_and99 b=u_cla24_pg_logic21_or0 out=u_cla24_and100
.subckt and_gate a=u_cla24_pg_logic21_and0 b=u_cla24_pg_logic22_or0 out=u_cla24_and101
.subckt or_gate a=u_cla24_and98 b=u_cla24_and100 out=u_cla24_or49
.subckt or_gate a=u_cla24_or49 b=u_cla24_and101 out=u_cla24_or50
.subckt or_gate a=u_cla24_pg_logic22_and0 b=u_cla24_or50 out=u_cla24_or51
.subckt pg_logic a=a[23] b=b[23] pg_logic_or0=u_cla24_pg_logic23_or0 pg_logic_and0=u_cla24_pg_logic23_and0 pg_logic_xor0=u_cla24_pg_logic23_xor0
.subckt xor_gate a=u_cla24_pg_logic23_xor0 b=u_cla24_or51 out=u_cla24_xor23
.subckt and_gate a=u_cla24_or45 b=u_cla24_pg_logic22_or0 out=u_cla24_and102
.subckt and_gate a=u_cla24_pg_logic23_or0 b=u_cla24_pg_logic21_or0 out=u_cla24_and103
.subckt and_gate a=u_cla24_and102 b=u_cla24_and103 out=u_cla24_and104
.subckt and_gate a=u_cla24_and104 b=u_cla24_pg_logic20_or0 out=u_cla24_and105
.subckt and_gate a=u_cla24_pg_logic20_and0 b=u_cla24_pg_logic22_or0 out=u_cla24_and106
.subckt and_gate a=u_cla24_pg_logic23_or0 b=u_cla24_pg_logic21_or0 out=u_cla24_and107
.subckt and_gate a=u_cla24_and106 b=u_cla24_and107 out=u_cla24_and108
.subckt and_gate a=u_cla24_pg_logic21_and0 b=u_cla24_pg_logic23_or0 out=u_cla24_and109
.subckt and_gate a=u_cla24_and109 b=u_cla24_pg_logic22_or0 out=u_cla24_and110
.subckt and_gate a=u_cla24_pg_logic22_and0 b=u_cla24_pg_logic23_or0 out=u_cla24_and111
.subckt or_gate a=u_cla24_and105 b=u_cla24_and110 out=u_cla24_or52
.subckt or_gate a=u_cla24_and108 b=u_cla24_and111 out=u_cla24_or53
.subckt or_gate a=u_cla24_or52 b=u_cla24_or53 out=u_cla24_or54
.subckt or_gate a=u_cla24_pg_logic23_and0 b=u_cla24_or54 out=u_cla24_or55
.names u_cla24_pg_logic0_xor0 u_cla24_out[0]
1 1
.names u_cla24_xor1 u_cla24_out[1]
1 1
.names u_cla24_xor2 u_cla24_out[2]
1 1
.names u_cla24_xor3 u_cla24_out[3]
1 1
.names u_cla24_xor4 u_cla24_out[4]
1 1
.names u_cla24_xor5 u_cla24_out[5]
1 1
.names u_cla24_xor6 u_cla24_out[6]
1 1
.names u_cla24_xor7 u_cla24_out[7]
1 1
.names u_cla24_xor8 u_cla24_out[8]
1 1
.names u_cla24_xor9 u_cla24_out[9]
1 1
.names u_cla24_xor10 u_cla24_out[10]
1 1
.names u_cla24_xor11 u_cla24_out[11]
1 1
.names u_cla24_xor12 u_cla24_out[12]
1 1
.names u_cla24_xor13 u_cla24_out[13]
1 1
.names u_cla24_xor14 u_cla24_out[14]
1 1
.names u_cla24_xor15 u_cla24_out[15]
1 1
.names u_cla24_xor16 u_cla24_out[16]
1 1
.names u_cla24_xor17 u_cla24_out[17]
1 1
.names u_cla24_xor18 u_cla24_out[18]
1 1
.names u_cla24_xor19 u_cla24_out[19]
1 1
.names u_cla24_xor20 u_cla24_out[20]
1 1
.names u_cla24_xor21 u_cla24_out[21]
1 1
.names u_cla24_xor22 u_cla24_out[22]
1 1
.names u_cla24_xor23 u_cla24_out[23]
1 1
.names u_cla24_or55 u_cla24_out[24]
1 1
.end

.model pg_logic
.inputs a b
.outputs pg_logic_or0 pg_logic_and0 pg_logic_xor0
.names vdd
1
.names gnd
0
.subckt or_gate a=a b=b out=pg_logic_or0
.subckt and_gate a=a b=b out=pg_logic_and0
.subckt xor_gate a=a b=b out=pg_logic_xor0
.end

.model xor_gate
.inputs a b
.outputs out
.names vdd
1
.names gnd
0
.names a b out
01 1
10 1
.end

.model and_gate
.inputs a b
.outputs out
.names vdd
1
.names gnd
0
.names a b out
11 1
.end

.model or_gate
.inputs a b
.outputs out
.names vdd
1
.names gnd
0
.names a b out
1- 1
-1 1
.end
