<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="SPI_Master\SPI_Master\Source Files\main.c">
<ExpandedNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\TopDesign</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Pins</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Analog</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Clocks</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Interrupts</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\DMA</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\System</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Directives</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Flash Security</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\EEPROM</v>
<v>SPI_Master\SPI_Master\Header Files</v>
<v>SPI_Master\SPI_Master\Header Files\cyapicallbacks.h</v>
<v>SPI_Master\SPI_Master\Source Files</v>
<v>SPI_Master\SPI_Master\Source Files\main.c</v>
<v>SPI_Master\SPI_Master\Generated_Source</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5</v>
<v>SPI_Master\SPI_Master\SPIM_Example.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\TopDesign</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Pins</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Analog</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Clocks</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Interrupts</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\DMA</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\System</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Directives</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\Flash Security</v>
<v>SPI_Master\SPI_Master\SPI_Master.cydwr\EEPROM</v>
<v>SPI_Master\SPI_Master\Header Files</v>
<v>SPI_Master\SPI_Master\Header Files\cyapicallbacks.h</v>
<v>SPI_Master\SPI_Master\Source Files</v>
<v>SPI_Master\SPI_Master\Source Files\main.c</v>
<v>SPI_Master\SPI_Master\Generated_Source</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\Clock</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cy_boot</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\DMA_RX</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\DMA_TX</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\Em_EEPROM_Dynamic</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\miso</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\mosi</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\sclk</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\SPIM</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\ss</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\UART_USB</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\UART_USB_IntClock</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cycodeshareexport.ld</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cydevice.h</v>
<v>SPI_Master\SPI_Master\Generated_Source\PSoC5\cydevice_trm.h</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\TopDesign</v>
<v>SPI_Master\SPI_Master\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\TopDesign</v>
<v>SPI_Master\SPI_Master\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\CortexM3</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\Clock.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\Cm3Start.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\CyDmac.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\CySpc.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\DMA_RX_dma.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\DMA_TX_dma.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\miso.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\mosi.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\sclk.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\SPIM.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\SPIM_INT.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\SPIM_PM.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\ss.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\UART_USB.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\UART_USB_BOOT.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\UART_USB_INT.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\UART_USB_IntClock.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\Listing Files\UART_USB_PM.lst</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\SPI_Master.elf</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\SPI_Master.hex</v>
<v>SPI_Master\SPI_Master\CortexM3\ARM_GCC_541\Debug\SPI_Master.map</v>
<v>SPI_Master\SPI_Master\SPI_Master.gpdsc</v>
<v>SPI_Master\SPI_Master\SPI_Master.rpt</v>
<v>SPI_Master\SPI_Master\SPI_Master_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\PSoC 5LP Architecture TRM</v>
<v>SPI_Master\SPI_Master\CY8C58LP Family Datasheet</v>
<v>SPI_Master\SPI_Master\System Reference Guides</v>
<v>SPI_Master\SPI_Master\System Reference Guides\cy_boot_v5_60</v>
<v>SPI_Master\SPI_Master\cy_clock_v2_20.pdf</v>
<v>SPI_Master\SPI_Master\cy_dma_v1_70</v>
<v>SPI_Master\SPI_Master\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>SPI_Master\SPI_Master\cy_pins_v2_20</v>
<v>SPI_Master\SPI_Master\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>SPI_Master\SPI_Master\SPI_Master_v2_50.pdf</v>
<v>SPI_Master\SPI_Master\UART_v2_50.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_Master</v>
<v>SPI_Master\SPI_Master</v>
<v>SPI_Master\SPI_Master\PSoC 5LP Architecture TRM</v>
<v>SPI_Master\SPI_Master\CY8C58LP Family Datasheet</v>
<v>SPI_Master\SPI_Master\System Reference Guides</v>
<v>SPI_Master\SPI_Master\System Reference Guides\cy_boot_v5_60</v>
<v>SPI_Master\SPI_Master\cy_clock_v2_20.pdf</v>
<v>SPI_Master\SPI_Master\cy_dma_v1_70</v>
<v>SPI_Master\SPI_Master\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>SPI_Master\SPI_Master\cy_pins_v2_20</v>
<v>SPI_Master\SPI_Master\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>SPI_Master\SPI_Master\SPI_Master_v2_50.pdf</v>
<v>SPI_Master\SPI_Master\UART_v2_50.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\SPI_Master.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\SPI_Master.cydsn\SPI_Master.cydwr" />
<name v=".\SPI_Master.cydsn\main.c" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="777, 514" SelectedTabbedMdiWindow="ccfdc833-79c2-40d0-ae8d-64fbcb22e139"><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="8b71e467-4ae1-466d-bd94-242654e0832f" /><DocumentWindow Key="C:\Users\Albert Sandager\Documents\PSoC Creator\SPI_Master\SPI_Master.cydsn\TopDesign\TopDesign.cysch" Guid="ccfdc833-79c2-40d0-ae8d-64fbcb22e139" /><DocumentWindow Key="C:\Users\Albert Sandager\Documents\PSoC Creator\SPI_Master\SPI_Master.cydsn\SPI_Master.cydwr" Guid="b020947e-1380-4355-8e05-e7f2c5c7673a" /><DocumentWindow Key="C:\Users\Albert Sandager\Documents\PSoC Creator\SPI_Master\SPI_Master.cydsn\main.c" Guid="72edadf0-c392-4503-9124-508343176a32" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>