/*
 * Copyright (c) 2018-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t234-common-modules/tegra234-camera-ar0233-a00.dtsi>
#include "dt-bindings/clock/tegra234-clock.h"

#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/* camera control gpio definitions */

/ {
	i2c@3180000 {
		tca9546@70 {
			compatible = "nxp,pca9546";
			reg = <0x70>;
			#address-cells = <1>;
			#size-cells = <0>;
			skip_mux_detect = "yes";
			vif-supply = <&p3737_vdd_1v8_sys>;
			vcc-supply = <&p3737_vdd_1v8_sys>;
			vcc-pullup-supply = <&battery_reg>;
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;

			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				dser: max96712@6b {
					compatible = "maxim,max96712";
					reg = <0x6b>;
					csi-mode = "2x4";
					/* GMSL2:  gmsl2-6gbps,gmsl2-3gbps 
					 * GMSL1:  gmsl1
					 * Null :  unused
					 */
					gmsl-mode = "gmsl2-6gbps","unused","unused","unused";
					/* Deser send mipi data to soc's phymode
					 * DPHY or CPHY
					 */
					phy-mode = "DPHY";
					i2cport = "0";
					/*
					 * Deser :CSI2 controller number
					 */
					txport = "1";
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
				};
				ser_prim: max9295_prim@62 {
					compatible = "nvidia,max9295";
					reg = <0x62>;
					is-prim-ser;
				};
				ser_a: max9295_a@42 {
					compatible = "nvidia,max9295";
					reg = <0x42>;	//0x42
					nvidia,gmsl-dser-device = <&dser>;
				};
#if 0
				ser_b: max9295_b@60 {
					compatible = "nvidia,max9295";
					reg = <0x60>;	//0x60
					nvidia,gmsl-dser-device = <&dser>;
				};
#endif
				ar0233_a@1b {
					def-addr = <0x10>;
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					nvidia,gmsl-ser-device = <&ser_a>;
					nvidia,gmsl-dser-device = <&dser>;
					nvidia,gmsl-ser-prim-device = <&ser_prim>;
				};
#if 0
				ar0233_c@1c {
					def-addr = <0x10>;
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					nvidia,gmsl-ser-device = <&ser_b>;
					nvidia,gmsl-dser-device = <&dser>;
					nvidia,gmsl-ser-prim-device = <&ser_prim>;
				};
#endif
			};

		};
	};
};
