        Placement Information by Vertex
        ===============================

Generated: Thu Mar 23 10:19:11 2023 for target machine '172.16.223.1'

**** Vertex: 'input'
Model: SPIFInputDevice
Pop size: 400
Machine Vertices: 
  Slice (0:29) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (0:29) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (0:399) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (30:59) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (60:89) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (90:119) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (120:149) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (150:179) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (180:209) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (210:239) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (240:269) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (270:299) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (300:329) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (330:359) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 11, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 13, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 1, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 3, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 5, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 7, board None, linked to chip (0, 0)
  Slice (360:389) on FGPA 0, FPGA link 9, board None, linked to chip (0, 0)

**** Vertex: 'middle'
Model: AbstractPopulationVertex
Pop size: 400
Machine Vertices: 
  Slice (0:31) on core (0, 0, 4) 
  Slice (32:63) on core (0, 0, 5) 
  Slice (64:95) on core (0, 0, 6) 
  Slice (96:127) on core (0, 0, 7) 
  Slice (128:159) on core (0, 0, 8) 
  Slice (160:191) on core (0, 0, 9) 
  Slice (192:223) on core (0, 0, 10) 
  Slice (224:255) on core (0, 0, 11) 
  Slice (256:287) on core (0, 0, 12) 
  Slice (288:319) on core (0, 0, 13) 
  Slice (320:351) on core (0, 0, 14) 
  Slice (352:383) on core (0, 0, 15) 
  Slice (384:399) on core (0, 0, 16) 

**** Vertex: 'output'
Model: SPIFOutputDevice
Pop size: 1
Machine Vertices: 
  Slice (0:0) on FGPA 0, FPGA link 15, board None, linked to chip (0, 0)

**** Vertex: 'Command Sender on 0, 0'
Model: CommandSender
Pop size: 1
Machine Vertices: 
  Slice (0:0) on core (0, 0, 1) 

