// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state7 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond461_i_reg_2707;
reg   [0:0] or_cond_i499_i_reg_2716;
reg   [0:0] icmp_reg_2660;
reg   [0:0] tmp_8_reg_2651;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] or_cond_i_reg_2764;
reg   [0:0] or_cond_i_reg_2764_pp0_iter1_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [31:0] t_V_4_reg_608;
wire   [1:0] tmp_3_fu_619_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] tmp_s_fu_631_p2;
wire   [0:0] tmp_4_fu_625_p2;
wire   [31:0] tmp_5_fu_636_p2;
wire   [31:0] p_neg466_i_fu_641_p2;
wire   [31:0] tmp_6_fu_646_p2;
wire   [31:0] tmp_7_fu_656_p2;
wire   [31:0] tmp_81_2_fu_667_p2;
wire   [0:0] exitcond462_i_fu_673_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] i_V_fu_678_p2;
reg   [31:0] i_V_reg_2646;
wire   [0:0] tmp_8_fu_684_p2;
wire   [0:0] tmp_85_0_0_not_fu_689_p2;
reg   [0:0] tmp_85_0_0_not_reg_2655;
wire   [0:0] icmp_fu_705_p2;
wire   [0:0] tmp_1_fu_711_p2;
reg   [0:0] tmp_1_reg_2665;
wire   [0:0] tmp_129_0_1_fu_717_p2;
reg   [0:0] tmp_129_0_1_reg_2669;
wire   [0:0] tmp_10_fu_723_p2;
reg   [0:0] tmp_10_reg_2673;
wire   [1:0] tmp_34_fu_938_p1;
reg   [1:0] tmp_34_reg_2686;
wire   [1:0] tmp_35_fu_963_p1;
reg   [1:0] tmp_35_reg_2693;
wire   [1:0] tmp_36_fu_988_p1;
reg   [1:0] tmp_36_reg_2700;
wire   [0:0] exitcond461_i_fu_992_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op225_read_state5;
reg    ap_predicate_op237_read_state5;
reg    ap_predicate_op305_read_state5;
reg    ap_predicate_op317_read_state5;
reg    ap_predicate_op382_read_state5;
reg    ap_predicate_op391_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] j_V_fu_997_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i499_i_fu_1044_p2;
wire   [0:0] brmerge_fu_1103_p2;
reg   [0:0] brmerge_reg_2720;
reg   [10:0] k_buf_0_val_3_addr_reg_2733;
wire   [1:0] tmp_47_fu_1121_p1;
reg   [1:0] tmp_47_reg_2739;
reg   [10:0] k_buf_0_val_4_addr_reg_2752;
reg   [10:0] k_buf_0_val_5_addr_reg_2758;
wire   [0:0] or_cond_i_fu_1125_p2;
reg   [10:0] k_buf_1_val_3_addr_reg_2768;
reg   [10:0] k_buf_1_val_4_addr_reg_2774;
reg   [10:0] k_buf_1_val_5_addr_reg_2780;
reg   [10:0] k_buf_2_val_3_addr_reg_2786;
reg   [10:0] k_buf_2_val_4_addr_reg_2792;
reg   [10:0] k_buf_2_val_5_addr_reg_2798;
wire   [7:0] p_Val2_27_fu_1503_p3;
reg   [7:0] p_Val2_27_reg_2804;
wire   [7:0] p_Val2_28_fu_1875_p3;
reg   [7:0] p_Val2_28_reg_2809;
wire   [7:0] p_Val2_29_fu_2229_p3;
reg   [7:0] p_Val2_29_reg_2814;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state5;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [10:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [10:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [10:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
wire   [10:0] k_buf_2_val_3_address1;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
wire   [10:0] k_buf_2_val_4_address1;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [10:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_2_reg_586;
reg   [31:0] t_V_reg_597;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_18_fu_1108_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_232;
wire   [7:0] src_kernel_win_0_va_6_fu_1261_p3;
reg   [7:0] src_kernel_win_0_va_1_fu_236;
reg   [7:0] src_kernel_win_0_va_2_fu_240;
wire   [7:0] src_kernel_win_0_va_7_fu_1279_p3;
reg   [7:0] src_kernel_win_0_va_3_fu_244;
reg   [7:0] src_kernel_win_0_va_4_fu_248;
wire   [7:0] src_kernel_win_0_va_8_fu_1297_p3;
reg   [7:0] src_kernel_win_0_va_5_fu_252;
reg   [7:0] src_kernel_win_1_va_fu_256;
wire   [7:0] src_kernel_win_1_va_6_fu_1633_p3;
reg   [7:0] src_kernel_win_1_va_1_fu_260;
reg   [7:0] src_kernel_win_1_va_2_fu_264;
wire   [7:0] src_kernel_win_1_va_7_fu_1651_p3;
reg   [7:0] src_kernel_win_1_va_3_fu_268;
reg   [7:0] src_kernel_win_1_va_4_fu_272;
wire   [7:0] src_kernel_win_1_va_8_fu_1669_p3;
reg   [7:0] src_kernel_win_1_va_5_fu_276;
reg   [7:0] src_kernel_win_2_va_fu_280;
wire   [7:0] src_kernel_win_2_va_9_fu_1987_p3;
reg   [7:0] src_kernel_win_2_va_1_fu_284;
reg   [7:0] src_kernel_win_2_va_2_fu_288;
wire   [7:0] src_kernel_win_2_va_10_fu_2005_p3;
reg   [7:0] src_kernel_win_2_va_3_fu_292;
reg   [7:0] src_kernel_win_2_va_4_fu_296;
wire   [7:0] src_kernel_win_2_va_11_fu_2023_p3;
reg   [7:0] src_kernel_win_2_va_5_fu_300;
reg   [7:0] right_border_buf_0_s_fu_304;
wire   [7:0] col_buf_0_val_0_0_fu_1168_p3;
reg   [7:0] right_border_buf_0_1_fu_308;
reg   [7:0] right_border_buf_2_s_fu_312;
reg   [7:0] right_border_buf_0_2_fu_316;
wire   [7:0] col_buf_0_val_1_0_fu_1186_p3;
reg   [7:0] right_border_buf_0_3_fu_320;
reg   [7:0] right_border_buf_2_1_fu_324;
wire   [7:0] col_buf_2_val_2_0_fu_1939_p3;
reg   [7:0] right_border_buf_0_4_fu_328;
wire   [7:0] col_buf_0_val_2_0_fu_1204_p3;
reg   [7:0] right_border_buf_0_5_fu_332;
reg   [7:0] right_border_buf_2_2_fu_336;
reg   [7:0] right_border_buf_1_s_fu_340;
wire   [7:0] col_buf_1_val_0_0_fu_1540_p3;
reg   [7:0] right_border_buf_1_1_fu_344;
reg   [7:0] right_border_buf_2_3_fu_348;
wire   [7:0] col_buf_2_val_1_0_fu_1921_p3;
reg   [7:0] right_border_buf_1_2_fu_352;
wire   [7:0] col_buf_1_val_1_0_fu_1558_p3;
reg   [7:0] right_border_buf_1_3_fu_356;
reg   [7:0] right_border_buf_2_4_fu_360;
reg   [7:0] right_border_buf_1_4_fu_364;
wire   [7:0] col_buf_1_val_2_0_fu_1576_p3;
reg   [7:0] right_border_buf_1_5_fu_368;
reg   [7:0] right_border_buf_2_5_fu_372;
wire   [7:0] col_buf_2_val_0_0_fu_1903_p3;
wire   [31:0] tmp_fu_651_p2;
wire   [31:0] tmp_17_fu_662_p2;
wire   [30:0] tmp_20_fu_695_p4;
wire   [31:0] tmp_11_fu_728_p2;
wire   [0:0] tmp_21_fu_734_p3;
wire   [0:0] tmp_12_fu_748_p2;
wire   [0:0] rev_fu_742_p2;
wire   [0:0] tmp_22_fu_759_p3;
wire   [31:0] p_assign_7_fu_767_p2;
wire   [31:0] p_p2_i_i_fu_773_p3;
wire   [31:0] p_assign_6_0_1_fu_791_p2;
wire   [0:0] tmp_23_fu_797_p3;
wire   [0:0] tmp_155_0_1_fu_811_p2;
wire   [0:0] rev1_fu_805_p2;
wire   [0:0] tmp_24_fu_822_p3;
wire   [31:0] p_assign_7_0_1_fu_830_p2;
wire   [31:0] p_p2_i_i_0_1_fu_836_p3;
wire   [31:0] p_assign_6_0_2_fu_854_p2;
wire   [0:0] tmp_25_fu_860_p3;
wire   [0:0] tmp_155_0_2_fu_874_p2;
wire   [0:0] rev2_fu_868_p2;
wire   [0:0] tmp_33_fu_885_p3;
wire   [31:0] p_assign_7_0_2_fu_893_p2;
wire   [31:0] p_p2_i_i_0_2_fu_899_p3;
wire   [0:0] tmp_14_fu_781_p2;
wire   [31:0] p_assign_8_fu_786_p2;
wire   [0:0] or_cond_i_i_fu_753_p2;
wire   [31:0] p_p2_i_i_0_p_assign_8_fu_917_p3;
wire   [31:0] y_fu_925_p3;
wire   [31:0] row_assign_9_fu_933_p2;
wire   [0:0] tmp_164_0_1_fu_844_p2;
wire   [31:0] p_assign_8_0_1_fu_849_p2;
wire   [0:0] or_cond_i_i_0_1_fu_816_p2;
wire   [31:0] p_p2_i_i_0_1_p_assign_fu_942_p3;
wire   [31:0] y_0_1_fu_950_p3;
wire   [31:0] row_assign_9_0_1_fu_958_p2;
wire   [0:0] tmp_164_0_2_fu_907_p2;
wire   [31:0] p_assign_8_0_2_fu_912_p2;
wire   [0:0] or_cond_i_i_0_2_fu_879_p2;
wire   [31:0] p_p2_i_i_0_2_p_assign_fu_967_p3;
wire   [31:0] y_0_2_fu_975_p3;
wire   [31:0] row_assign_9_0_2_fu_983_p2;
wire   [30:0] tmp_38_fu_1003_p4;
wire   [31:0] ImagLoc_x_fu_1019_p2;
wire   [0:0] tmp_45_fu_1025_p3;
wire   [0:0] tmp_15_fu_1039_p2;
wire   [0:0] rev3_fu_1033_p2;
wire   [0:0] tmp_46_fu_1050_p3;
wire   [31:0] p_assign_1_fu_1058_p2;
wire   [31:0] p_p2_i501_i_fu_1064_p3;
wire   [0:0] tmp_16_fu_1072_p2;
wire   [31:0] p_assign_2_fu_1077_p2;
wire   [31:0] p_p2_i501_i_p_assign_2_fu_1082_p3;
wire   [31:0] x_fu_1090_p3;
wire   [31:0] col_assign_2_fu_1098_p2;
wire   [0:0] icmp1_fu_1013_p2;
wire   [7:0] tmp_19_fu_1157_p5;
wire   [7:0] tmp_26_fu_1175_p5;
wire   [7:0] tmp_27_fu_1193_p5;
wire   [7:0] tmp_28_fu_1250_p5;
wire   [7:0] tmp_29_fu_1268_p5;
wire   [7:0] tmp_30_fu_1286_p5;
wire   [8:0] tmp_171_0_0_2_cast_fu_1317_p1;
wire   [8:0] r_V_0_0_cast_fu_1313_p1;
wire  signed [8:0] sum_V_0_0_2_fu_1321_p2;
wire   [8:0] p_shl_fu_1331_p3;
wire   [9:0] p_shl_cast_fu_1339_p1;
wire  signed [9:0] r_V_2_0_1_fu_1343_p2;
wire   [8:0] r_V_2_0_1_2_fu_1361_p3;
wire   [8:0] r_V_0_2_cast_fu_1379_p1;
wire  signed [8:0] r_V_2_0_2_fu_1383_p2;
wire  signed [10:0] tmp_171_0_2_cast_fu_1389_p1;
wire  signed [10:0] tmp_171_0_1_cast_fu_1349_p1;
wire   [9:0] tmp_171_0_2_2_cast_c_fu_1397_p1;
wire  signed [9:0] sum_V_0_0_2_cast_cas_fu_1327_p1;
wire   [9:0] tmp23_fu_1407_p2;
wire   [10:0] tmp_171_0_1_cast_67_fu_1369_p1;
wire  signed [10:0] tmp23_cast_fu_1413_p1;
wire   [10:0] tmp21_fu_1401_p2;
wire   [10:0] tmp22_fu_1417_p2;
wire   [10:0] p_Val2_s_fu_1423_p2;
wire   [7:0] tmp_58_fu_1357_p1;
wire   [7:0] tmp_57_fu_1353_p1;
wire   [7:0] tmp_60_fu_1393_p1;
wire   [7:0] tmp_59_fu_1373_p2;
wire   [7:0] tmp26_fu_1443_p2;
wire   [7:0] tmp24_fu_1437_p2;
wire   [7:0] tmp25_fu_1449_p2;
wire   [0:0] p_Result_s_fu_1429_p3;
wire   [2:0] tmp_31_fu_1461_p4;
wire   [0:0] not_i_i_fu_1477_p2;
wire   [0:0] tmp_i_i_fu_1471_p2;
wire   [0:0] overflow_fu_1483_p2;
wire   [0:0] tmp_2_i_i_fu_1497_p2;
wire   [7:0] p_mux_i_i_cast_fu_1489_p3;
wire   [7:0] p_Val2_19_fu_1455_p2;
wire   [7:0] tmp_32_fu_1529_p5;
wire   [7:0] tmp_37_fu_1547_p5;
wire   [7:0] tmp_39_fu_1565_p5;
wire   [7:0] tmp_40_fu_1622_p5;
wire   [7:0] tmp_41_fu_1640_p5;
wire   [7:0] tmp_42_fu_1658_p5;
wire   [8:0] tmp_171_1_0_2_cast_fu_1689_p1;
wire   [8:0] r_V_1_0_cast_fu_1685_p1;
wire  signed [8:0] sum_V_1_0_2_fu_1693_p2;
wire   [8:0] p_shl1_fu_1703_p3;
wire   [9:0] p_shl1_cast_fu_1711_p1;
wire  signed [9:0] r_V_2_1_1_fu_1715_p2;
wire   [8:0] r_V_2_1_1_2_fu_1733_p3;
wire   [8:0] r_V_1_2_cast_fu_1751_p1;
wire  signed [8:0] r_V_2_1_2_fu_1755_p2;
wire  signed [10:0] tmp_171_1_2_cast_fu_1761_p1;
wire  signed [10:0] tmp_171_1_1_cast_fu_1721_p1;
wire   [9:0] tmp_171_1_2_2_cast_c_fu_1769_p1;
wire  signed [9:0] sum_V_1_0_2_cast_cas_fu_1699_p1;
wire   [9:0] tmp31_fu_1779_p2;
wire   [10:0] tmp_171_1_1_cast_68_fu_1741_p1;
wire  signed [10:0] tmp31_cast_fu_1785_p1;
wire   [10:0] tmp29_fu_1773_p2;
wire   [10:0] tmp30_fu_1789_p2;
wire   [10:0] p_Val2_21_fu_1795_p2;
wire   [7:0] tmp_67_fu_1729_p1;
wire   [7:0] tmp_66_fu_1725_p1;
wire   [7:0] tmp_69_fu_1765_p1;
wire   [7:0] tmp_68_fu_1745_p2;
wire   [7:0] tmp34_fu_1815_p2;
wire   [7:0] tmp32_fu_1809_p2;
wire   [7:0] tmp33_fu_1821_p2;
wire   [0:0] p_Result_3_fu_1801_p3;
wire   [2:0] tmp_43_fu_1833_p4;
wire   [0:0] not_i_i1_fu_1849_p2;
wire   [0:0] tmp_i_i1_fu_1843_p2;
wire   [0:0] overflow_3_fu_1855_p2;
wire   [0:0] tmp_2_i_i1_fu_1869_p2;
wire   [7:0] p_mux_i_i30_cast_fu_1861_p3;
wire   [7:0] p_Val2_22_fu_1827_p2;
wire   [7:0] tmp_44_fu_1892_p5;
wire   [7:0] tmp_49_fu_1910_p5;
wire   [7:0] tmp_51_fu_1928_p5;
wire   [7:0] tmp_52_fu_1976_p5;
wire   [7:0] tmp_53_fu_1994_p5;
wire   [7:0] tmp_54_fu_2012_p5;
wire   [8:0] tmp_171_2_0_2_cast_fu_2043_p1;
wire   [8:0] r_V_213_0_cast_fu_2039_p1;
wire  signed [8:0] sum_V_2_0_2_fu_2047_p2;
wire   [8:0] p_shl2_fu_2057_p3;
wire   [9:0] p_shl2_cast_fu_2065_p1;
wire  signed [9:0] r_V_2_2_1_fu_2069_p2;
wire   [8:0] r_V_2_2_1_2_fu_2087_p3;
wire   [8:0] r_V_213_2_cast_fu_2105_p1;
wire  signed [8:0] r_V_2_2_2_fu_2109_p2;
wire  signed [10:0] tmp_171_2_2_cast_fu_2115_p1;
wire  signed [10:0] tmp_171_2_1_cast_fu_2075_p1;
wire   [9:0] tmp_171_2_2_2_cast_c_fu_2123_p1;
wire  signed [9:0] sum_V_2_0_2_cast_cas_fu_2053_p1;
wire   [9:0] tmp39_fu_2133_p2;
wire   [10:0] tmp_171_2_1_cast_69_fu_2095_p1;
wire  signed [10:0] tmp39_cast_fu_2139_p1;
wire   [10:0] tmp37_fu_2127_p2;
wire   [10:0] tmp38_fu_2143_p2;
wire   [10:0] p_Val2_24_fu_2149_p2;
wire   [7:0] tmp_75_fu_2083_p1;
wire   [7:0] tmp_74_fu_2079_p1;
wire   [7:0] tmp_77_fu_2119_p1;
wire   [7:0] tmp_76_fu_2099_p2;
wire   [7:0] tmp42_fu_2169_p2;
wire   [7:0] tmp40_fu_2163_p2;
wire   [7:0] tmp41_fu_2175_p2;
wire   [0:0] p_Result_4_fu_2155_p3;
wire   [2:0] tmp_55_fu_2187_p4;
wire   [0:0] not_i_i2_fu_2203_p2;
wire   [0:0] tmp_i_i2_fu_2197_p2;
wire   [0:0] overflow_4_fu_2209_p2;
wire   [0:0] tmp_2_i_i2_fu_2223_p2;
wire   [7:0] p_mux_i_i39_cast_fu_2215_p3;
wire   [7:0] p_Val2_25_fu_2181_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_159;
reg    ap_enable_state4_pp0_iter0_stage0;
reg    ap_enable_operation_216;
reg    ap_enable_state5_pp0_iter1_stage0;
reg    ap_predicate_op230_store_state5;
reg    ap_enable_operation_230;
reg    ap_predicate_op238_store_state5;
reg    ap_enable_operation_238;
reg    ap_enable_operation_162;
reg    ap_enable_operation_219;
reg    ap_predicate_op228_store_state5;
reg    ap_enable_operation_228;
reg    ap_predicate_op236_store_state5;
reg    ap_enable_operation_236;
reg    ap_enable_operation_164;
reg    ap_enable_operation_222;
reg    ap_predicate_op226_store_state5;
reg    ap_enable_operation_226;
reg    ap_predicate_op235_store_state5;
reg    ap_enable_operation_235;
reg    ap_enable_operation_175;
reg    ap_enable_operation_296;
reg    ap_predicate_op310_store_state5;
reg    ap_enable_operation_310;
reg    ap_predicate_op318_store_state5;
reg    ap_enable_operation_318;
reg    ap_enable_operation_177;
reg    ap_enable_operation_299;
reg    ap_predicate_op308_store_state5;
reg    ap_enable_operation_308;
reg    ap_predicate_op316_store_state5;
reg    ap_enable_operation_316;
reg    ap_enable_operation_179;
reg    ap_enable_operation_302;
reg    ap_predicate_op306_store_state5;
reg    ap_enable_operation_306;
reg    ap_predicate_op315_store_state5;
reg    ap_enable_operation_315;
reg    ap_enable_operation_189;
reg    ap_enable_operation_373;
reg    ap_predicate_op387_store_state5;
reg    ap_enable_operation_387;
reg    ap_predicate_op392_store_state5;
reg    ap_enable_operation_392;
reg    ap_enable_operation_191;
reg    ap_enable_operation_376;
reg    ap_predicate_op385_store_state5;
reg    ap_enable_operation_385;
reg    ap_predicate_op390_store_state5;
reg    ap_enable_operation_390;
reg    ap_enable_operation_193;
reg    ap_enable_operation_379;
reg    ap_predicate_op383_store_state5;
reg    ap_enable_operation_383;
reg    ap_predicate_op389_store_state5;
reg    ap_enable_operation_389;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1585;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_address1),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_address1),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_address1),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_address1),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_address1),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_address1),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_address1),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_address1),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U13(
    .din0(right_border_buf_0_s_fu_304),
    .din1(right_border_buf_0_1_fu_308),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_19_fu_1157_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U14(
    .din0(right_border_buf_0_2_fu_316),
    .din1(right_border_buf_0_3_fu_320),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_26_fu_1175_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U15(
    .din0(right_border_buf_0_4_fu_328),
    .din1(right_border_buf_0_5_fu_332),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_27_fu_1193_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U16(
    .din0(col_buf_0_val_0_0_fu_1168_p3),
    .din1(col_buf_0_val_1_0_fu_1186_p3),
    .din2(col_buf_0_val_2_0_fu_1204_p3),
    .din3(tmp_34_reg_2686),
    .dout(tmp_28_fu_1250_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U17(
    .din0(col_buf_0_val_0_0_fu_1168_p3),
    .din1(col_buf_0_val_1_0_fu_1186_p3),
    .din2(col_buf_0_val_2_0_fu_1204_p3),
    .din3(tmp_35_reg_2693),
    .dout(tmp_29_fu_1268_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U18(
    .din0(col_buf_0_val_0_0_fu_1168_p3),
    .din1(col_buf_0_val_1_0_fu_1186_p3),
    .din2(col_buf_0_val_2_0_fu_1204_p3),
    .din3(tmp_36_reg_2700),
    .dout(tmp_30_fu_1286_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U19(
    .din0(right_border_buf_1_s_fu_340),
    .din1(right_border_buf_1_1_fu_344),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_32_fu_1529_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U20(
    .din0(right_border_buf_1_2_fu_352),
    .din1(right_border_buf_1_3_fu_356),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_37_fu_1547_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U21(
    .din0(right_border_buf_1_4_fu_364),
    .din1(right_border_buf_1_5_fu_368),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_39_fu_1565_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U22(
    .din0(col_buf_1_val_0_0_fu_1540_p3),
    .din1(col_buf_1_val_1_0_fu_1558_p3),
    .din2(col_buf_1_val_2_0_fu_1576_p3),
    .din3(tmp_34_reg_2686),
    .dout(tmp_40_fu_1622_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U23(
    .din0(col_buf_1_val_0_0_fu_1540_p3),
    .din1(col_buf_1_val_1_0_fu_1558_p3),
    .din2(col_buf_1_val_2_0_fu_1576_p3),
    .din3(tmp_35_reg_2693),
    .dout(tmp_41_fu_1640_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U24(
    .din0(col_buf_1_val_0_0_fu_1540_p3),
    .din1(col_buf_1_val_1_0_fu_1558_p3),
    .din2(col_buf_1_val_2_0_fu_1576_p3),
    .din3(tmp_36_reg_2700),
    .dout(tmp_42_fu_1658_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U25(
    .din0(right_border_buf_2_5_fu_372),
    .din1(right_border_buf_2_4_fu_360),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_44_fu_1892_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U26(
    .din0(right_border_buf_2_3_fu_348),
    .din1(right_border_buf_2_2_fu_336),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_49_fu_1910_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U27(
    .din0(right_border_buf_2_1_fu_324),
    .din1(right_border_buf_2_s_fu_312),
    .din2(8'd0),
    .din3(tmp_47_reg_2739),
    .dout(tmp_51_fu_1928_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U28(
    .din0(col_buf_2_val_0_0_fu_1903_p3),
    .din1(col_buf_2_val_1_0_fu_1921_p3),
    .din2(col_buf_2_val_2_0_fu_1939_p3),
    .din3(tmp_34_reg_2686),
    .dout(tmp_52_fu_1976_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U29(
    .din0(col_buf_2_val_0_0_fu_1903_p3),
    .din1(col_buf_2_val_1_0_fu_1921_p3),
    .din2(col_buf_2_val_2_0_fu_1939_p3),
    .din3(tmp_35_reg_2693),
    .dout(tmp_53_fu_1994_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U30(
    .din0(col_buf_2_val_0_0_fu_1903_p3),
    .din1(col_buf_2_val_1_0_fu_1921_p3),
    .din2(col_buf_2_val_2_0_fu_1939_p3),
    .din3(tmp_36_reg_2700),
    .dout(tmp_54_fu_2012_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond461_i_fu_992_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond462_i_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter1_state5)) | ((exitcond462_i_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter1_state5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((exitcond462_i_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_fu_992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_4_reg_608 <= j_V_fu_997_p2;
    end else if (((exitcond462_i_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_4_reg_608 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_reg_597 <= i_V_reg_2646;
    end else if (((tmp_4_fu_625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_597 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_2_reg_586 <= 2'd0;
    end else if (((tmp_4_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_2_reg_586 <= tmp_3_fu_619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_fu_992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_2720 <= brmerge_fu_1103_p2;
        k_buf_0_val_3_addr_reg_2733 <= tmp_18_fu_1108_p1;
        k_buf_0_val_4_addr_reg_2752 <= tmp_18_fu_1108_p1;
        k_buf_0_val_5_addr_reg_2758 <= tmp_18_fu_1108_p1;
        k_buf_1_val_3_addr_reg_2768 <= tmp_18_fu_1108_p1;
        k_buf_1_val_4_addr_reg_2774 <= tmp_18_fu_1108_p1;
        k_buf_1_val_5_addr_reg_2780 <= tmp_18_fu_1108_p1;
        k_buf_2_val_3_addr_reg_2786 <= tmp_18_fu_1108_p1;
        k_buf_2_val_4_addr_reg_2792 <= tmp_18_fu_1108_p1;
        k_buf_2_val_5_addr_reg_2798 <= tmp_18_fu_1108_p1;
        or_cond_i499_i_reg_2716 <= or_cond_i499_i_fu_1044_p2;
        or_cond_i_reg_2764 <= or_cond_i_fu_1125_p2;
        tmp_47_reg_2739 <= tmp_47_fu_1121_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond461_i_reg_2707 <= exitcond461_i_fu_992_p2;
        or_cond_i_reg_2764_pp0_iter1_reg <= or_cond_i_reg_2764;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_2646 <= i_V_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond462_i_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_2660 <= icmp_fu_705_p2;
        tmp_10_reg_2673 <= tmp_10_fu_723_p2;
        tmp_129_0_1_reg_2669 <= tmp_129_0_1_fu_717_p2;
        tmp_1_reg_2665 <= tmp_1_fu_711_p2;
        tmp_34_reg_2686 <= tmp_34_fu_938_p1;
        tmp_35_reg_2693 <= tmp_35_fu_963_p1;
        tmp_36_reg_2700 <= tmp_36_fu_988_p1;
        tmp_85_0_0_not_reg_2655 <= tmp_85_0_0_not_fu_689_p2;
        tmp_8_reg_2651 <= tmp_8_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_2764 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_27_reg_2804 <= p_Val2_27_fu_1503_p3;
        p_Val2_28_reg_2809 <= p_Val2_28_fu_1875_p3;
        p_Val2_29_reg_2814 <= p_Val2_29_fu_2229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_308 <= right_border_buf_0_s_fu_304;
        right_border_buf_0_2_fu_316 <= col_buf_0_val_1_0_fu_1186_p3;
        right_border_buf_0_3_fu_320 <= right_border_buf_0_2_fu_316;
        right_border_buf_0_4_fu_328 <= col_buf_0_val_2_0_fu_1204_p3;
        right_border_buf_0_5_fu_332 <= right_border_buf_0_4_fu_328;
        right_border_buf_0_s_fu_304 <= col_buf_0_val_0_0_fu_1168_p3;
        right_border_buf_1_1_fu_344 <= right_border_buf_1_s_fu_340;
        right_border_buf_1_2_fu_352 <= col_buf_1_val_1_0_fu_1558_p3;
        right_border_buf_1_3_fu_356 <= right_border_buf_1_2_fu_352;
        right_border_buf_1_4_fu_364 <= col_buf_1_val_2_0_fu_1576_p3;
        right_border_buf_1_5_fu_368 <= right_border_buf_1_4_fu_364;
        right_border_buf_1_s_fu_340 <= col_buf_1_val_0_0_fu_1540_p3;
        right_border_buf_2_1_fu_324 <= col_buf_2_val_2_0_fu_1939_p3;
        right_border_buf_2_2_fu_336 <= right_border_buf_2_3_fu_348;
        right_border_buf_2_3_fu_348 <= col_buf_2_val_1_0_fu_1921_p3;
        right_border_buf_2_4_fu_360 <= right_border_buf_2_5_fu_372;
        right_border_buf_2_5_fu_372 <= col_buf_2_val_0_0_fu_1903_p3;
        right_border_buf_2_s_fu_312 <= right_border_buf_2_1_fu_324;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_236 <= src_kernel_win_0_va_fu_232;
        src_kernel_win_0_va_2_fu_240 <= src_kernel_win_0_va_7_fu_1279_p3;
        src_kernel_win_0_va_3_fu_244 <= src_kernel_win_0_va_2_fu_240;
        src_kernel_win_0_va_4_fu_248 <= src_kernel_win_0_va_8_fu_1297_p3;
        src_kernel_win_0_va_5_fu_252 <= src_kernel_win_0_va_4_fu_248;
        src_kernel_win_0_va_fu_232 <= src_kernel_win_0_va_6_fu_1261_p3;
        src_kernel_win_1_va_1_fu_260 <= src_kernel_win_1_va_fu_256;
        src_kernel_win_1_va_2_fu_264 <= src_kernel_win_1_va_7_fu_1651_p3;
        src_kernel_win_1_va_3_fu_268 <= src_kernel_win_1_va_2_fu_264;
        src_kernel_win_1_va_4_fu_272 <= src_kernel_win_1_va_8_fu_1669_p3;
        src_kernel_win_1_va_5_fu_276 <= src_kernel_win_1_va_4_fu_272;
        src_kernel_win_1_va_fu_256 <= src_kernel_win_1_va_6_fu_1633_p3;
        src_kernel_win_2_va_1_fu_284 <= src_kernel_win_2_va_fu_280;
        src_kernel_win_2_va_2_fu_288 <= src_kernel_win_2_va_10_fu_2005_p3;
        src_kernel_win_2_va_3_fu_292 <= src_kernel_win_2_va_2_fu_288;
        src_kernel_win_2_va_4_fu_296 <= src_kernel_win_2_va_11_fu_2023_p3;
        src_kernel_win_2_va_5_fu_300 <= src_kernel_win_2_va_4_fu_296;
        src_kernel_win_2_va_fu_280 <= src_kernel_win_2_va_9_fu_1987_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond462_i_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond462_i_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (((tmp_129_0_1_reg_2669 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (((tmp_1_reg_2665 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (((tmp_129_0_1_reg_2669 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (((tmp_1_reg_2665 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (((tmp_129_0_1_reg_2669 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1585)) begin
        if (((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1))) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (((tmp_1_reg_2665 == 1'd1) & (icmp_reg_2660 == 1'd0))) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op237_read_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state5 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op317_read_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op305_read_state5 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op391_read_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op382_read_state5 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_4_fu_625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond462_i_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_1019_p2 = ($signed(32'd4294967295) + $signed(t_V_4_reg_608));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op391_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op382_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op317_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op305_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op237_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op391_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op382_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op317_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op305_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op237_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op391_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op382_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op317_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op305_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op237_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state5 == 1'b1)))));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op391_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op382_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op317_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op305_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op237_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = (((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_2764_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1585 = ((or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_159 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_162 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_164 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_175 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_177 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_179 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_189 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_191 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_193 = (exitcond461_i_fu_992_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_216 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_219 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_222 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_230 = (ap_predicate_op230_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_235 = (ap_predicate_op235_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_238 = (ap_predicate_op238_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_296 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_299 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_302 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_306 = (ap_predicate_op306_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_308 = (ap_predicate_op308_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_310 = (ap_predicate_op310_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_315 = (ap_predicate_op315_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_316 = (ap_predicate_op316_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_318 = (ap_predicate_op318_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_373 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_376 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_379 = (exitcond461_i_reg_2707 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_383 = (ap_predicate_op383_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_385 = (ap_predicate_op385_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_387 = (ap_predicate_op387_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_389 = (ap_predicate_op389_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_390 = (ap_predicate_op390_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_392 = (ap_predicate_op392_store_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op225_read_state5 = ((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_store_state5 = ((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op235_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op237_read_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op305_read_state5 = ((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op306_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op308_store_state5 = ((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op310_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op315_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op316_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op317_read_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op318_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op382_read_state5 = ((or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op385_store_state5 = ((tmp_129_0_1_reg_2669 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op387_store_state5 = ((tmp_1_reg_2665 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (icmp_reg_2660 == 1'd0) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op389_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op390_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op391_read_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

always @ (*) begin
    ap_predicate_op392_store_state5 = ((tmp_8_reg_2651 == 1'd1) & (icmp_reg_2660 == 1'd1) & (or_cond_i499_i_reg_2716 == 1'd1) & (exitcond461_i_reg_2707 == 1'd0));
end

assign brmerge_fu_1103_p2 = (tmp_85_0_0_not_reg_2655 | tmp_15_fu_1039_p2);

assign col_assign_2_fu_1098_p2 = (tmp_6_fu_646_p2 - x_fu_1090_p3);

assign col_buf_0_val_0_0_fu_1168_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_19_fu_1157_p5);

assign col_buf_0_val_1_0_fu_1186_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_26_fu_1175_p5);

assign col_buf_0_val_2_0_fu_1204_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_27_fu_1193_p5);

assign col_buf_1_val_0_0_fu_1540_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_32_fu_1529_p5);

assign col_buf_1_val_1_0_fu_1558_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_37_fu_1547_p5);

assign col_buf_1_val_2_0_fu_1576_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_39_fu_1565_p5);

assign col_buf_2_val_0_0_fu_1903_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_44_fu_1892_p5);

assign col_buf_2_val_1_0_fu_1921_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_49_fu_1910_p5);

assign col_buf_2_val_2_0_fu_1939_p3 = ((brmerge_reg_2720[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_51_fu_1928_p5);

assign exitcond461_i_fu_992_p2 = ((t_V_4_reg_608 == tmp_s_fu_631_p2) ? 1'b1 : 1'b0);

assign exitcond462_i_fu_673_p2 = ((t_V_reg_597 == tmp_5_fu_636_p2) ? 1'b1 : 1'b0);

assign i_V_fu_678_p2 = (t_V_reg_597 + 32'd1);

assign icmp1_fu_1013_p2 = ((tmp_38_fu_1003_p4 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_fu_705_p2 = ((tmp_20_fu_695_p4 != 31'd0) ? 1'b1 : 1'b0);

assign j_V_fu_997_p2 = (t_V_4_reg_608 + 32'd1);

assign k_buf_0_val_3_address0 = tmp_18_fu_1108_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_2733;

assign k_buf_0_val_4_address0 = tmp_18_fu_1108_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_2752;

assign k_buf_0_val_5_address0 = tmp_18_fu_1108_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_2758;

assign k_buf_1_val_3_address0 = tmp_18_fu_1108_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_2768;

assign k_buf_1_val_4_address0 = tmp_18_fu_1108_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_2774;

assign k_buf_1_val_5_address0 = tmp_18_fu_1108_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_2780;

assign k_buf_2_val_3_address0 = tmp_18_fu_1108_p1;

assign k_buf_2_val_3_address1 = k_buf_2_val_3_addr_reg_2786;

assign k_buf_2_val_4_address0 = tmp_18_fu_1108_p1;

assign k_buf_2_val_4_address1 = k_buf_2_val_4_addr_reg_2792;

assign k_buf_2_val_5_address0 = tmp_18_fu_1108_p1;

assign k_buf_2_val_5_address1 = k_buf_2_val_5_addr_reg_2798;

assign not_i_i1_fu_1849_p2 = ((tmp_43_fu_1833_p4 != 3'd0) ? 1'b1 : 1'b0);

assign not_i_i2_fu_2203_p2 = ((tmp_55_fu_2187_p4 != 3'd0) ? 1'b1 : 1'b0);

assign not_i_i_fu_1477_p2 = ((tmp_31_fu_1461_p4 != 3'd0) ? 1'b1 : 1'b0);

assign or_cond_i499_i_fu_1044_p2 = (tmp_15_fu_1039_p2 & rev3_fu_1033_p2);

assign or_cond_i_fu_1125_p2 = (icmp_reg_2660 & icmp1_fu_1013_p2);

assign or_cond_i_i_0_1_fu_816_p2 = (tmp_155_0_1_fu_811_p2 & rev1_fu_805_p2);

assign or_cond_i_i_0_2_fu_879_p2 = (tmp_155_0_2_fu_874_p2 & rev2_fu_868_p2);

assign or_cond_i_i_fu_753_p2 = (tmp_12_fu_748_p2 & rev_fu_742_p2);

assign overflow_3_fu_1855_p2 = (tmp_i_i1_fu_1843_p2 & not_i_i1_fu_1849_p2);

assign overflow_4_fu_2209_p2 = (tmp_i_i2_fu_2197_p2 & not_i_i2_fu_2203_p2);

assign overflow_fu_1483_p2 = (tmp_i_i_fu_1471_p2 & not_i_i_fu_1477_p2);

assign p_Result_3_fu_1801_p3 = p_Val2_21_fu_1795_p2[32'd10];

assign p_Result_4_fu_2155_p3 = p_Val2_24_fu_2149_p2[32'd10];

assign p_Result_s_fu_1429_p3 = p_Val2_s_fu_1423_p2[32'd10];

assign p_Val2_19_fu_1455_p2 = (tmp24_fu_1437_p2 + tmp25_fu_1449_p2);

assign p_Val2_21_fu_1795_p2 = (tmp29_fu_1773_p2 + tmp30_fu_1789_p2);

assign p_Val2_22_fu_1827_p2 = (tmp32_fu_1809_p2 + tmp33_fu_1821_p2);

assign p_Val2_24_fu_2149_p2 = (tmp37_fu_2127_p2 + tmp38_fu_2143_p2);

assign p_Val2_25_fu_2181_p2 = (tmp40_fu_2163_p2 + tmp41_fu_2175_p2);

assign p_Val2_27_fu_1503_p3 = ((tmp_2_i_i_fu_1497_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_1489_p3 : p_Val2_19_fu_1455_p2);

assign p_Val2_28_fu_1875_p3 = ((tmp_2_i_i1_fu_1869_p2[0:0] === 1'b1) ? p_mux_i_i30_cast_fu_1861_p3 : p_Val2_22_fu_1827_p2);

assign p_Val2_29_fu_2229_p3 = ((tmp_2_i_i2_fu_2223_p2[0:0] === 1'b1) ? p_mux_i_i39_cast_fu_2215_p3 : p_Val2_25_fu_2181_p2);

assign p_Val2_s_fu_1423_p2 = (tmp21_fu_1401_p2 + tmp22_fu_1417_p2);

assign p_assign_1_fu_1058_p2 = (32'd1 - t_V_4_reg_608);

assign p_assign_2_fu_1077_p2 = (tmp_81_2_fu_667_p2 - p_p2_i501_i_fu_1064_p3);

assign p_assign_6_0_1_fu_791_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_597));

assign p_assign_6_0_2_fu_854_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_597));

assign p_assign_7_0_1_fu_830_p2 = (32'd2 - t_V_reg_597);

assign p_assign_7_0_2_fu_893_p2 = (32'd3 - t_V_reg_597);

assign p_assign_7_fu_767_p2 = (32'd1 - t_V_reg_597);

assign p_assign_8_0_1_fu_849_p2 = (tmp_7_fu_656_p2 - p_p2_i_i_0_1_fu_836_p3);

assign p_assign_8_0_2_fu_912_p2 = (tmp_7_fu_656_p2 - p_p2_i_i_0_2_fu_899_p3);

assign p_assign_8_fu_786_p2 = (tmp_7_fu_656_p2 - p_p2_i_i_fu_773_p3);

assign p_dst_data_stream_0_V_din = p_Val2_27_reg_2804;

assign p_dst_data_stream_1_V_din = p_Val2_28_reg_2809;

assign p_dst_data_stream_2_V_din = p_Val2_29_reg_2814;

assign p_mux_i_i30_cast_fu_1861_p3 = ((tmp_i_i1_fu_1843_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_mux_i_i39_cast_fu_2215_p3 = ((tmp_i_i2_fu_2197_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_mux_i_i_cast_fu_1489_p3 = ((tmp_i_i_fu_1471_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_neg466_i_fu_641_p2 = ($signed(32'd4294967295) + $signed(p_src_rows_V_read));

assign p_p2_i501_i_fu_1064_p3 = ((tmp_46_fu_1050_p3[0:0] === 1'b1) ? p_assign_1_fu_1058_p2 : ImagLoc_x_fu_1019_p2);

assign p_p2_i501_i_p_assign_2_fu_1082_p3 = ((tmp_16_fu_1072_p2[0:0] === 1'b1) ? p_p2_i501_i_fu_1064_p3 : p_assign_2_fu_1077_p2);

assign p_p2_i_i_0_1_fu_836_p3 = ((tmp_24_fu_822_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_830_p2 : p_assign_6_0_1_fu_791_p2);

assign p_p2_i_i_0_1_p_assign_fu_942_p3 = ((tmp_164_0_1_fu_844_p2[0:0] === 1'b1) ? p_p2_i_i_0_1_fu_836_p3 : p_assign_8_0_1_fu_849_p2);

assign p_p2_i_i_0_2_fu_899_p3 = ((tmp_33_fu_885_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_893_p2 : p_assign_6_0_2_fu_854_p2);

assign p_p2_i_i_0_2_p_assign_fu_967_p3 = ((tmp_164_0_2_fu_907_p2[0:0] === 1'b1) ? p_p2_i_i_0_2_fu_899_p3 : p_assign_8_0_2_fu_912_p2);

assign p_p2_i_i_0_p_assign_8_fu_917_p3 = ((tmp_14_fu_781_p2[0:0] === 1'b1) ? p_p2_i_i_fu_773_p3 : p_assign_8_fu_786_p2);

assign p_p2_i_i_fu_773_p3 = ((tmp_22_fu_759_p3[0:0] === 1'b1) ? p_assign_7_fu_767_p2 : tmp_11_fu_728_p2);

assign p_shl1_cast_fu_1711_p1 = p_shl1_fu_1703_p3;

assign p_shl1_fu_1703_p3 = {{src_kernel_win_1_va_3_fu_268}, {1'd0}};

assign p_shl2_cast_fu_2065_p1 = p_shl2_fu_2057_p3;

assign p_shl2_fu_2057_p3 = {{src_kernel_win_2_va_3_fu_292}, {1'd0}};

assign p_shl_cast_fu_1339_p1 = p_shl_fu_1331_p3;

assign p_shl_fu_1331_p3 = {{src_kernel_win_0_va_3_fu_244}, {1'd0}};

assign r_V_0_0_cast_fu_1313_p1 = src_kernel_win_0_va_5_fu_252;

assign r_V_0_2_cast_fu_1379_p1 = src_kernel_win_0_va_1_fu_236;

assign r_V_1_0_cast_fu_1685_p1 = src_kernel_win_1_va_5_fu_276;

assign r_V_1_2_cast_fu_1751_p1 = src_kernel_win_1_va_1_fu_260;

assign r_V_213_0_cast_fu_2039_p1 = src_kernel_win_2_va_5_fu_300;

assign r_V_213_2_cast_fu_2105_p1 = src_kernel_win_2_va_1_fu_284;

assign r_V_2_0_1_2_fu_1361_p3 = {{src_kernel_win_0_va_7_fu_1279_p3}, {1'd0}};

assign r_V_2_0_1_fu_1343_p2 = (10'd0 - p_shl_cast_fu_1339_p1);

assign r_V_2_0_2_fu_1383_p2 = (9'd0 - r_V_0_2_cast_fu_1379_p1);

assign r_V_2_1_1_2_fu_1733_p3 = {{src_kernel_win_1_va_7_fu_1651_p3}, {1'd0}};

assign r_V_2_1_1_fu_1715_p2 = (10'd0 - p_shl1_cast_fu_1711_p1);

assign r_V_2_1_2_fu_1755_p2 = (9'd0 - r_V_1_2_cast_fu_1751_p1);

assign r_V_2_2_1_2_fu_2087_p3 = {{src_kernel_win_2_va_10_fu_2005_p3}, {1'd0}};

assign r_V_2_2_1_fu_2069_p2 = (10'd0 - p_shl2_cast_fu_2065_p1);

assign r_V_2_2_2_fu_2109_p2 = (9'd0 - r_V_213_2_cast_fu_2105_p1);

assign rev1_fu_805_p2 = (tmp_23_fu_797_p3 ^ 1'd1);

assign rev2_fu_868_p2 = (tmp_25_fu_860_p3 ^ 1'd1);

assign rev3_fu_1033_p2 = (tmp_45_fu_1025_p3 ^ 1'd1);

assign rev_fu_742_p2 = (tmp_21_fu_734_p3 ^ 1'd1);

assign row_assign_9_0_1_fu_958_p2 = (p_neg466_i_fu_641_p2 - y_0_1_fu_950_p3);

assign row_assign_9_0_2_fu_983_p2 = (p_neg466_i_fu_641_p2 - y_0_2_fu_975_p3);

assign row_assign_9_fu_933_p2 = (p_neg466_i_fu_641_p2 - y_fu_925_p3);

assign src_kernel_win_0_va_6_fu_1261_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_28_fu_1250_p5 : col_buf_0_val_0_0_fu_1168_p3);

assign src_kernel_win_0_va_7_fu_1279_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_29_fu_1268_p5 : col_buf_0_val_1_0_fu_1186_p3);

assign src_kernel_win_0_va_8_fu_1297_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_30_fu_1286_p5 : col_buf_0_val_2_0_fu_1204_p3);

assign src_kernel_win_1_va_6_fu_1633_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_40_fu_1622_p5 : col_buf_1_val_0_0_fu_1540_p3);

assign src_kernel_win_1_va_7_fu_1651_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_41_fu_1640_p5 : col_buf_1_val_1_0_fu_1558_p3);

assign src_kernel_win_1_va_8_fu_1669_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_42_fu_1658_p5 : col_buf_1_val_2_0_fu_1576_p3);

assign src_kernel_win_2_va_10_fu_2005_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_53_fu_1994_p5 : col_buf_2_val_1_0_fu_1921_p3);

assign src_kernel_win_2_va_11_fu_2023_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_54_fu_2012_p5 : col_buf_2_val_2_0_fu_1939_p3);

assign src_kernel_win_2_va_9_fu_1987_p3 = ((tmp_10_reg_2673[0:0] === 1'b1) ? tmp_52_fu_1976_p5 : col_buf_2_val_0_0_fu_1903_p3);

assign sum_V_0_0_2_cast_cas_fu_1327_p1 = sum_V_0_0_2_fu_1321_p2;

assign sum_V_0_0_2_fu_1321_p2 = (tmp_171_0_0_2_cast_fu_1317_p1 - r_V_0_0_cast_fu_1313_p1);

assign sum_V_1_0_2_cast_cas_fu_1699_p1 = sum_V_1_0_2_fu_1693_p2;

assign sum_V_1_0_2_fu_1693_p2 = (tmp_171_1_0_2_cast_fu_1689_p1 - r_V_1_0_cast_fu_1685_p1);

assign sum_V_2_0_2_cast_cas_fu_2053_p1 = sum_V_2_0_2_fu_2047_p2;

assign sum_V_2_0_2_fu_2047_p2 = (tmp_171_2_0_2_cast_fu_2043_p1 - r_V_213_0_cast_fu_2039_p1);

assign tmp21_fu_1401_p2 = ($signed(tmp_171_0_2_cast_fu_1389_p1) + $signed(tmp_171_0_1_cast_fu_1349_p1));

assign tmp22_fu_1417_p2 = ($signed(tmp_171_0_1_cast_67_fu_1369_p1) + $signed(tmp23_cast_fu_1413_p1));

assign tmp23_cast_fu_1413_p1 = $signed(tmp23_fu_1407_p2);

assign tmp23_fu_1407_p2 = ($signed(tmp_171_0_2_2_cast_c_fu_1397_p1) + $signed(sum_V_0_0_2_cast_cas_fu_1327_p1));

assign tmp24_fu_1437_p2 = (tmp_58_fu_1357_p1 + tmp_57_fu_1353_p1);

assign tmp25_fu_1449_p2 = (tmp_59_fu_1373_p2 + tmp26_fu_1443_p2);

assign tmp26_fu_1443_p2 = (src_kernel_win_0_va_6_fu_1261_p3 + tmp_60_fu_1393_p1);

assign tmp29_fu_1773_p2 = ($signed(tmp_171_1_2_cast_fu_1761_p1) + $signed(tmp_171_1_1_cast_fu_1721_p1));

assign tmp30_fu_1789_p2 = ($signed(tmp_171_1_1_cast_68_fu_1741_p1) + $signed(tmp31_cast_fu_1785_p1));

assign tmp31_cast_fu_1785_p1 = $signed(tmp31_fu_1779_p2);

assign tmp31_fu_1779_p2 = ($signed(tmp_171_1_2_2_cast_c_fu_1769_p1) + $signed(sum_V_1_0_2_cast_cas_fu_1699_p1));

assign tmp32_fu_1809_p2 = (tmp_67_fu_1729_p1 + tmp_66_fu_1725_p1);

assign tmp33_fu_1821_p2 = (tmp_68_fu_1745_p2 + tmp34_fu_1815_p2);

assign tmp34_fu_1815_p2 = (src_kernel_win_1_va_6_fu_1633_p3 + tmp_69_fu_1765_p1);

assign tmp37_fu_2127_p2 = ($signed(tmp_171_2_2_cast_fu_2115_p1) + $signed(tmp_171_2_1_cast_fu_2075_p1));

assign tmp38_fu_2143_p2 = ($signed(tmp_171_2_1_cast_69_fu_2095_p1) + $signed(tmp39_cast_fu_2139_p1));

assign tmp39_cast_fu_2139_p1 = $signed(tmp39_fu_2133_p2);

assign tmp39_fu_2133_p2 = ($signed(tmp_171_2_2_2_cast_c_fu_2123_p1) + $signed(sum_V_2_0_2_cast_cas_fu_2053_p1));

assign tmp40_fu_2163_p2 = (tmp_75_fu_2083_p1 + tmp_74_fu_2079_p1);

assign tmp41_fu_2175_p2 = (tmp_76_fu_2099_p2 + tmp42_fu_2169_p2);

assign tmp42_fu_2169_p2 = (src_kernel_win_2_va_9_fu_1987_p3 + tmp_77_fu_2119_p1);

assign tmp_10_fu_723_p2 = ((t_V_reg_597 > p_src_rows_V_read) ? 1'b1 : 1'b0);

assign tmp_11_fu_728_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_597));

assign tmp_129_0_1_fu_717_p2 = ((t_V_reg_597 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_12_fu_748_p2 = (($signed(tmp_11_fu_728_p2) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_14_fu_781_p2 = (($signed(p_p2_i_i_fu_773_p3) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_155_0_1_fu_811_p2 = (($signed(p_assign_6_0_1_fu_791_p2) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_155_0_2_fu_874_p2 = (($signed(p_assign_6_0_2_fu_854_p2) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_15_fu_1039_p2 = (($signed(ImagLoc_x_fu_1019_p2) < $signed(p_src_cols_V_read)) ? 1'b1 : 1'b0);

assign tmp_164_0_1_fu_844_p2 = (($signed(p_p2_i_i_0_1_fu_836_p3) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_164_0_2_fu_907_p2 = (($signed(p_p2_i_i_0_2_fu_899_p3) < $signed(p_src_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_16_fu_1072_p2 = (($signed(p_p2_i501_i_fu_1064_p3) < $signed(p_src_cols_V_read)) ? 1'b1 : 1'b0);

assign tmp_171_0_0_2_cast_fu_1317_p1 = src_kernel_win_0_va_8_fu_1297_p3;

assign tmp_171_0_1_cast_67_fu_1369_p1 = r_V_2_0_1_2_fu_1361_p3;

assign tmp_171_0_1_cast_fu_1349_p1 = r_V_2_0_1_fu_1343_p2;

assign tmp_171_0_2_2_cast_c_fu_1397_p1 = src_kernel_win_0_va_6_fu_1261_p3;

assign tmp_171_0_2_cast_fu_1389_p1 = r_V_2_0_2_fu_1383_p2;

assign tmp_171_1_0_2_cast_fu_1689_p1 = src_kernel_win_1_va_8_fu_1669_p3;

assign tmp_171_1_1_cast_68_fu_1741_p1 = r_V_2_1_1_2_fu_1733_p3;

assign tmp_171_1_1_cast_fu_1721_p1 = r_V_2_1_1_fu_1715_p2;

assign tmp_171_1_2_2_cast_c_fu_1769_p1 = src_kernel_win_1_va_6_fu_1633_p3;

assign tmp_171_1_2_cast_fu_1761_p1 = r_V_2_1_2_fu_1755_p2;

assign tmp_171_2_0_2_cast_fu_2043_p1 = src_kernel_win_2_va_11_fu_2023_p3;

assign tmp_171_2_1_cast_69_fu_2095_p1 = r_V_2_2_1_2_fu_2087_p3;

assign tmp_171_2_1_cast_fu_2075_p1 = r_V_2_2_1_fu_2069_p2;

assign tmp_171_2_2_2_cast_c_fu_2123_p1 = src_kernel_win_2_va_9_fu_1987_p3;

assign tmp_171_2_2_cast_fu_2115_p1 = r_V_2_2_2_fu_2109_p2;

assign tmp_17_fu_662_p2 = p_src_cols_V_read << 32'd1;

assign tmp_18_fu_1108_p1 = x_fu_1090_p3;

assign tmp_1_fu_711_p2 = ((t_V_reg_597 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_20_fu_695_p4 = {{t_V_reg_597[31:1]}};

assign tmp_21_fu_734_p3 = tmp_11_fu_728_p2[32'd31];

assign tmp_22_fu_759_p3 = tmp_11_fu_728_p2[32'd31];

assign tmp_23_fu_797_p3 = p_assign_6_0_1_fu_791_p2[32'd31];

assign tmp_24_fu_822_p3 = p_assign_6_0_1_fu_791_p2[32'd31];

assign tmp_25_fu_860_p3 = p_assign_6_0_2_fu_854_p2[32'd31];

assign tmp_2_i_i1_fu_1869_p2 = (p_Result_3_fu_1801_p3 | overflow_3_fu_1855_p2);

assign tmp_2_i_i2_fu_2223_p2 = (p_Result_4_fu_2155_p3 | overflow_4_fu_2209_p2);

assign tmp_2_i_i_fu_1497_p2 = (p_Result_s_fu_1429_p3 | overflow_fu_1483_p2);

assign tmp_31_fu_1461_p4 = {{p_Val2_s_fu_1423_p2[10:8]}};

assign tmp_33_fu_885_p3 = p_assign_6_0_2_fu_854_p2[32'd31];

assign tmp_34_fu_938_p1 = row_assign_9_fu_933_p2[1:0];

assign tmp_35_fu_963_p1 = row_assign_9_0_1_fu_958_p2[1:0];

assign tmp_36_fu_988_p1 = row_assign_9_0_2_fu_983_p2[1:0];

assign tmp_38_fu_1003_p4 = {{t_V_4_reg_608[31:1]}};

assign tmp_3_fu_619_p2 = (tmp_2_reg_586 + 2'd1);

assign tmp_43_fu_1833_p4 = {{p_Val2_21_fu_1795_p2[10:8]}};

assign tmp_45_fu_1025_p3 = ImagLoc_x_fu_1019_p2[32'd31];

assign tmp_46_fu_1050_p3 = ImagLoc_x_fu_1019_p2[32'd31];

assign tmp_47_fu_1121_p1 = col_assign_2_fu_1098_p2[1:0];

assign tmp_4_fu_625_p2 = ((tmp_2_reg_586 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_55_fu_2187_p4 = {{p_Val2_24_fu_2149_p2[10:8]}};

assign tmp_57_fu_1353_p1 = sum_V_0_0_2_fu_1321_p2[7:0];

assign tmp_58_fu_1357_p1 = r_V_2_0_1_fu_1343_p2[7:0];

assign tmp_59_fu_1373_p2 = src_kernel_win_0_va_7_fu_1279_p3 << 8'd1;

assign tmp_5_fu_636_p2 = (32'd2 + p_src_rows_V_read);

assign tmp_60_fu_1393_p1 = r_V_2_0_2_fu_1383_p2[7:0];

assign tmp_66_fu_1725_p1 = sum_V_1_0_2_fu_1693_p2[7:0];

assign tmp_67_fu_1729_p1 = r_V_2_1_1_fu_1715_p2[7:0];

assign tmp_68_fu_1745_p2 = src_kernel_win_1_va_7_fu_1651_p3 << 8'd1;

assign tmp_69_fu_1765_p1 = r_V_2_1_2_fu_1755_p2[7:0];

assign tmp_6_fu_646_p2 = (32'd3 + p_src_cols_V_read);

assign tmp_74_fu_2079_p1 = sum_V_2_0_2_fu_2047_p2[7:0];

assign tmp_75_fu_2083_p1 = r_V_2_2_1_fu_2069_p2[7:0];

assign tmp_76_fu_2099_p2 = src_kernel_win_2_va_10_fu_2005_p3 << 8'd1;

assign tmp_77_fu_2119_p1 = r_V_2_2_2_fu_2109_p2[7:0];

assign tmp_7_fu_656_p2 = (32'd2 + tmp_fu_651_p2);

assign tmp_81_2_fu_667_p2 = ($signed(32'd4294967294) + $signed(tmp_17_fu_662_p2));

assign tmp_85_0_0_not_fu_689_p2 = (tmp_8_fu_684_p2 ^ 1'd1);

assign tmp_8_fu_684_p2 = ((t_V_reg_597 < p_src_rows_V_read) ? 1'b1 : 1'b0);

assign tmp_fu_651_p2 = p_src_rows_V_read << 32'd1;

assign tmp_i_i1_fu_1843_p2 = (p_Result_3_fu_1801_p3 ^ 1'd1);

assign tmp_i_i2_fu_2197_p2 = (p_Result_4_fu_2155_p3 ^ 1'd1);

assign tmp_i_i_fu_1471_p2 = (p_Result_s_fu_1429_p3 ^ 1'd1);

assign tmp_s_fu_631_p2 = (32'd2 + p_src_cols_V_read);

assign x_fu_1090_p3 = ((or_cond_i499_i_fu_1044_p2[0:0] === 1'b1) ? ImagLoc_x_fu_1019_p2 : p_p2_i501_i_p_assign_2_fu_1082_p3);

assign y_0_1_fu_950_p3 = ((or_cond_i_i_0_1_fu_816_p2[0:0] === 1'b1) ? p_assign_6_0_1_fu_791_p2 : p_p2_i_i_0_1_p_assign_fu_942_p3);

assign y_0_2_fu_975_p3 = ((or_cond_i_i_0_2_fu_879_p2[0:0] === 1'b1) ? p_assign_6_0_2_fu_854_p2 : p_p2_i_i_0_2_p_assign_fu_967_p3);

assign y_fu_925_p3 = ((or_cond_i_i_fu_753_p2[0:0] === 1'b1) ? tmp_11_fu_728_p2 : p_p2_i_i_0_p_assign_8_fu_917_p3);

endmodule //Filter2D
