Adding the Verilog Files. The Testbench and Verilog_Design_Module Folder creation. 
