#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  1 12:23:38 2021
# Process ID: 26012
# Current directory: /home/jrmerkel/Documents/Cpre482/CPRE482X
# Command line: vivado
# Log file: /home/jrmerkel/Documents/Cpre482/CPRE482X/vivado.log
# Journal file: /home/jrmerkel/Documents/Cpre482/CPRE482X/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/vivado/tc_staged_mac_ip.tcl
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "tc_staged_mac"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "tc_staged_mac_ip.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/tc_staged_mac"]"
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7234.789 ; gain = 24.969 ; free physical = 154 ; free virtual = 20115
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "em.avnet.com:zed:part0:1.4" -objects $obj
# set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../../../cpre480/MP-1/hw/board"]" -objects $obj
WARNING: [Vivado 12-9135] Ignoring repo path (/home/cpre480/MP-1/hw/board) because it contains no board files
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "C:/Xilinx/Vivado/Modelsim_libs" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "zed" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "target_language" -value "VHDL" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# if { $obj != {} } {
#    set_property "ip_repo_paths" "[file normalize "$origin_dir/../"]" $obj
# 
#    # Rebuild user ip_repo's index before adding any source files
#    update_ip_catalog -rebuild
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrmerkel/Documents/Cpre482'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jrmerkel/Documents/Cpre482' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac'.)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/../hdl/staged_mac_template.vhd"] \
#  [file normalize "${origin_dir}/../component.xml"] \
# ]
# add_files -norecurse -fileset $obj $files
ERROR: [Vivado 12-172] File or Directory '/home/jrmerkel/Documents/Cpre482/hdl/staged_mac_template.vhd' does not exist
add_files -norecurse /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd
update_compile_order -fileset sources_1
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd:116]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit staged_mac in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl" line 1)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd:116]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit staged_mac in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.staged_mac
Built simulation snapshot staged_mac_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/xsim.dir/staged_mac_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  1 12:54:54 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7504.207 ; gain = 124.828 ; free physical = 280 ; free virtual = 19619
# add_force {/staged_mac/ACLK} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/ARESETN} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/ARESETN} -radix hex {1 0ns}
# for {set i 0} {$i < 10} {incr i} {
# 
#     add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# 
#     add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}   
#     run 100ns 
# 
# }
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
force25
add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.staged_mac
Built simulation snapshot staged_mac_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7517.078 ; gain = 12.871 ; free physical = 293 ; free virtual = 19538
# add_force {/staged_mac/ACLK} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/ARESETN} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/ARESETN} -radix hex {1 0ns}
# for {set i 0} {$i < 10} {incr i} {
# 
#     add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# 
#     add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}   
#     run 100ns 
# 
# }
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# run 100ns
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {00000000000000F0 0ns} 
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
force57
close_sim
INFO: [Simtcl 6-16] Simulation closed
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
# add_force {/staged_mac/ACLK} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/ARESETN} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/ARESETN} -radix hex {1 0ns}
# for {set i 0} {$i < 10} {incr i} {
# 
#     add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# 
#     add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}   
#     run 100ns 
# 
# }
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# run 100ns
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {00000000000000F0 0ns} 
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
force87
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:staged_mac' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.staged_mac
Built simulation snapshot staged_mac_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
# add_force {/staged_mac/ACLK} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/ARESETN} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/ARESETN} -radix hex {1 0ns}
# for {set i 0} {$i < 10} {incr i} {
# 
#     add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# 
#     add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}   
#     run 100ns 
# 
# }
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# run 100ns
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {00000000000000F0 0ns} 
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
force118
run 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
source /home/jrmerkel/Documents/Cpre482/CPRE482X/cpre482x-lab3/hw/Mac/hdl/sim.tcl
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto cffdb5cc151a47b4a98ad6f45909676a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
# add_force {/staged_mac/ACLK} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/ARESETN} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/ARESETN} -radix hex {1 0ns}
# for {set i 0} {$i < 10} {incr i} {
# 
#     add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# 
#     add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}   
#     run 100ns 
# 
# }
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# run 100ns
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {00000000000000F0 0ns} 
# run 300ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0001FFFF0000FF00 0ns} 
# run 1000ns
launch_runs synth_1 -jobs 4
[Mon Nov  1 13:56:56 2021] Launched synth_1...
Run output will be captured here: /home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  1 13:57:59 2021] Launched impl_1...
Run output will be captured here: /home/jrmerkel/Documents/Cpre482/CPRE482X/tc_staged_mac/tc_staged_mac.runs/impl_1/runme.log
