<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/timing_controller/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs"
-- (VERI-1482) Analyzing Verilog file C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v
-- (VERI-1482) Analyzing Verilog file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(46,10-46,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(327,10-327,59) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(48,10-48,21) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/pmi_def.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(50,10-50,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(51,10-51,55) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(52,10-52,57) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(47,10-47,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(53,10-53,55) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(54,10-54,57) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(55,10-55,52) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_idec.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(56,10-56,51) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_alu.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(57,10-57,52) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(81,4-81,47) WARNING: (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(82,4-82,47) WARNING: (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(83,4-83,47) WARNING: (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_include_all.v(58,10-58,51) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v(111,4-111,90) WARNING: (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v(112,4-112,96) WARNING: (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(328,10-328,49) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(76,10-76,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(205,6-212,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(215,9-222,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(226,9-233,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(237,9-244,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(250,6-257,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(260,9-267,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(271,9-278,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(282,9-289,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(301,6-308,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(311,9-318,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(322,9-329,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(333,9-340,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(343,6-350,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(353,9-360,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(364,9-371,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(375,9-382,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(388,6-395,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(398,9-405,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(409,9-416,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(420,9-427,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(430,6-437,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(440,9-447,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(451,9-458,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(462,9-469,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1021,6-1028,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1031,9-1038,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1042,9-1049,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1053,9-1060,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1064,6-1071,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1074,9-1081,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1085,9-1092,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1096,9-1103,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1110,6-1117,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1120,9-1127,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1131,9-1138,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1142,9-1149,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1153,6-1160,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1163,9-1170,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1174,9-1181,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1185,9-1192,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1213,6-1222,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1225,9-1234,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1238,9-1247,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1251,9-1260,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1268,6-1277,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1280,9-1289,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1293,9-1302,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1306,9-1315,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1337,13-1357,18) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1361,16-1381,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1386,16-1406,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1411,16-1431,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1438,13-1458,18) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1462,16-1482,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1487,16-1507,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1512,16-1532,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1549,6-1558,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1561,9-1570,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1574,9-1583,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1587,9-1596,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1604,6-1613,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1616,9-1625,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1629,9-1638,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1642,9-1651,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1673,6-1693,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1696,9-1716,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1720,9-1740,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1744,9-1764,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1771,6-1791,11) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1794,9-1814,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1818,9-1838,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(1842,9-1862,7) WARNING: (VERI-1212) block identifier is required on this block
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(173,4-173,23) WARNING: (VERI-1199) parameter declaration becomes local in gpio with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(329,10-329,49) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(62,10-62,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(84,4-84,23) WARNING: (VERI-1199) parameter declaration becomes local in TRI_PIO with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(330,10-330,59) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(124,10-124,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(125,10-125,21) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(319,10-319,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(320,10-320,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txcver_fifo.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txcver_fifo.v(51,10-51,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(510,4-510,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(511,4-511,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(512,4-512,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(513,4-513,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(514,4-514,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(515,4-515,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(516,4-516,30) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(819,4-819,29) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(820,4-820,29) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(821,4-821,29) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(822,4-822,29) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(823,4-823,29) WARNING: (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(126,10-126,20) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(92,10-92,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(93,10-93,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver_fifo.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver_fifo.v(52,10-52,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(172,4-172,31) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(173,4-173,31) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(174,4-174,31) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(175,4-175,31) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(176,4-176,33) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(179,4-179,46) WARNING: (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(127,10-127,20) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(102,10-102,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(164,3-164,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(165,3-165,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(166,3-166,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(167,3-167,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(168,3-168,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(169,3-169,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(170,3-170,35) WARNING: (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(331,10-331,69) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/slave_passthru.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/slave_passthru.v(51,10-51,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(332,10-332,63) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/passthru.v
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/passthru.v(51,10-51,25) INFO: (VERI-1328) analyzing included file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/system_conf.v
-- (VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.1_x64/cae_library/synthesis/vhdl/machxo2.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
-- (VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(7,13-7,23) WARNING: (VHDL-1240) 'components' is not compiled in library lattice
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(12,8-12,29) INFO: (VHDL-1012) analyzing entity timing_controller_top
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(23,14-23,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(11,8-11,15) INFO: (VHDL-1012) analyzing entity datarom
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(19,14-19,22) INFO: (VHDL-1010) analyzing architecture behavior
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(11,8-11,15) INFO: (VHDL-1012) analyzing entity instrom
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(19,14-19,22) INFO: (VHDL-1010) analyzing architecture behavior
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(47,8-47,23) INFO: (VHDL-1012) analyzing entity ucontrolroicclk
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(56,14-56,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(6,8-6,19) INFO: (VHDL-1012) analyzing entity led_blinker
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(14,14-14,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(5,8-5,23) INFO: (VHDL-1012) analyzing entity reset_generator
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(12,14-12,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(6,8-6,23) INFO: (VHDL-1012) analyzing entity video_generator
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(16,14-16,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1012) analyzing entity edgedetect
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(16,14-16,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(6,8-6,25) INFO: (VHDL-1012) analyzing entity dual_edge_counter
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(13,14-13,24) INFO: (VHDL-1010) analyzing architecture structural
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(6,8-6,31) INFO: (VHDL-1012) analyzing entity wb_to_timing_controller
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(30,14-30,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(29,8-29,17) INFO: (VHDL-1012) analyzing entity linedelay
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(39,14-39,24) INFO: (VHDL-1010) analyzing architecture behavioral
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(12,8-12,29) INFO: (VHDL-1067) elaborating timing_controller_top(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(5,8-5,23) INFO: (VHDL-1067) elaborating reset_generator_uniq_0(behavioral)
-- (VHDL-1493) Restoring VHDL parse-tree vl.vl_types from C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/vl/vl_types.vdb
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(199,2-207,4) INFO: (VHDL-1399) going to verilog side to elaborate module OSCH
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1793,8-1793,12) INFO: (VERI-1018) compiling module OSCH_uniq_1
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1793,1-1798,10) INFO: (VERI-9000) elaborating module 'OSCH_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(199,2-207,4) INFO: (VHDL-1400) back to vhdl to continue elaboration
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(209,2-220,6) INFO: (VHDL-1399) going to verilog side to elaborate module CLKDIVC
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1512,8-1512,15) INFO: (VERI-1018) compiling module CLKDIVC_uniq_1
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1512,1-1518,10) INFO: (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(209,2-220,6) INFO: (VHDL-1400) back to vhdl to continue elaboration
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(6,8-6,23) INFO: (VHDL-1067) elaborating video_generator_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_1(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(6,8-6,25) INFO: (VHDL-1067) elaborating dual_edge_counter_uniq_0(Structural)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(6,8-6,19) INFO: (VHDL-1067) elaborating led_blinker_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(238,2-261,6) INFO: (VHDL-1399) going to verilog side to elaborate module timing_controller
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(335,8-335,25) INFO: (VERI-1018) compiling module timing_controller_uniq_1
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(335,1-713,10) INFO: (VERI-9000) elaborating module 'timing_controller_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(48,1-325,10) INFO: (VERI-9000) elaborating module 'arbiter2_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1123,10) INFO: (VERI-9000) elaborating module 'lm8_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(77,1-1884,10) INFO: (VERI-9000) elaborating module 'gpio_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) INFO: (VERI-9000) elaborating module 'uart_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/slave_passthru.v(52,1-139,10) INFO: (VERI-9000) elaborating module 'slave_passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-525,10) INFO: (VERI-9000) elaborating module 'lm8_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) INFO: (VERI-9000) elaborating module 'intface_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) INFO: (VERI-9000) elaborating module 'rxcver_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) INFO: (VERI-9000) elaborating module 'txmitt_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/passthru.v(52,1-119,10) INFO: (VERI-9000) elaborating module 'passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) INFO: (VERI-9000) elaborating module 'lm8_idec_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) INFO: (VERI-9000) elaborating module 'lm8_alu_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-492,10) INFO: (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) INFO: (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) INFO: (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(335,1-713,10) INFO: (VERI-9000) elaborating module 'timing_controller_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(48,1-325,10) INFO: (VERI-9000) elaborating module 'arbiter2_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1123,10) INFO: (VERI-9000) elaborating module 'lm8_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(77,1-1884,10) INFO: (VERI-9000) elaborating module 'gpio_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) INFO: (VERI-9000) elaborating module 'uart_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/slave_passthru.v(52,1-139,10) INFO: (VERI-9000) elaborating module 'slave_passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-525,10) INFO: (VERI-9000) elaborating module 'lm8_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) INFO: (VERI-9000) elaborating module 'intface_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) INFO: (VERI-9000) elaborating module 'rxcver_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) INFO: (VERI-9000) elaborating module 'txmitt_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/passthru.v(52,1-119,10) INFO: (VERI-9000) elaborating module 'passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_2'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_3'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_4'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) INFO: (VERI-9000) elaborating module 'lm8_idec_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) INFO: (VERI-9000) elaborating module 'lm8_alu_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-492,10) INFO: (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) INFO: (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) INFO: (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_1'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_2'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_3'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_4'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(238,2-261,6) INFO: (VHDL-1400) back to vhdl to continue elaboration
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(6,8-6,31) INFO: (VHDL-1067) elaborating wb_to_timing_controller_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(47,8-47,23) INFO: (VHDL-1067) elaborating uControlRoicClk_uniq_0(Behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(11,8-11,15) INFO: (VHDL-1067) elaborating datarom_uniq_0(behavior)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(11,8-11,15) INFO: (VHDL-1067) elaborating instrom_uniq_0(behavior)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(29,8-29,17) INFO: (VHDL-1067) elaborating lineDelay_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_2(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(29,8-29,17) INFO: (VHDL-1067) elaborating lineDelay_uniq_1(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_3(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(29,8-29,17) INFO: (VHDL-1067) elaborating lineDelay_uniq_2(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_4(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd(29,8-29,17) INFO: (VHDL-1067) elaborating lineDelay_uniq_3(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_5(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(277,1-282,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(283,1-288,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(289,1-294,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(295,1-300,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(301,1-306,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(307,1-312,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(313,1-318,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(319,1-324,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1793,1-1798,10) INFO: (VERI-9000) elaborating module 'OSCH_uniq_1'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(1512,1-1518,10) INFO: (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(335,1-713,10) INFO: (VERI-9000) elaborating module 'timing_controller_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(48,1-325,10) INFO: (VERI-9000) elaborating module 'arbiter2_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1123,10) INFO: (VERI-9000) elaborating module 'lm8_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/gpio.v(77,1-1884,10) INFO: (VERI-9000) elaborating module 'gpio_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) INFO: (VERI-9000) elaborating module 'uart_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/slave_passthru.v(52,1-139,10) INFO: (VERI-9000) elaborating module 'slave_passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-525,10) INFO: (VERI-9000) elaborating module 'lm8_core_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) INFO: (VERI-9000) elaborating module 'intface_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) INFO: (VERI-9000) elaborating module 'rxcver_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) INFO: (VERI-9000) elaborating module 'txmitt_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/slave_passthru/rtl/verilog/passthru.v(52,1-119,10) INFO: (VERI-9000) elaborating module 'passthru_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_2'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_3'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/gpio/rtl/verilog/tpio.v(63,1-186,10) INFO: (VERI-9000) elaborating module 'TRI_PIO_uniq_4'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) INFO: (VERI-9000) elaborating module 'lm8_idec_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) INFO: (VERI-9000) elaborating module 'lm8_alu_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-492,10) INFO: (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) INFO: (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) INFO: (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_1'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_2'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_3'
C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v(82,1-87,10) INFO: (VERI-9000) elaborating module 'BB_uniq_4'
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(586,1-619,35) WARNING: (VERI-1453) port PIO_IN is not connected to this instance
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v(695,1-695,35) WARNING: (VERI-1330) actual bit length 4 differs from formal bit length 1 for port slv_sel
Design load finished with (0) errors, and (115) warnings.

</PRE></BODY></HTML>