Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Feb 24 13:05:09 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.494        0.000                      0                  189        0.185        0.000                      0                  189        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.494        0.000                      0                  189        0.185        0.000                      0                  189        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.580ns (10.603%)  route 4.890ns (89.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.691     5.293    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/Q
                         net (fo=130, routed)         4.890    10.640    boothMultiplier/operationUnit/registerAQ/outputProduct[3]
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.124    10.764 r  boothMultiplier/operationUnit/registerAQ/internalValue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.764    boothMultiplier/operationUnit/registerAQ/p_2_in[3]
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.581    15.003    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)        0.031    15.258    boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.746%)  route 3.853ns (80.254%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[29]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.746%)  route 3.853ns (80.254%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[30]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.746%)  route 3.853ns (80.254%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[31]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.747%)  route 3.853ns (80.253%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.747%)  route 3.853ns (80.253%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[26]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.747%)  route 3.853ns (80.253%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[27]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.948ns (19.747%)  route 3.853ns (80.253%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154    10.111    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585    15.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  multiplyDebouncer/deb.count_reg[28]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_R)       -0.632    14.616    multiplyDebouncer/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.948ns (20.349%)  route 3.711ns (79.651%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.012     9.969    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  multiplyDebouncer/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.586    15.008    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  multiplyDebouncer/deb.count_reg[21]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.948ns (20.349%)  route 3.711ns (79.651%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  multiplyDebouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.886     6.652    multiplyDebouncer/deb.count_reg_n_0_[7]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.592     7.369    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.813     8.306    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.408     8.837    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.120     8.957 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.012     9.969    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  multiplyDebouncer/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.586    15.008    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  multiplyDebouncer/deb.count_reg[22]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.509    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/Q
                         net (fo=1, routed)           0.059     1.717    boothMultiplier/controlUnit/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X2Y119         LUT2 (Prop_lut2_I0_O)        0.098     1.815 r  boothMultiplier/controlUnit/FSM_onehot_currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    boothMultiplier/controlUnit/FSM_onehot_currentState[3]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.026    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120     1.629    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.597     1.516    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.069     1.714    multiplyDebouncer/BTN_state[1]
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.099     1.813 r  multiplyDebouncer/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    multiplyDebouncer/BTN_state__0[0]
    SLICE_X5Y106         FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     2.033    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.092     1.608    multiplyDebouncer/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.205%)  route 0.107ns (33.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.511    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/Q
                         net (fo=37, routed)          0.107     1.782    boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0_2[0]
    SLICE_X3Y117         LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  boothMultiplier/operationUnit/registerAQ/internalValue[7]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.827    boothMultiplier/operationUnit/registerAQ/internalValue[7]_rep_i_1_n_0
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.863     2.028    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]_rep/C
                         clock pessimism             -0.503     1.524    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     1.616    boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.582%)  route 0.110ns (34.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.511    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/Q
                         net (fo=37, routed)          0.110     1.785    boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0_2[0]
    SLICE_X3Y117         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  boothMultiplier/operationUnit/registerAQ/internalValue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    boothMultiplier/operationUnit/registerAQ/p_2_in[8]
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.863     2.028    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[8]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     1.616    boothMultiplier/operationUnit/registerAQ/internalValue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.949%)  route 0.165ns (47.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.597     1.516    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.823    multiplyDebouncer/count
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  multiplyDebouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    multiplyDebouncer/deb.count[0]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  multiplyDebouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     2.033    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  multiplyDebouncer/deb.count_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.120     1.652    multiplyDebouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.249ns (69.391%)  route 0.110ns (30.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.509    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.110     1.767    boothMultiplier/operationUnit/Counter/innerCount_reg[0]_0[0]
    SLICE_X2Y119         LUT4 (Prop_lut4_I0_O)        0.101     1.868 r  boothMultiplier/operationUnit/Counter/FSM_onehot_currentState[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    boothMultiplier/controlUnit/D[2]
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.026    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131     1.640    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.828%)  route 0.130ns (44.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.509    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/Q
                         net (fo=19, routed)          0.130     1.803    boothMultiplier/controlUnit/Q[2]
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.026    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.064     1.573    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.118%)  route 0.105ns (29.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.508    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/Q
                         net (fo=133, routed)         0.105     1.761    boothMultiplier/operationUnit/registerAQ/outputProduct[5]
    SLICE_X2Y120         LUT5 (Prop_lut5_I3_O)        0.098     1.859 r  boothMultiplier/operationUnit/registerAQ/internalValue[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.859    boothMultiplier/operationUnit/registerAQ/internalValue[6]_rep__0_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.025    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120     1.628    boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/Counter/innerCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.900%)  route 0.113ns (31.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.509    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/Q
                         net (fo=4, routed)           0.113     1.771    boothMultiplier/operationUnit/Counter/innerCount_reg[0]_0[1]
    SLICE_X2Y119         LUT4 (Prop_lut4_I2_O)        0.103     1.874 r  boothMultiplier/operationUnit/Counter/innerCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    boothMultiplier/operationUnit/Counter/innerCount[2]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/operationUnit/Counter/innerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.026    boothMultiplier/operationUnit/Counter/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/operationUnit/Counter/innerCount_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131     1.640    boothMultiplier/operationUnit/Counter/innerCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.246ns (69.133%)  route 0.110ns (30.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.509    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.110     1.767    boothMultiplier/operationUnit/Counter/innerCount_reg[0]_0[0]
    SLICE_X2Y119         LUT4 (Prop_lut4_I0_O)        0.098     1.865 r  boothMultiplier/operationUnit/Counter/FSM_onehot_currentState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    boothMultiplier/controlUnit/D[1]
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.026    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121     1.630    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/operationUnit/Counter/innerCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    boothMultiplier/operationUnit/Counter/innerCount_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.171ns  (logic 5.931ns (30.938%)  route 13.240ns (69.062%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 f  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 f  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.980    11.811    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.153    11.964 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.422    15.387    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    19.171 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.171    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.028ns  (logic 5.679ns (29.845%)  route 13.349ns (70.155%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 r  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 r  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 f  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.980    11.811    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.124    11.935 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.532    15.467    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    19.028 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.028    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.025ns  (logic 5.674ns (29.821%)  route 13.352ns (70.179%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 f  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 f  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.585    11.416    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.124    11.540 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.929    15.470    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.025 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.025    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.463ns  (logic 5.869ns (31.786%)  route 12.594ns (68.214%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 r  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 r  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 f  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.596    11.427    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.117    11.544 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.161    14.705    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    18.463 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.463    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.975ns  (logic 5.655ns (31.462%)  route 12.320ns (68.538%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 f  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 f  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.999    11.830    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.124    11.954 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.483    14.438    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.975 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.975    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 5.807ns (33.163%)  route 11.704ns (66.837%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 f  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 f  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.585    11.416    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.116    11.532 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.281    13.814    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    17.511 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.511    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.778ns  (logic 5.668ns (33.784%)  route 11.110ns (66.216%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          5.671     6.653    encoderOperand1/switch_IBUF[0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  encoderOperand1/cathodes_OBUF[6]_inst_i_275/O
                         net (fo=4, routed)           0.967     7.744    encoderOperand1/cathodes_OBUF[6]_inst_i_275_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  encoderOperand1/cathodes_OBUF[6]_inst_i_218/O
                         net (fo=1, routed)           0.000     7.868    encoderOperand1/cathodes_OBUF[6]_inst_i_218_n_0
    SLICE_X0Y114         MUXF7 (Prop_muxf7_I1_O)      0.217     8.085 f  encoderOperand1/cathodes_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.441     8.526    display/counter_instance/cathodes_OBUF[6]_inst_i_19_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.299     8.825 f  display/counter_instance/cathodes_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.787     9.612    display/counter_instance/cathodes_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  display/counter_instance/cathodes_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.971    10.707    display/counter_instance/cathodes_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.596    11.427    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.124    11.551 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676    13.228    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.778 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.778    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.631ns (52.335%)  route 1.486ns (47.665%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[0]_inst/O
                         net (fo=14, routed)          0.712     0.957    boothMultiplier/operationUnit/registerAQ/switch_IBUF[0]
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.002 f  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.221     1.223    display/counter_instance/cathodes_OBUF[1]_inst_i_1_7
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.228     1.496    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.045     1.541 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.866    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.117 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.117    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.644ns (48.625%)  route 1.737ns (51.375%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[0]_inst/O
                         net (fo=14, routed)          0.712     0.957    boothMultiplier/operationUnit/registerAQ/switch_IBUF[0]
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.002 f  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.221     1.223    display/counter_instance/cathodes_OBUF[1]_inst_i_1_7
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.224     1.492    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.048     1.540 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.120    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.260     3.380 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.380    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.649ns (46.512%)  route 1.896ns (53.488%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=23, routed)          0.793     1.069    boothMultiplier/operationUnit/registerAQ/switch_IBUF[1]
    SLICE_X3Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.114 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.239     1.352    display/counter_instance/cathodes_OBUF[1]_inst_i_1_5
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.045     1.397 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.196     1.593    display/counter_instance/cathodes_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.045     1.638 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.306    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.545 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.545    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.843ns  (logic 1.691ns (43.996%)  route 2.152ns (56.004%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=14, routed)          0.712     0.957    boothMultiplier/operationUnit/registerAQ/switch_IBUF[0]
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.002 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.221     1.223    display/counter_instance/cathodes_OBUF[1]_inst_i_1_7
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.268 f  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.228     1.496    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.048     1.544 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.992     2.536    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.307     3.843 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.843    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.039ns  (logic 1.672ns (41.392%)  route 2.367ns (58.608%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=23, routed)          0.793     1.069    boothMultiplier/operationUnit/registerAQ/switch_IBUF[1]
    SLICE_X3Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.114 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.239     1.352    display/counter_instance/cathodes_OBUF[1]_inst_i_1_5
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.045     1.397 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.212     1.609    display/counter_instance/cathodes_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.045     1.654 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.124     2.778    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.039 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.039    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.061ns  (logic 1.760ns (43.339%)  route 2.301ns (56.661%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=23, routed)          0.793     1.069    boothMultiplier/operationUnit/registerAQ/switch_IBUF[1]
    SLICE_X3Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.114 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.239     1.352    display/counter_instance/cathodes_OBUF[1]_inst_i_1_5
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.045     1.397 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.212     1.609    display/counter_instance/cathodes_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.049     1.658 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.057     2.715    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.345     4.061 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.061    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.087ns  (logic 1.637ns (40.040%)  route 2.451ns (59.960%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[0]_inst/O
                         net (fo=14, routed)          0.712     0.957    boothMultiplier/operationUnit/registerAQ/switch_IBUF[0]
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.002 f  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.221     1.223    display/counter_instance/cathodes_OBUF[1]_inst_i_1_7
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.224     1.492    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.045     1.537 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.294     2.831    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.087 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.087    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.345ns  (logic 5.501ns (24.620%)  route 16.844ns (75.380%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.812    20.033    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.124    20.157 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.929    24.086    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    27.641 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.641    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.098ns  (logic 5.759ns (26.062%)  route 16.339ns (73.938%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.814    20.035    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.153    20.188 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.422    23.610    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    27.394 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.394    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.955ns  (logic 5.507ns (25.082%)  route 16.448ns (74.918%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.814    20.035    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.124    20.159 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.532    23.690    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    27.251 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.251    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.872ns  (logic 5.730ns (26.196%)  route 16.142ns (73.804%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.879    20.100    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.150    20.250 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.161    23.410    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    27.168 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.168    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.897ns  (logic 5.483ns (26.240%)  route 15.414ns (73.760%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828    20.049    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.124    20.173 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.483    22.656    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    26.193 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.193    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.865ns  (logic 5.669ns (27.171%)  route 15.196ns (72.829%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.812    20.033    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.150    20.183 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.281    22.464    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    26.161 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.161    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.154ns  (logic 5.496ns (27.271%)  route 14.658ns (72.729%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694     5.296    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]_rep__0/Q
                         net (fo=153, routed)         4.709    10.462    encoderResult/cathodes_OBUF[6]_inst_i_542_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I3_O)        0.124    10.586 r  encoderResult/cathodes_OBUF[6]_inst_i_251/O
                         net (fo=10, routed)          2.410    12.995    encoderResult/cathodes_OBUF[6]_inst_i_251_n_0
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.119 r  encoderResult/cathodes_OBUF[6]_inst_i_693/O
                         net (fo=2, routed)           0.691    13.810    encoderResult/cathodes_OBUF[6]_inst_i_693_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  encoderResult/cathodes_OBUF[6]_inst_i_481/O
                         net (fo=1, routed)           0.942    14.876    encoderResult/cathodes_OBUF[6]_inst_i_481_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  encoderResult/cathodes_OBUF[6]_inst_i_301/O
                         net (fo=4, routed)           1.223    16.223    encoderResult/cathodes_OBUF[6]_inst_i_301_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  encoderResult/cathodes_OBUF[6]_inst_i_181/O
                         net (fo=1, routed)           0.000    16.347    encoderResult/cathodes_OBUF[6]_inst_i_181_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  encoderResult/cathodes_OBUF[6]_inst_i_94/O
                         net (fo=1, routed)           0.000    16.559    encoderResult/cathodes_OBUF[6]_inst_i_94_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  encoderResult/cathodes_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           1.268    17.921    boothMultiplier/operationUnit/registerAQ/displayResult[3]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.316    18.237 r  boothMultiplier/operationUnit/registerAQ/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.859    19.097    display/counter_instance/cathodes_OBUF[1]_inst_i_1_3
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    19.221 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.879    20.100    display/counter_instance/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.124    20.224 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676    21.900    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    25.450 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.450    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.487ns  (logic 4.330ns (41.286%)  route 6.157ns (58.714%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.701     5.303    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          1.941     7.701    display/counter_instance/innerCount_reg[0]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.153     7.854 r  display/counter_instance/anodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.216    12.070    anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    15.790 r  anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.790    anodes[6]
    K2                                                                r  anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.367ns (41.756%)  route 6.092ns (58.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.701     5.303    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 f  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          2.316     8.075    display/counter_instance/innerCount_reg[0]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.150     8.225 r  display/counter_instance/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.776    12.001    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    15.763 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.763    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 4.154ns (40.700%)  route 6.053ns (59.300%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.701     5.303    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          2.316     8.075    display/counter_instance/innerCount_reg[0]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.124     8.199 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.737    11.936    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.511 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.511    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.508ns (75.611%)  route 0.486ns (24.389%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.512    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          0.134     1.787    display/counter_instance/innerCount_reg[0]_0
    SLICE_X2Y116         LUT3 (Prop_lut3_I2_O)        0.048     1.835 r  display/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.188    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     3.507 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.507    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.422ns (67.629%)  route 0.681ns (32.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.515    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=26, routed)          0.260     1.916    display/counter_instance/innerCount_reg[1]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.045     1.961 r  display/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.382    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.619 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.619    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.487ns (68.528%)  route 0.683ns (31.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.515    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=26, routed)          0.260     1.916    display/counter_instance/innerCount_reg[1]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.048     1.964 r  display/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.387    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.686 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.686    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.527ns (66.464%)  route 0.770ns (33.536%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.512    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          0.134     1.787    display/counter_instance/innerCount_reg[0]_0
    SLICE_X2Y116         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  display/counter_instance/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.091     1.923    display/counter_instance/cathodes_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     2.188    display/counter_instance/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     2.233 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.559    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.810 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.810    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.542ns (61.230%)  route 0.976ns (38.770%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.515    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/counter_instance/innerCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 f  display/counter_instance/innerCount_reg[2]/Q
                         net (fo=14, routed)          0.264     1.907    display/counter_instance/innerCount_reg_n_0_[2]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.096     2.003 r  display/counter_instance/anodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.716    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     4.033 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.033    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.514ns (59.599%)  route 1.026ns (40.401%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.512    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          0.134     1.787    display/counter_instance/innerCount_reg[0]_0
    SLICE_X2Y116         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  display/counter_instance/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.091     1.923    display/counter_instance/cathodes_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     2.101    display/counter_instance/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.045     2.146 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.815    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.053 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.053    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.535ns (58.054%)  route 1.109ns (41.946%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.512    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=28, routed)          0.134     1.787    display/counter_instance/innerCount_reg[0]_0
    SLICE_X2Y116         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  display/counter_instance/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.091     1.923    display/counter_instance/cathodes_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.304     2.272    display/counter_instance/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.044     2.316 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.897    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.157 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.157    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledProductFinished
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.541ns (57.339%)  route 1.146ns (42.661%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.511    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  controlUnit/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  controlUnit/FSM_sequential_currentState_reg[0]/Q
                         net (fo=13, routed)          0.185     1.845    controlUnit/Q[0]
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.103     1.948 r  controlUnit/ledProductFinished_OBUF_inst_i_1/O
                         net (fo=12, routed)          0.961     2.909    ledProductFinished_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.290     4.199 r  ledProductFinished_OBUF_inst/O
                         net (fo=0)                   0.000     4.199    ledProductFinished
    M16                                                               r  ledProductFinished (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.479ns (53.796%)  route 1.271ns (46.205%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.515    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/counter_instance/innerCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 f  display/counter_instance/innerCount_reg[2]/Q
                         net (fo=14, routed)          0.333     1.977    display/counter_instance/innerCount_reg_n_0_[2]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.099     2.076 r  display/counter_instance/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.937     3.013    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.265 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.265    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.461ns (49.794%)  route 1.473ns (50.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.515    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=26, routed)          0.261     1.917    display/counter_instance/innerCount_reg[1]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.212     3.174    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.449 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.449    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 1.106ns (14.321%)  route 6.617ns (85.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=14, routed)          6.286     7.268    boothMultiplier/operationUnit/registerAQ/switch_IBUF[2]
    SLICE_X4Y120         LUT6 (Prop_lut6_I5_O)        0.124     7.392 r  boothMultiplier/operationUnit/registerAQ/internalValue[1]_i_1/O
                         net (fo=1, routed)           0.332     7.723    boothMultiplier/operationUnit/registerAQ/p_2_in[1]
    SLICE_X4Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.576     4.998    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/C

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.033ns  (logic 1.591ns (22.617%)  route 5.442ns (77.383%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=9, routed)           4.849     6.316    boothMultiplier/operationUnit/registerAQ/switch_IBUF[6]
    SLICE_X4Y117         LUT5 (Prop_lut5_I4_O)        0.124     6.440 r  boothMultiplier/operationUnit/registerAQ/internalValue[5]_i_1/O
                         net (fo=1, routed)           0.593     7.033    boothMultiplier/operationUnit/registerAQ/p_2_in[5]
    SLICE_X4Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.579     5.001    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/C

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.091ns (15.665%)  route 5.873ns (84.335%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=17, routed)          5.873     6.840    boothMultiplier/operationUnit/registerAQ/switch_IBUF[3]
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  boothMultiplier/operationUnit/registerAQ/internalValue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.964    boothMultiplier/operationUnit/registerAQ/p_2_in[2]
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.581     5.003    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/C

Slack:                    inf
  Source:                 switch[13]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 1.647ns (30.184%)  route 3.810ns (69.816%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  switch[13] (IN)
                         net (fo=0)                   0.000     0.000    switch[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  switch_IBUF[13]_inst/O
                         net (fo=21, routed)          3.431     4.955    boothMultiplier/operationUnit/registerAQ/switch_IBUF[7]
    SLICE_X2Y120         LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  boothMultiplier/operationUnit/registerAQ/internalValue[6]_i_1/O
                         net (fo=1, routed)           0.379     5.458    boothMultiplier/operationUnit/registerAQ/p_2_in[6]
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.578     5.000    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/C

Slack:                    inf
  Source:                 switch[11]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.626ns (29.870%)  route 3.818ns (70.130%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  switch[11] (IN)
                         net (fo=0)                   0.000     0.000    switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  switch_IBUF[11]_inst/O
                         net (fo=20, routed)          3.438     4.940    boothMultiplier/operationUnit/registerAQ/switch_IBUF[5]
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.064 r  boothMultiplier/operationUnit/registerAQ/internalValue[4]_i_1/O
                         net (fo=1, routed)           0.379     5.444    boothMultiplier/operationUnit/registerAQ/p_2_in[4]
    SLICE_X5Y122         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.573     4.995    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.610ns (30.803%)  route 3.616ns (69.197%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=75, routed)          3.616     5.102    boothMultiplier/controlUnit/btnReset_IBUF
    SLICE_X3Y120         LUT6 (Prop_lut6_I5_O)        0.124     5.226 r  boothMultiplier/controlUnit/internalValue[0]_i_1/O
                         net (fo=1, routed)           0.000     5.226    boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]_1
    SLICE_X3Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.578     5.000    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/C

Slack:                    inf
  Source:                 switch[13]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.647ns (32.507%)  route 3.420ns (67.493%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  switch[13] (IN)
                         net (fo=0)                   0.000     0.000    switch[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  switch_IBUF[13]_inst/O
                         net (fo=21, routed)          3.420     4.944    boothMultiplier/operationUnit/registerAQ/switch_IBUF[7]
    SLICE_X2Y120         LUT5 (Prop_lut5_I4_O)        0.124     5.068 r  boothMultiplier/operationUnit/registerAQ/internalValue[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     5.068    boothMultiplier/operationUnit/registerAQ/internalValue[6]_rep__0_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.578     5.000    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]_rep__0/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.640ns (32.775%)  route 3.363ns (67.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=75, routed)          2.210     3.695    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.154     3.849 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154     5.003    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585     5.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.640ns (32.775%)  route 3.363ns (67.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=75, routed)          2.210     3.695    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.154     3.849 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154     5.003    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585     5.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[30]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.640ns (32.775%)  route 3.363ns (67.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=75, routed)          2.210     3.695    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.154     3.849 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.154     5.003    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.585     5.007    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  multiplyDebouncer/deb.count_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.453%)  route 0.553ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.553     0.806    display/clk_filter/btnReset_IBUF
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.453%)  route 0.553ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.553     0.806    display/clk_filter/btnReset_IBUF
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.453%)  route 0.553ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.553     0.806    display/clk_filter/btnReset_IBUF
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.453%)  route 0.553ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.553     0.806    display/clk_filter/btnReset_IBUF
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.453%)  route 0.553ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.553     0.806    display/clk_filter/btnReset_IBUF
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.254ns (29.449%)  route 0.607ns (70.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.607     0.861    display/clk_filter/btnReset_IBUF
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.254ns (29.449%)  route 0.607ns (70.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.607     0.861    display/clk_filter/btnReset_IBUF
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.254ns (29.449%)  route 0.607ns (70.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.607     0.861    display/clk_filter/btnReset_IBUF
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.254ns (29.449%)  route 0.607ns (70.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.607     0.861    display/clk_filter/btnReset_IBUF
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[9]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.254ns (28.923%)  route 0.623ns (71.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=75, routed)          0.623     0.877    display/clk_filter/btnReset_IBUF
    SLICE_X4Y100         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.868     2.034    display/clk_filter/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[10]/C





