
stm32F4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000938  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000ac0  08000ac0  00001ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000acc  08000acc  00001adc  2**0
                  CONTENTS
  4 .ARM          00000008  08000acc  08000acc  00001acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000ad4  08000adc  00001adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ad4  08000ad4  00001ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ad8  08000ad8  00001ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001adc  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001adc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001574  00000000  00000000  00001b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004dc  00000000  00000000  00003080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  00003560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000011b  00000000  00000000  000036e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000025b5  00000000  00000000  00003803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001cc0  00000000  00000000  00005db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009c0e  00000000  00000000  00007a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00011686  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005a4  00000000  00000000  000116cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00011c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000aa8 	.word	0x08000aa8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000aa8 	.word	0x08000aa8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode : 5
 */

void SPI2_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <SPI2_GPIOInits+0x40>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001e6:	2305      	movs	r3, #5
 80001e8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80001f6:	230d      	movs	r3, #13
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 fa7f 	bl	8000700 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000202:	230f      	movs	r3, #15
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fa79 	bl	8000700 <GPIO_Init>
	//NSS
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
	//GPIO_Init(&SPIPins);


}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40020400 	.word	0x40020400

0800021c <SPI2_Inits>:

void SPI2_Inits(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 8000222:	4b0c      	ldr	r3, [pc, #48]	@ (8000254 <SPI2_Inits+0x38>)
 8000224:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000226:	2301      	movs	r3, #1
 8000228:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800022a:	2301      	movs	r3, #1
 800022c:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;//generates sclk of 8MHz
 800022e:	2300      	movs	r3, #0
 8000230:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000232:	2300      	movs	r3, #0
 8000234:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_HIGH;
 8000236:	2301      	movs	r3, #1
 8000238:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800023a:	2300      	movs	r3, #0
 800023c:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN; //software slave management enabled for NSS pin
 800023e:	2301      	movs	r3, #1
 8000240:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 8000242:	463b      	mov	r3, r7
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f899 	bl	800037c <SPI_Init>
}
 800024a:	bf00      	nop
 800024c:	3720      	adds	r7, #32
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40003800 	.word	0x40003800

08000258 <main>:

int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b084      	sub	sp, #16
 800025c:	af00      	add	r7, sp, #0
	char user_data[] = "Hello world";
 800025e:	4a14      	ldr	r2, [pc, #80]	@ (80002b0 <main+0x58>)
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	ca07      	ldmia	r2, {r0, r1, r2}
 8000264:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//this function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 8000268:	f7ff ffb6 	bl	80001d8 <SPI2_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 800026c:	f7ff ffd6 	bl	800021c <SPI2_Inits>

	//this makes NSS signal internally high and avoids MODF error
	SPI_SSIConfig(SPI2,ENABLE);
 8000270:	2101      	movs	r1, #1
 8000272:	4810      	ldr	r0, [pc, #64]	@ (80002b4 <main+0x5c>)
 8000274:	f000 f93f 	bl	80004f6 <SPI_SSIConfig>

	//enable the SPI2 peripheral
	SPI_PeripheralControl(SPI2,ENABLE);
 8000278:	2101      	movs	r1, #1
 800027a:	480e      	ldr	r0, [pc, #56]	@ (80002b4 <main+0x5c>)
 800027c:	f000 f91f 	bl	80004be <SPI_PeripheralControl>

	//to send data
	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	4618      	mov	r0, r3
 8000284:	f7ff ffa0 	bl	80001c8 <strlen>
 8000288:	4602      	mov	r2, r0
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4619      	mov	r1, r3
 800028e:	4809      	ldr	r0, [pc, #36]	@ (80002b4 <main+0x5c>)
 8000290:	f000 f8de 	bl	8000450 <SPI_SendData>

	//lets confirm SPI is not busy
	while( SPI_GetFlagStatus(SPI2,SPI_BUSY_FLAG) );
 8000294:	bf00      	nop
 8000296:	2180      	movs	r1, #128	@ 0x80
 8000298:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <main+0x5c>)
 800029a:	f000 f8c5 	bl	8000428 <SPI_GetFlagStatus>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1f8      	bne.n	8000296 <main+0x3e>

	//Disable the SPI2 peripheral
	SPI_PeripheralControl(SPI2,DISABLE);
 80002a4:	2100      	movs	r1, #0
 80002a6:	4803      	ldr	r0, [pc, #12]	@ (80002b4 <main+0x5c>)
 80002a8:	f000 f909 	bl	80004be <SPI_PeripheralControl>

	while(1);
 80002ac:	bf00      	nop
 80002ae:	e7fd      	b.n	80002ac <main+0x54>
 80002b0:	08000ac0 	.word	0x08000ac0
 80002b4:	40003800 	.word	0x40003800

080002b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b8:	480d      	ldr	r0, [pc, #52]	@ (80002f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c0:	480c      	ldr	r0, [pc, #48]	@ (80002f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c2:	490d      	ldr	r1, [pc, #52]	@ (80002f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c4:	4a0d      	ldr	r2, [pc, #52]	@ (80002fc <LoopForever+0xe>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c8:	e002      	b.n	80002d0 <LoopCopyDataInit>

080002ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ce:	3304      	adds	r3, #4

080002d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d4:	d3f9      	bcc.n	80002ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000304 <LoopForever+0x16>)
  movs r3, #0
 80002da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002dc:	e001      	b.n	80002e2 <LoopFillZerobss>

080002de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e0:	3204      	adds	r2, #4

080002e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e4:	d3fb      	bcc.n	80002de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e6:	f000 fbbb 	bl	8000a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ea:	f7ff ffb5 	bl	8000258 <main>

080002ee <LoopForever>:

LoopForever:
  b LoopForever
 80002ee:	e7fe      	b.n	80002ee <LoopForever>
  ldr   r0, =_estack
 80002f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002fc:	08000adc 	.word	0x08000adc
  ldr r2, =_sbss
 8000300:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000304:	2000001c 	.word	0x2000001c

08000308 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000308:	e7fe      	b.n	8000308 <ADC_IRQHandler>
	...

0800030c <SPI_PeriClockControl>:
 *
 * @Note              -

 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	460b      	mov	r3, r1
 8000316:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 8000318:	78fb      	ldrb	r3, [r7, #3]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d11f      	bne.n	800035e <SPI_PeriClockControl+0x52>
	{
		if(pSPIx == SPI1)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a12      	ldr	r2, [pc, #72]	@ (800036c <SPI_PeriClockControl+0x60>)
 8000322:	4293      	cmp	r3, r2
 8000324:	d106      	bne.n	8000334 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000326:	4b12      	ldr	r3, [pc, #72]	@ (8000370 <SPI_PeriClockControl+0x64>)
 8000328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800032a:	4a11      	ldr	r2, [pc, #68]	@ (8000370 <SPI_PeriClockControl+0x64>)
 800032c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000330:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	else
	{
		//TODO
	}
}
 8000332:	e014      	b.n	800035e <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI2)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4a0f      	ldr	r2, [pc, #60]	@ (8000374 <SPI_PeriClockControl+0x68>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d106      	bne.n	800034a <SPI_PeriClockControl+0x3e>
			RCC->APB1ENR |= (1 << 14);
 800033c:	4b0c      	ldr	r3, [pc, #48]	@ (8000370 <SPI_PeriClockControl+0x64>)
 800033e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000340:	4a0b      	ldr	r2, [pc, #44]	@ (8000370 <SPI_PeriClockControl+0x64>)
 8000342:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000346:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000348:	e009      	b.n	800035e <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI3)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a0a      	ldr	r2, [pc, #40]	@ (8000378 <SPI_PeriClockControl+0x6c>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d105      	bne.n	800035e <SPI_PeriClockControl+0x52>
			SPI3_PCLK_EN();
 8000352:	4b07      	ldr	r3, [pc, #28]	@ (8000370 <SPI_PeriClockControl+0x64>)
 8000354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000356:	4a06      	ldr	r2, [pc, #24]	@ (8000370 <SPI_PeriClockControl+0x64>)
 8000358:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800035c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40013000 	.word	0x40013000
 8000370:	40023800 	.word	0x40023800
 8000374:	40003800 	.word	0x40003800
 8000378:	40003c00 	.word	0x40003c00

0800037c <SPI_Init>:
 *
 * @Note              -

 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b084      	sub	sp, #16
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]

	//peripheral clock enable

	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2101      	movs	r1, #1
 800038a:	4618      	mov	r0, r3
 800038c:	f7ff ffbe 	bl	800030c <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 8000390:	2300      	movs	r3, #0
 8000392:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR ;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	791b      	ldrb	r3, [r3, #4]
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	68fa      	ldr	r2, [r7, #12]
 800039c:	4313      	orrs	r3, r2
 800039e:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	795b      	ldrb	r3, [r3, #5]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d104      	bne.n	80003b2 <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80003ae:	60fb      	str	r3, [r7, #12]
 80003b0:	e014      	b.n	80003dc <SPI_Init+0x60>

	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	795b      	ldrb	r3, [r3, #5]
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d104      	bne.n	80003c4 <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= ( 1 << SPI_CR1_BIDIMODE);
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80003c0:	60fb      	str	r3, [r7, #12]
 80003c2:	e00b      	b.n	80003dc <SPI_Init+0x60>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	795b      	ldrb	r3, [r3, #5]
 80003c8:	2b03      	cmp	r3, #3
 80003ca:	d107      	bne.n	80003dc <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80003d2:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1 << SPI_CR1_RXONLY);
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003da:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	799b      	ldrb	r3, [r3, #6]
 80003e0:	00db      	lsls	r3, r3, #3
 80003e2:	68fa      	ldr	r2, [r7, #12]
 80003e4:	4313      	orrs	r3, r2
 80003e6:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	79db      	ldrb	r3, [r3, #7]
 80003ec:	02db      	lsls	r3, r3, #11
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	4313      	orrs	r3, r2
 80003f2:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	7a1b      	ldrb	r3, [r3, #8]
 80003f8:	005b      	lsls	r3, r3, #1
 80003fa:	68fa      	ldr	r2, [r7, #12]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	7a5b      	ldrb	r3, [r3, #9]
 8000404:	461a      	mov	r2, r3
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	4313      	orrs	r3, r2
 800040a:	60fb      	str	r3, [r7, #12]

	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	7a9b      	ldrb	r3, [r3, #10]
 8000410:	025b      	lsls	r3, r3, #9
 8000412:	68fa      	ldr	r2, [r7, #12]
 8000414:	4313      	orrs	r3, r2
 8000416:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	68fa      	ldr	r2, [r7, #12]
 800041e:	601a      	str	r2, [r3, #0]

}
 8000420:	bf00      	nop
 8000422:	3710      	adds	r7, #16
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}

08000428 <SPI_GetFlagStatus>:
{
 //todo
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
 8000430:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	689a      	ldr	r2, [r3, #8]
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	4013      	ands	r3, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800043e:	2301      	movs	r3, #1
 8000440:	e000      	b.n	8000444 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000442:	2300      	movs	r3, #0
}
 8000444:	4618      	mov	r0, r3
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044e:	4770      	bx	lr

08000450 <SPI_SendData>:
 *
 * @Note              - This is blocking call

 */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer, uint32_t Len)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	60f8      	str	r0, [r7, #12]
 8000458:	60b9      	str	r1, [r7, #8]
 800045a:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 800045c:	e027      	b.n	80004ae <SPI_SendData+0x5e>
	{
		//1. wait until TXE is set
		while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG)  == FLAG_RESET );
 800045e:	bf00      	nop
 8000460:	2102      	movs	r1, #2
 8000462:	68f8      	ldr	r0, [r7, #12]
 8000464:	f7ff ffe0 	bl	8000428 <SPI_GetFlagStatus>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d0f8      	beq.n	8000460 <SPI_SendData+0x10>

		//2. check the DFF bit in CR1
		if( (pSPIx->CR1 & ( 1 << SPI_CR1_DFF) ) )
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000476:	2b00      	cmp	r3, #0
 8000478:	d00e      	beq.n	8000498 <SPI_SendData+0x48>
		{
			//16 bit DFF
			//1. load the data in to the DR
			pSPIx->DR =   *((uint16_t*)pTxBuffer);
 800047a:	68bb      	ldr	r3, [r7, #8]
 800047c:	881b      	ldrh	r3, [r3, #0]
 800047e:	461a      	mov	r2, r3
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	60da      	str	r2, [r3, #12]
			Len--;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	3b01      	subs	r3, #1
 8000488:	607b      	str	r3, [r7, #4]
			Len--;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	3b01      	subs	r3, #1
 800048e:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	3301      	adds	r3, #1
 8000494:	60bb      	str	r3, [r7, #8]
 8000496:	e00a      	b.n	80004ae <SPI_SendData+0x5e>
		}else
		{
			//8 bit DFF
			pSPIx->DR =   *pTxBuffer;
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	461a      	mov	r2, r3
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	60da      	str	r2, [r3, #12]
			Len--;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	3b01      	subs	r3, #1
 80004a6:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	3301      	adds	r3, #1
 80004ac:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d1d4      	bne.n	800045e <SPI_SendData+0xe>
		}
	}

}
 80004b4:	bf00      	nop
 80004b6:	bf00      	nop
 80004b8:	3710      	adds	r7, #16
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <SPI_PeripheralControl>:
 *
 * @Note              -

 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80004be:	b480      	push	{r7}
 80004c0:	b083      	sub	sp, #12
 80004c2:	af00      	add	r7, sp, #0
 80004c4:	6078      	str	r0, [r7, #4]
 80004c6:	460b      	mov	r3, r1
 80004c8:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80004ca:	78fb      	ldrb	r3, [r7, #3]
 80004cc:	2b01      	cmp	r3, #1
 80004ce:	d106      	bne.n	80004de <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |=  (1 << SPI_CR1_SPE);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	601a      	str	r2, [r3, #0]
	{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
	}


}
 80004dc:	e005      	b.n	80004ea <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	601a      	str	r2, [r3, #0]
}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr

080004f6 <SPI_SSIConfig>:
 *
 * @Note              -

 */
void  SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80004f6:	b480      	push	{r7}
 80004f8:	b083      	sub	sp, #12
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
 80004fe:	460b      	mov	r3, r1
 8000500:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000502:	78fb      	ldrb	r3, [r7, #3]
 8000504:	2b01      	cmp	r3, #1
 8000506:	d106      	bne.n	8000516 <SPI_SSIConfig+0x20>
	{
		pSPIx->CR1 |=  (1 << SPI_CR1_SSI);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	601a      	str	r2, [r3, #0]
	{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
	}


}
 8000514:	e005      	b.n	8000522 <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	601a      	str	r2, [r3, #0]
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
	...

08000530 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	460b      	mov	r3, r1
 800053a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 800053c:	78fb      	ldrb	r3, [r7, #3]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d162      	bne.n	8000608 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	4a64      	ldr	r2, [pc, #400]	@ (80006d8 <GPIO_PeriClockControl+0x1a8>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d106      	bne.n	8000558 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800054a:	4b64      	ldr	r3, [pc, #400]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	4a63      	ldr	r2, [pc, #396]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	6313      	str	r3, [r2, #48]	@ 0x30
				}


	}

}
 8000556:	e0b9      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4a61      	ldr	r2, [pc, #388]	@ (80006e0 <GPIO_PeriClockControl+0x1b0>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d106      	bne.n	800056e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000560:	4b5e      	ldr	r3, [pc, #376]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000564:	4a5d      	ldr	r2, [pc, #372]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000566:	f043 0302 	orr.w	r3, r3, #2
 800056a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800056c:	e0ae      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4a5c      	ldr	r2, [pc, #368]	@ (80006e4 <GPIO_PeriClockControl+0x1b4>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d106      	bne.n	8000584 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000576:	4b59      	ldr	r3, [pc, #356]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	4a58      	ldr	r2, [pc, #352]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800057c:	f043 0304 	orr.w	r3, r3, #4
 8000580:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000582:	e0a3      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a58      	ldr	r2, [pc, #352]	@ (80006e8 <GPIO_PeriClockControl+0x1b8>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d106      	bne.n	800059a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800058c:	4b53      	ldr	r3, [pc, #332]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800058e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000590:	4a52      	ldr	r2, [pc, #328]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000592:	f043 0308 	orr.w	r3, r3, #8
 8000596:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000598:	e098      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a53      	ldr	r2, [pc, #332]	@ (80006ec <GPIO_PeriClockControl+0x1bc>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d106      	bne.n	80005b0 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80005a2:	4b4e      	ldr	r3, [pc, #312]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a4d      	ldr	r2, [pc, #308]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005a8:	f043 0310 	orr.w	r3, r3, #16
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005ae:	e08d      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a4f      	ldr	r2, [pc, #316]	@ (80006f0 <GPIO_PeriClockControl+0x1c0>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80005b8:	4b48      	ldr	r3, [pc, #288]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005bc:	4a47      	ldr	r2, [pc, #284]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005be:	f043 0320 	orr.w	r3, r3, #32
 80005c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005c4:	e082      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4a4a      	ldr	r2, [pc, #296]	@ (80006f4 <GPIO_PeriClockControl+0x1c4>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d106      	bne.n	80005dc <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80005ce:	4b43      	ldr	r3, [pc, #268]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	4a42      	ldr	r2, [pc, #264]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005da:	e077      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a46      	ldr	r2, [pc, #280]	@ (80006f8 <GPIO_PeriClockControl+0x1c8>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d106      	bne.n	80005f2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80005e4:	4b3d      	ldr	r3, [pc, #244]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e8:	4a3c      	ldr	r2, [pc, #240]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005f0:	e06c      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a41      	ldr	r2, [pc, #260]	@ (80006fc <GPIO_PeriClockControl+0x1cc>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d168      	bne.n	80006cc <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80005fa:	4b38      	ldr	r3, [pc, #224]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a37      	ldr	r2, [pc, #220]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000606:	e061      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a33      	ldr	r2, [pc, #204]	@ (80006d8 <GPIO_PeriClockControl+0x1a8>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d106      	bne.n	800061e <GPIO_PeriClockControl+0xee>
					GPIOA_PCLK_DI();
 8000610:	4b32      	ldr	r3, [pc, #200]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000614:	4a31      	ldr	r2, [pc, #196]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000616:	f023 0301 	bic.w	r3, r3, #1
 800061a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800061c:	e056      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOB)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a2f      	ldr	r2, [pc, #188]	@ (80006e0 <GPIO_PeriClockControl+0x1b0>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d106      	bne.n	8000634 <GPIO_PeriClockControl+0x104>
					GPIOB_PCLK_DI();
 8000626:	4b2d      	ldr	r3, [pc, #180]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	4a2c      	ldr	r2, [pc, #176]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800062c:	f023 0302 	bic.w	r3, r3, #2
 8000630:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000632:	e04b      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOC)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a2b      	ldr	r2, [pc, #172]	@ (80006e4 <GPIO_PeriClockControl+0x1b4>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d106      	bne.n	800064a <GPIO_PeriClockControl+0x11a>
					GPIOC_PCLK_DI();
 800063c:	4b27      	ldr	r3, [pc, #156]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800063e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000640:	4a26      	ldr	r2, [pc, #152]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000642:	f023 0304 	bic.w	r3, r3, #4
 8000646:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000648:	e040      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOD)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4a26      	ldr	r2, [pc, #152]	@ (80006e8 <GPIO_PeriClockControl+0x1b8>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d106      	bne.n	8000660 <GPIO_PeriClockControl+0x130>
					GPIOD_PCLK_DI();
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	4a21      	ldr	r2, [pc, #132]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000658:	f023 0308 	bic.w	r3, r3, #8
 800065c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800065e:	e035      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOE)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a22      	ldr	r2, [pc, #136]	@ (80006ec <GPIO_PeriClockControl+0x1bc>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d106      	bne.n	8000676 <GPIO_PeriClockControl+0x146>
					GPIOE_PCLK_DI();
 8000668:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066c:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800066e:	f023 0310 	bic.w	r3, r3, #16
 8000672:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000674:	e02a      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOF)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a1d      	ldr	r2, [pc, #116]	@ (80006f0 <GPIO_PeriClockControl+0x1c0>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d106      	bne.n	800068c <GPIO_PeriClockControl+0x15c>
					GPIOF_PCLK_DI();
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a16      	ldr	r2, [pc, #88]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000684:	f023 0320 	bic.w	r3, r3, #32
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800068a:	e01f      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOG)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a19      	ldr	r2, [pc, #100]	@ (80006f4 <GPIO_PeriClockControl+0x1c4>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d106      	bne.n	80006a2 <GPIO_PeriClockControl+0x172>
					GPIOG_PCLK_DI();
 8000694:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000698:	4a10      	ldr	r2, [pc, #64]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 800069a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800069e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006a0:	e014      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOH)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a14      	ldr	r2, [pc, #80]	@ (80006f8 <GPIO_PeriClockControl+0x1c8>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d106      	bne.n	80006b8 <GPIO_PeriClockControl+0x188>
					GPIOH_PCLK_DI();
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	4a0b      	ldr	r2, [pc, #44]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80006b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006b6:	e009      	b.n	80006cc <GPIO_PeriClockControl+0x19c>
				}else if (pGPIOx == GPIOI)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <GPIO_PeriClockControl+0x1cc>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d105      	bne.n	80006cc <GPIO_PeriClockControl+0x19c>
					GPIOI_PCLK_DI();
 80006c0:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80006c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c4:	4a05      	ldr	r2, [pc, #20]	@ (80006dc <GPIO_PeriClockControl+0x1ac>)
 80006c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80006ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	40020000 	.word	0x40020000
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40020400 	.word	0x40020400
 80006e4:	40020800 	.word	0x40020800
 80006e8:	40020c00 	.word	0x40020c00
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40021400 	.word	0x40021400
 80006f4:	40021800 	.word	0x40021800
 80006f8:	40021c00 	.word	0x40021c00
 80006fc:	40022000 	.word	0x40022000

08000700 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	//Enable the GPIO clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx,ENABLE);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2101      	movs	r1, #1
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff0e 	bl	8000530 <GPIO_PeriClockControl>

	uint32_t temp = 0;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
	//1.configure the mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG )
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	795b      	ldrb	r3, [r3, #5]
 800071c:	2b03      	cmp	r3, #3
 800071e:	d822      	bhi.n	8000766 <GPIO_Init+0x66>
	{
		//non-intertupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	795b      	ldrb	r3, [r3, #5]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	61fb      	str	r3, [r7, #28]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	791b      	ldrb	r3, [r3, #4]
 800073c:	005b      	lsls	r3, r3, #1
 800073e:	2103      	movs	r1, #3
 8000740:	fa01 f303 	lsl.w	r3, r1, r3
 8000744:	43db      	mvns	r3, r3
 8000746:	4619      	mov	r1, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	400a      	ands	r2, r1
 800074e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	6819      	ldr	r1, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	69fa      	ldr	r2, [r7, #28]
 800075c:	430a      	orrs	r2, r1
 800075e:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
 8000764:	e0cc      	b.n	8000900 <GPIO_Init+0x200>

	}
	else
	{
		//interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	795b      	ldrb	r3, [r3, #5]
 800076a:	2b04      	cmp	r3, #4
 800076c:	d117      	bne.n	800079e <GPIO_Init+0x9e>
		{
			//configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076e:	4b4b      	ldr	r3, [pc, #300]	@ (800089c <GPIO_Init+0x19c>)
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	7912      	ldrb	r2, [r2, #4]
 8000776:	4611      	mov	r1, r2
 8000778:	2201      	movs	r2, #1
 800077a:	408a      	lsls	r2, r1
 800077c:	4611      	mov	r1, r2
 800077e:	4a47      	ldr	r2, [pc, #284]	@ (800089c <GPIO_Init+0x19c>)
 8000780:	430b      	orrs	r3, r1
 8000782:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000784:	4b45      	ldr	r3, [pc, #276]	@ (800089c <GPIO_Init+0x19c>)
 8000786:	689b      	ldr	r3, [r3, #8]
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	7912      	ldrb	r2, [r2, #4]
 800078c:	4611      	mov	r1, r2
 800078e:	2201      	movs	r2, #1
 8000790:	408a      	lsls	r2, r1
 8000792:	43d2      	mvns	r2, r2
 8000794:	4611      	mov	r1, r2
 8000796:	4a41      	ldr	r2, [pc, #260]	@ (800089c <GPIO_Init+0x19c>)
 8000798:	400b      	ands	r3, r1
 800079a:	6093      	str	r3, [r2, #8]
 800079c:	e035      	b.n	800080a <GPIO_Init+0x10a>




		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	795b      	ldrb	r3, [r3, #5]
 80007a2:	2b05      	cmp	r3, #5
 80007a4:	d117      	bne.n	80007d6 <GPIO_Init+0xd6>
		{
			//configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007a6:	4b3d      	ldr	r3, [pc, #244]	@ (800089c <GPIO_Init+0x19c>)
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	7912      	ldrb	r2, [r2, #4]
 80007ae:	4611      	mov	r1, r2
 80007b0:	2201      	movs	r2, #1
 80007b2:	408a      	lsls	r2, r1
 80007b4:	4611      	mov	r1, r2
 80007b6:	4a39      	ldr	r2, [pc, #228]	@ (800089c <GPIO_Init+0x19c>)
 80007b8:	430b      	orrs	r3, r1
 80007ba:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007bc:	4b37      	ldr	r3, [pc, #220]	@ (800089c <GPIO_Init+0x19c>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	7912      	ldrb	r2, [r2, #4]
 80007c4:	4611      	mov	r1, r2
 80007c6:	2201      	movs	r2, #1
 80007c8:	408a      	lsls	r2, r1
 80007ca:	43d2      	mvns	r2, r2
 80007cc:	4611      	mov	r1, r2
 80007ce:	4a33      	ldr	r2, [pc, #204]	@ (800089c <GPIO_Init+0x19c>)
 80007d0:	400b      	ands	r3, r1
 80007d2:	60d3      	str	r3, [r2, #12]
 80007d4:	e019      	b.n	800080a <GPIO_Init+0x10a>


		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	795b      	ldrb	r3, [r3, #5]
 80007da:	2b06      	cmp	r3, #6
 80007dc:	d115      	bne.n	800080a <GPIO_Init+0x10a>
		{
			//configure both FTSR and RTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007de:	4b2f      	ldr	r3, [pc, #188]	@ (800089c <GPIO_Init+0x19c>)
 80007e0:	68db      	ldr	r3, [r3, #12]
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	7912      	ldrb	r2, [r2, #4]
 80007e6:	4611      	mov	r1, r2
 80007e8:	2201      	movs	r2, #1
 80007ea:	408a      	lsls	r2, r1
 80007ec:	4611      	mov	r1, r2
 80007ee:	4a2b      	ldr	r2, [pc, #172]	@ (800089c <GPIO_Init+0x19c>)
 80007f0:	430b      	orrs	r3, r1
 80007f2:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <GPIO_Init+0x19c>)
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	7912      	ldrb	r2, [r2, #4]
 80007fc:	4611      	mov	r1, r2
 80007fe:	2201      	movs	r2, #1
 8000800:	408a      	lsls	r2, r1
 8000802:	4611      	mov	r1, r2
 8000804:	4a25      	ldr	r2, [pc, #148]	@ (800089c <GPIO_Init+0x19c>)
 8000806:	430b      	orrs	r3, r1
 8000808:	6093      	str	r3, [r2, #8]


		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint32_t temp1= pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	791b      	ldrb	r3, [r3, #4]
 800080e:	089b      	lsrs	r3, r3, #2
 8000810:	b2db      	uxtb	r3, r3
 8000812:	61bb      	str	r3, [r7, #24]
		uint32_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	791b      	ldrb	r3, [r3, #4]
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	617b      	str	r3, [r7, #20]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a1f      	ldr	r2, [pc, #124]	@ (80008a0 <GPIO_Init+0x1a0>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d04d      	beq.n	80008c4 <GPIO_Init+0x1c4>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a1d      	ldr	r2, [pc, #116]	@ (80008a4 <GPIO_Init+0x1a4>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d032      	beq.n	8000898 <GPIO_Init+0x198>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a1c      	ldr	r2, [pc, #112]	@ (80008a8 <GPIO_Init+0x1a8>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d02b      	beq.n	8000894 <GPIO_Init+0x194>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a1a      	ldr	r2, [pc, #104]	@ (80008ac <GPIO_Init+0x1ac>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d024      	beq.n	8000890 <GPIO_Init+0x190>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a19      	ldr	r2, [pc, #100]	@ (80008b0 <GPIO_Init+0x1b0>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d01d      	beq.n	800088c <GPIO_Init+0x18c>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <GPIO_Init+0x1b4>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d016      	beq.n	8000888 <GPIO_Init+0x188>
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a16      	ldr	r2, [pc, #88]	@ (80008b8 <GPIO_Init+0x1b8>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d00f      	beq.n	8000884 <GPIO_Init+0x184>
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a14      	ldr	r2, [pc, #80]	@ (80008bc <GPIO_Init+0x1bc>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d008      	beq.n	8000880 <GPIO_Init+0x180>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a13      	ldr	r2, [pc, #76]	@ (80008c0 <GPIO_Init+0x1c0>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d101      	bne.n	800087c <GPIO_Init+0x17c>
 8000878:	2308      	movs	r3, #8
 800087a:	e024      	b.n	80008c6 <GPIO_Init+0x1c6>
 800087c:	2300      	movs	r3, #0
 800087e:	e022      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000880:	2307      	movs	r3, #7
 8000882:	e020      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000884:	2306      	movs	r3, #6
 8000886:	e01e      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000888:	2305      	movs	r3, #5
 800088a:	e01c      	b.n	80008c6 <GPIO_Init+0x1c6>
 800088c:	2304      	movs	r3, #4
 800088e:	e01a      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000890:	2303      	movs	r3, #3
 8000892:	e018      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000894:	2302      	movs	r3, #2
 8000896:	e016      	b.n	80008c6 <GPIO_Init+0x1c6>
 8000898:	2301      	movs	r3, #1
 800089a:	e014      	b.n	80008c6 <GPIO_Init+0x1c6>
 800089c:	40013c00 	.word	0x40013c00
 80008a0:	40020000 	.word	0x40020000
 80008a4:	40020400 	.word	0x40020400
 80008a8:	40020800 	.word	0x40020800
 80008ac:	40020c00 	.word	0x40020c00
 80008b0:	40021000 	.word	0x40021000
 80008b4:	40021400 	.word	0x40021400
 80008b8:	40021800 	.word	0x40021800
 80008bc:	40021c00 	.word	0x40021c00
 80008c0:	40022000 	.word	0x40022000
 80008c4:	2300      	movs	r3, #0
 80008c6:	74fb      	strb	r3, [r7, #19]

		SYSCFG_PCLK_EN();
 80008c8:	4b62      	ldr	r3, [pc, #392]	@ (8000a54 <GPIO_Init+0x354>)
 80008ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008cc:	4a61      	ldr	r2, [pc, #388]	@ (8000a54 <GPIO_Init+0x354>)
 80008ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d2:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2*4);
 80008d4:	7cfa      	ldrb	r2, [r7, #19]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	4a5e      	ldr	r2, [pc, #376]	@ (8000a58 <GPIO_Init+0x358>)
 80008e0:	4619      	mov	r1, r3
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	3302      	adds	r3, #2
 80008e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]



		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //EXTI lines 0–15 typically map to GPIO pins 0–15
 80008ea:	4b5c      	ldr	r3, [pc, #368]	@ (8000a5c <GPIO_Init+0x35c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	7912      	ldrb	r2, [r2, #4]
 80008f2:	4611      	mov	r1, r2
 80008f4:	2201      	movs	r2, #1
 80008f6:	408a      	lsls	r2, r1
 80008f8:	4611      	mov	r1, r2
 80008fa:	4a58      	ldr	r2, [pc, #352]	@ (8000a5c <GPIO_Init+0x35c>)
 80008fc:	430b      	orrs	r3, r1
 80008fe:	6013      	str	r3, [r2, #0]


	}


    temp = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
	//2.configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	799b      	ldrb	r3, [r3, #6]
 8000908:	461a      	mov	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	791b      	ldrb	r3, [r3, #4]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	61fb      	str	r3, [r7, #28]

	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	791b      	ldrb	r3, [r3, #4]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	2103      	movs	r1, #3
 8000924:	fa01 f303 	lsl.w	r3, r1, r3
 8000928:	43db      	mvns	r3, r3
 800092a:	4619      	mov	r1, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	400a      	ands	r2, r1
 8000932:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	6899      	ldr	r1, [r3, #8]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	69fa      	ldr	r2, [r7, #28]
 8000940:	430a      	orrs	r2, r1
 8000942:	609a      	str	r2, [r3, #8]

	temp = 0;//calibrate temp
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]



	//3.configure the pull-up/ pull-down setting

	uint8_t upANDdown = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	79db      	ldrb	r3, [r3, #7]
 800094c:	74bb      	strb	r3, [r7, #18]
	uint8_t pinNumber = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	791b      	ldrb	r3, [r3, #4]
 8000952:	747b      	strb	r3, [r7, #17]

	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2*pinNumber));
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	68da      	ldr	r2, [r3, #12]
 800095a:	7c7b      	ldrb	r3, [r7, #17]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	2103      	movs	r1, #3
 8000960:	fa01 f303 	lsl.w	r3, r1, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	4619      	mov	r1, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	400a      	ands	r2, r1
 800096e:	60da      	str	r2, [r3, #12]

	temp = (upANDdown << (2*pinNumber));
 8000970:	7cba      	ldrb	r2, [r7, #18]
 8000972:	7c7b      	ldrb	r3, [r7, #17]
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	61fb      	str	r3, [r7, #28]

	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	68d9      	ldr	r1, [r3, #12]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	69fa      	ldr	r2, [r7, #28]
 8000988:	430a      	orrs	r2, r1
 800098a:	60da      	str	r2, [r3, #12]

	temp = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]



	//4.configure the output type
    int8_t oType = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	7a1b      	ldrb	r3, [r3, #8]
 8000994:	743b      	strb	r3, [r7, #16]
    pinNumber = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	791b      	ldrb	r3, [r3, #4]
 800099a:	747b      	strb	r3, [r7, #17]

    pGPIOHandle->pGPIOx->OTYPER &= ~(1 << pinNumber);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	685a      	ldr	r2, [r3, #4]
 80009a2:	7c7b      	ldrb	r3, [r7, #17]
 80009a4:	2101      	movs	r1, #1
 80009a6:	fa01 f303 	lsl.w	r3, r1, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	4619      	mov	r1, r3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	400a      	ands	r2, r1
 80009b4:	605a      	str	r2, [r3, #4]
    temp = (oType << pinNumber);
 80009b6:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80009ba:	7c7b      	ldrb	r3, [r7, #17]
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	61fb      	str	r3, [r7, #28]
    pGPIOHandle->pGPIOx->OTYPER |= temp;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	6859      	ldr	r1, [r3, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	69fa      	ldr	r2, [r7, #28]
 80009ce:	430a      	orrs	r2, r1
 80009d0:	605a      	str	r2, [r3, #4]

    temp = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	61fb      	str	r3, [r7, #28]



	//5.configure the alternate functionality
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN )
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	795b      	ldrb	r3, [r3, #5]
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d135      	bne.n	8000a4a <GPIO_Init+0x34a>
    {
    	//configure the alternate functionality registers
    	uint8_t temp1=0;//temp1: AFRL or AFRH ;
 80009de:	2300      	movs	r3, #0
 80009e0:	73fb      	strb	r3, [r7, #15]
    	uint8_t temp2 = 0;//temp2: which pin;
 80009e2:	2300      	movs	r3, #0
 80009e4:	73bb      	strb	r3, [r7, #14]

    	temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	791b      	ldrb	r3, [r3, #4]
 80009ea:	08db      	lsrs	r3, r3, #3
 80009ec:	73fb      	strb	r3, [r7, #15]
    	temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	791b      	ldrb	r3, [r3, #4]
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	73bb      	strb	r3, [r7, #14]

    	pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4*temp2));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	3208      	adds	r2, #8
 8000a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	220f      	movs	r2, #15
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	4618      	mov	r0, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	7bfa      	ldrb	r2, [r7, #15]
 8000a18:	4001      	ands	r1, r0
 8000a1a:	3208      	adds	r2, #8
 8000a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	7bfa      	ldrb	r2, [r7, #15]
 8000a26:	3208      	adds	r2, #8
 8000a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	7a5b      	ldrb	r3, [r3, #9]
 8000a30:	461a      	mov	r2, r3
 8000a32:	7bbb      	ldrb	r3, [r7, #14]
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	7bfa      	ldrb	r2, [r7, #15]
 8000a42:	4301      	orrs	r1, r0
 8000a44:	3208      	adds	r2, #8
 8000a46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    }



}
 8000a4a:	bf00      	nop
 8000a4c:	3720      	adds	r7, #32
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40013800 	.word	0x40013800
 8000a5c:	40013c00 	.word	0x40013c00

08000a60 <__libc_init_array>:
 8000a60:	b570      	push	{r4, r5, r6, lr}
 8000a62:	4d0d      	ldr	r5, [pc, #52]	@ (8000a98 <__libc_init_array+0x38>)
 8000a64:	4c0d      	ldr	r4, [pc, #52]	@ (8000a9c <__libc_init_array+0x3c>)
 8000a66:	1b64      	subs	r4, r4, r5
 8000a68:	10a4      	asrs	r4, r4, #2
 8000a6a:	2600      	movs	r6, #0
 8000a6c:	42a6      	cmp	r6, r4
 8000a6e:	d109      	bne.n	8000a84 <__libc_init_array+0x24>
 8000a70:	4d0b      	ldr	r5, [pc, #44]	@ (8000aa0 <__libc_init_array+0x40>)
 8000a72:	4c0c      	ldr	r4, [pc, #48]	@ (8000aa4 <__libc_init_array+0x44>)
 8000a74:	f000 f818 	bl	8000aa8 <_init>
 8000a78:	1b64      	subs	r4, r4, r5
 8000a7a:	10a4      	asrs	r4, r4, #2
 8000a7c:	2600      	movs	r6, #0
 8000a7e:	42a6      	cmp	r6, r4
 8000a80:	d105      	bne.n	8000a8e <__libc_init_array+0x2e>
 8000a82:	bd70      	pop	{r4, r5, r6, pc}
 8000a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a88:	4798      	blx	r3
 8000a8a:	3601      	adds	r6, #1
 8000a8c:	e7ee      	b.n	8000a6c <__libc_init_array+0xc>
 8000a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a92:	4798      	blx	r3
 8000a94:	3601      	adds	r6, #1
 8000a96:	e7f2      	b.n	8000a7e <__libc_init_array+0x1e>
 8000a98:	08000ad4 	.word	0x08000ad4
 8000a9c:	08000ad4 	.word	0x08000ad4
 8000aa0:	08000ad4 	.word	0x08000ad4
 8000aa4:	08000ad8 	.word	0x08000ad8

08000aa8 <_init>:
 8000aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aaa:	bf00      	nop
 8000aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aae:	bc08      	pop	{r3}
 8000ab0:	469e      	mov	lr, r3
 8000ab2:	4770      	bx	lr

08000ab4 <_fini>:
 8000ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ab6:	bf00      	nop
 8000ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aba:	bc08      	pop	{r3}
 8000abc:	469e      	mov	lr, r3
 8000abe:	4770      	bx	lr
