# do edge_detector2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/daniel.f2005/QUARTUS/ELD-II/2024-08-06pt2/edge_detector2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:25:07 on Aug 06,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/2024-08-06pt2/edge_detector2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector2
# -- Compiling architecture mealy_arch of edge_detector2
# End time: 11:25:07 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do tb_edgep1.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:22 on Aug 06,2024
# vcom -reportprogress 300 -93 -work work ../../edge_detector2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector2
# -- Compiling architecture mealy_arch of edge_detector2
# End time: 11:27:22 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.edge_detector2 
# Start time: 11:27:22 on Aug 06,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.edge_detector2(mealy_arch)
do tb_edgep1.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:31 on Aug 06,2024
# vcom -reportprogress 300 -93 -work work ../../edge_detector2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector2
# -- Compiling architecture mealy_arch of edge_detector2
# End time: 11:29:31 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:33 on Aug 06,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim work.edge_detector2 
# Start time: 11:29:33 on Aug 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.edge_detector2(mealy_arch)
do tb_edgep1.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:30:14 on Aug 06,2024
# vcom -reportprogress 300 -93 -work work ../../edge_detector2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector2
# -- Compiling architecture mealy_arch of edge_detector2
# End time: 11:30:14 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:15 on Aug 06,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim work.edge_detector2 
# Start time: 11:30:15 on Aug 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.edge_detector2(mealy_arch)
# End time: 11:34:17 on Aug 06,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
