library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity comparator_gle_n_bits is --gle -> greater, less, equal
generic (N: positive := 10);

port (
		input_A, input_B: in std_logic_vector(N-1 downto 0);
		greater, less, equal: out std_logic;
		);

end entity;

architecture bhv_cond of comparator_gle_n_bits is
begin

	equal <= '1' when input_A = input_B else '0';
	greater <= '1' when input_A > input_B else '0';
	less <= '1' when input_A < input_B else '0';

end architecture;