------------------------------------------------------------------------------
-- SPDX-License-Identifier: GPL-3.0-only
--
-- A hardware accelerated LeNet-5 architecture integrated to be accessible
-- by the processing system (CPU) of an FPGA.
-- Copyright (C) 2025  Markus Elias Gerber
-- Copyright (C) 2025  Maxim Balajan
-- 
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
-- 
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-- GNU General Public License for more details.
-- 
-- You should have received a copy of the GNU General Public License
-- along with this program.  If not, see <https://www.gnu.org/licenses/>.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.libutil.all;
use work.libmatrix.all;
use work.libmemory.all;
use std.env.finish;

entity dense_layer_combined_tb is
end entity dense_layer_combined_tb;

architecture bench of dense_layer_combined_tb is

	-- Clock period
	constant clk_period : time := 10 ns;
	-- Generics
	constant vector_length     : natural     := 8;
	constant max_weight_width  : natural     := 400;
	constant max_weight_height : natural     := 120;
	constant shift_path        : string      := "../data/scale_values.data";
	constant shift_ids         : int_list    := (3, 4, 5);
	constant weight_widths     : int_list    := (400, 120, 84);
	constant weight_heights    : int_list    := (120, 84, 10);
	constant weight_paths      : string_list :=
	(
	  "../data/layer_weight_2.data",
	  "../data/layer_weight_3.data",
	  "../data/layer_weight_4.data"
	);
	-- Ports
	signal clk           : std_logic := '0';
	signal reset         : std_logic;
	signal en            : std_logic;
	signal input         : std_logic_vector(vector_length - 1 downto 0);
	signal results       : matrix_1d(0 to weight_heights(weight_heights'high) - 1)(vector_length - 1 downto 0);
	signal comp_complete : std_logic;

	constant c_input_data_file_name : string                                                           := "../data/example_layer_data/5_flatten.data";
	signal   input_stream           : matrix_1d(0 to max_weight_width - 1)(vector_length - 1 downto 0) := init_from_file(c_input_data_file_name, vector_length, max_weight_width);
	signal   read_pointer           : integer;
	signal   invalid_delay          : integer range 0 to 3;

begin

	dense_layer_combined_inst : entity work.dense_layer_combined
		generic map (
			vector_length     => vector_length,
			max_weight_width  => max_weight_width,
			max_weight_height => max_weight_height,
			shift_path        => shift_path,
			shift_ids         => shift_ids,
			weight_widths     => weight_widths,
			weight_heights    => weight_heights,
			weight_paths      => weight_paths
		)
		port map (
			clk           => clk,
			reset         => reset,
			en            => en,
			input         => input,
			results       => results,
			comp_complete => comp_complete
		);

	clk   <= not clk after clk_period / 2;
	reset <= '1' after 0 ns, '0' after 2 * clk_period;

	INPUT_PROC : process (clk) is
	begin

		if rising_edge(clk) then
			if reset = '1' then
				input         <= (others => '0');
				read_pointer  <= 0;
				en            <= '0';
				invalid_delay <= 0;
			else
				if invalid_delay = 0 then
					input <= input_stream(read_pointer);
					en    <= '1';
					if read_pointer >= max_weight_width - 1 then
						read_pointer <= 0;
					else
						read_pointer <= read_pointer + 1;
					end if;
				else
					input <= (others => '1');
					en    <= '0';
				end if;
				if invalid_delay >= 3 then
					invalid_delay <= 0;
				else
					invalid_delay <= invalid_delay + 1;
				end if;
			end if;
		end if;

	end process INPUT_PROC;

    TB : process is
	begin

		wait for 3000 * clk_period;
		finish;

	end process TB;

end architecture bench;
