--
-- Definition of a single port ROM for KCPSM program defined by 2036_example_9.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2036_example_9.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2036_example_9.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2036_example_9.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "003162E162A50F3E62EC62EC62EC6344601D5803623362EC62EC630A629A6230";
attribute INIT_01 of ram_256_x_16 : label is  "0500624E0333400A62A562A562A50F3F62EC509D003450400033507900325053";
attribute INIT_02 of ram_256_x_16 : label is  "050162C20005050663DC62EC62C2000063D662EC40208501502605070305626F";
attribute INIT_03 of ram_256_x_16 : label is  "400063B4400063AD543E0008013861F162EC62C2003863E262EC402DC5015033";
attribute INIT_04 of ram_256_x_16 : label is  "63B4505103AA626F62EF639162EC6295624E035F624E0300624E0380624E035A";
attribute INIT_05 of ram_256_x_16 : label is  "624E03200400585762E60500585762E663BD620E624E030F620B400363AD4003";
attribute INIT_06 of ram_256_x_16 : label is  "586962E663C562A58F300F2063C804005C03049054030500620E624E0328620E";
attribute INIT_07 of ram_256_x_16 : label is  "620E626F63BD620E624E03AA620B4003621C62EC546904088401620E624E0300";
attribute INIT_08 of ram_256_x_16 : label is  "041C63C563C862C20018620E626F63CE62C2002062C200280518620E626F0418";
attribute INIT_09 of ram_256_x_16 : label is  "0023201000014003621C62EC40908401509A042362C200180304620E626F62EF";
attribute INIT_0A of ram_256_x_16 : label is  "624E0328620E624E032004000500620E624E03A5620B20100067201000452010";
attribute INIT_0B of ram_256_x_16 : label is  "A500840162C200182310620E626F62EF62EF62EF62C2002062C2002862EC620E";
attribute INIT_0C of ram_256_x_16 : label is  "54CDC1012010010400FF621C62EC62C20018620E626F62EC54B1042054B80407";
attribute INIT_0D of ram_256_x_16 : label is  "00EF201000CD201000AB2010008954D4C2018101201000010207010020100040";
attribute INIT_0E of ram_256_x_16 : label is  "2010000154EBC101201001060000201000802010001020100008201000002010";
attribute INIT_0F of ram_256_x_16 : label is  "62C200188C0154FE0348620E626F090B0A040B180C00620B63E76115201000B8";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"003162E162A50F3E62EC62EC62EC6344601D5803623362EC62EC630A629A6230",
               INIT_01 => X"0500624E0333400A62A562A562A50F3F62EC509D003450400033507900325053",
               INIT_02 => X"050162C20005050663DC62EC62C2000063D662EC40208501502605070305626F",
               INIT_03 => X"400063B4400063AD543E0008013861F162EC62C2003863E262EC402DC5015033",
               INIT_04 => X"63B4505103AA626F62EF639162EC6295624E035F624E0300624E0380624E035A",
               INIT_05 => X"624E03200400585762E60500585762E663BD620E624E030F620B400363AD4003",
               INIT_06 => X"586962E663C562A58F300F2063C804005C03049054030500620E624E0328620E",
               INIT_07 => X"620E626F63BD620E624E03AA620B4003621C62EC546904088401620E624E0300",
               INIT_08 => X"041C63C563C862C20018620E626F63CE62C2002062C200280518620E626F0418",
               INIT_09 => X"0023201000014003621C62EC40908401509A042362C200180304620E626F62EF",
               INIT_0A => X"624E0328620E624E032004000500620E624E03A5620B20100067201000452010",
               INIT_0B => X"A500840162C200182310620E626F62EF62EF62EF62C2002062C2002862EC620E",
               INIT_0C => X"54CDC1012010010400FF621C62EC62C20018620E626F62EC54B1042054B80407",
               INIT_0D => X"00EF201000CD201000AB2010008954D4C2018101201000010207010020100040",
               INIT_0E => X"2010000154EBC101201001060000201000802010001020100008201000002010",
               INIT_0F => X"62C200188C0154FE0348620E626F090B0A040B180C00620B63E76115201000B8",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2036_example_9.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

