{"title_page": "List of Intel Celeron microprocessors", "text_new": "{{short description|Wikipedia list article}}\n{{for|a shorter list of the latest processors by Intel|List of Intel microprocessors#Latest desktop and mobile processors for consumers}}\n{{Expand list|date=August 2008}}\nThe '''[[Celeron]]''' is a family of microprocessors from [[Intel]] targeted at the low-end consumer market. CPUs in the Celeron brand have used designs from sixth- to eighth-generation CPU [[microarchitecture]]s.\n\n==Desktop Processors==\n\n===P6 based Celerons===\n\n====Celeron ''(single-core)''====\n\n===== [[Covington (microprocessor)|\"Covington\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n* Steppings: A0, A1, B0\n{{cpulist|p6|head}}\n{{cpulist|p6|covington|model=Celeron 266|ark=49933\n|l2=0|fsb=66|mult=4|vmin=2.0|vmax=|tdp=16.59|date=April 15, 1998<ref>{{cite web|url=https://www.intel.com/pressroom/archive/releases/1998/dp041598.htm |title=New Intel\u00ae Pentium\u00ae II and Celeron\u00ae Processors Bring Optimized Performance to Computer Systems|publisher=Intel|date=|accessdate=2019-03-15}}</ref>|price=$155|links=1\n|sspec1=SL2SY|step1=A0|sock1=[[Slot 1]]|part1=BX80523R266000\n|sspec2=SL2YN|step2=A0\n|sspec3=SL2TR|step3=A1\n|sspec4=SL2QG|step4=A1\n|sspec5=SL2Y3|step5=B0}}\n{{cpulist|p6|covington|model=Celeron 300|ark=49934\n|l2=0|fsb=66|mult=4.5|vmin=2.0|vmax=|tdp=18.48|date=June 1998|price=$159\n|sspec1=SL27Z|step1=A0|sock1=Slot 1|part1=BX80523R300000\n|sspec2=SL2YP|step2=A0\n|sspec3=SL2Z7|step3=A0\n|sspec4=SL2X8|step4=A1\n|sspec5=SL2Y2|step5=A1\n|sspec6=SL2Y4|step6=B0}}\n{{end}}\n\n===== [[Mendocino (microprocessor)|\"Mendocino\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n* L2 cache is on-die, running at full CPU speed\n{{cpulist|p6|head}}\n{{cpulist|p6|mendocino|model=Celeron 300A|ark=27183\n|l2=128|fsb=66|mult=4.5|vmin=2.0|vmax=|tdp=17.8|date=August 1998|price=$149|links=1\n|sspec1=SL2WM|step1=A0|sock1=[[Slot 1]]|part1=B80524R300128\n|sspec2=SL32A|step2=A0|sock2=[[Socket 370]]|part2=FV80524RX300128\n|sspec3=SL36A|step3=B0\n|sspec4=SL35Q|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 333|ark=27184\n|l2=128|fsb=66|mult=5|vmin=2.0|vmax=|tdp=19.7|date=August 1998|price=$192\n|sspec1=SL2WN|step1=A0|sock1=Slot 1|part1=B80524R333128\n|sspec2=SL32B|step2=A0|sock2=Socket 370|part2=FV80524RX333128\n|sspec3=SL36B|step3=B0\n|sspec4=SL35R|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 366|ark=27185\n|l2=128|fsb=66|mult=5.5|vmin=2.0|vmax=|tdp=21.7|date=January 1999|price=\n|sspec1=SL376|step1=A0|sock1=Slot 1|part1=B80524R366128\n|sspec2=SL37Q|step2=A0|sock2=Socket 370|part2=FV80524RX366128\n|sspec3=SL36C|step3=B0\n|sspec4=SL35S|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 400|ark=27186\n|l2=128|fsb=66|mult=6|vmin=2.0|vmax=|tdp=23.7|date=January 1999|price=\n|sspec1=SL37V|step1=A0|sock1=Slot 1|part1=BX80524R400128\n|sspec2=SL39Z|step2=A0|sock2=Socket 370|part2=FV80524RX400128\n|sspec3=SL37X|step3=B0\n|sspec4=SL3A2|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 433|ark=27187\n|l2=128|fsb=66|mult=6.5|vmin=2.0|vmax=|tdp=24.1|date=March 1999|price=\n|sspec1=SL3BC|step1=A0|sock1=Slot 1|part1=80524RX433128\n|sspec2=|step2=|sock2=Socket 370|part2=FV80524RX433128\n|sspec3=SL3BA|step3=B0\n|sspec4=SL3BS|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 466|ark=42097\n|l2=128|fsb=66|mult=7|vmin=2.0|vmax=|tdp=25.7|date=April 1999|price=\n|sspec1=SL3EH|step1=B0|sock1=Socket 370|part1=FV80524RX466128\n|sspec2=SL3FL|step2=B0}}\n{{cpulist|p6|mendocino|model=Celeron 500|ark=27188\n|l2=128|fsb=66|mult=7.5|vmin=2.0|vmax=|tdp=27|date=August 1999|price=\n|sspec1=SL3FY|step1=B0|sock1=Socket 370|part1=FV80524RX500128\n|sspec2=SL3LQ|step2=B0}}\n{{cpulist|p6|mendocino|model=Celeron 533|ark=27189\n|l2=128|fsb=66|mult=8|vmin=2.0|vmax=|tdp=28.3|date=|price=\n|sspec1=SL3FZ|step1=B0|sock1=Socket 370|part1=FV80524RX533128\n|sspec2=SL3PZ|step2=B0}}\n{{end}}\n\n===== [[Coppermine (microprocessor)|\"Coppermine-128\"]] (180 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|coppermine|model=Celeron 533A|ark=\n|l2=128|fsb=66|mult=8|vmin=1.5/1.7|vmax=|tdp=14|date=March 29, 2000|price=|links=1\n|sspec1=SL46S|step1=B0|sock1=[[Socket 370]]|part1=RB80526RX533128\n|sspec2=SL4PD|step2=C0}}\n{{cpulist|p6|coppermine|model=Celeron 566|ark=27190\n|l2=128|fsb=66|mult=8.5|vmin=1.5/1.7/1.75|vmax=|tdp=19.2|date=March 29, 2000|price=$167<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20566%20-%20RB80526RX566128%20(BX80526F566128).html |title=Intel Celeron 566 MHz - RB80526RX566128 / BX80526F566128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3W7|step1=B0|sock1=Socket 370|part1=RB80526RX566128\n|sspec2=SL46T|step2=B0\n|sspec3=SL4NW|step3=C0\n|sspec4=SL4PC|step4=C0\n|sspec=* SL5L5&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 600|ark=27191\n|l2=128|fsb=66|mult=9|vmin=1.5/1.7/1.75|vmax=|tdp=15.8|date=March 29, 2000|price=$181<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20600%20-%20RB80526RX600128%20(BX80526F600128).html |title=Intel Celeron 600 MHz - RB80526RX600128 / BX80526F600128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3W8|step1=B0|sock1=Socket 370|part1=RB80526RX600128\n|sspec2=SL46U|step2=B0\n|sspec3=SL4NX|step3=C0\n|sspec4=SL4PB|step4=C0}}\n{{cpulist|p6|coppermine|model=Celeron 633|ark=27192\n|l2=128|fsb=66|mult=9.5|vmin=1.5/1.7/1.75|vmax=|tdp=16.5|date=June 26, 2000|price=$138<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20633%20-%20RB80526RX633128%20(BX80526F633128).html |title=Intel Celeron 633 MHz - RB80526RX633128 / BX80526F633128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3VS|step1=B0|sock1=Socket 370|part1=RB80526RX633128\n|sspec2=SL3W9|step2=B0\n|sspec3=SL4NY|step3=C0\n|sspec4=SL4PA|step4=C0\n|sspec=* SL533}}\n{{cpulist|p6|coppermine|model=Celeron 667|ark=27193\n|l2=128|fsb=66|mult=10|vmin=1.5/1.7/1.75|vmax=|tdp=17.5|date=June 26, 2000|price=$170<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20667%20-%20RB80526RX667128%20(BX80526F667128).html |title=Intel Celeron 667 MHz - RB80526RX667128 / BX80526F667128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL48E|step1=B0|sock1=Socket 370|part1=RB80526RX667128\n|sspec2=SL4AB|step2=B0\n|sspec3=SL4NZ|step3=C0\n|sspec4=SL4P9|step4=C0}}\n{{cpulist|p6|coppermine|model=Celeron 700|ark=27194\n|l2=128|fsb=66|mult=10.5|vmin=1.65/1.7/1.75|vmax=|tdp=18.3|date=June 26, 2000|price=$192<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20700%20-%20RB80526RX700128%20(BX80526F700128).html |title=Intel Celeron 700 MHz - RB80526RX700128 / BX80526F700128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL48F|step1=B0|sock1=Socket 370|part1=RB80526RX700128\n|sspec2=SL4E6|step2=B0\n|sspec3=SL4EG|step3=B0\n|sspec4=SL5E6|step4=B0\n|sspec=\n* SL4P2&nbsp;(C0)\n* SL4P8&nbsp;(C0)\n* SL52Z}}\n{{cpulist|p6|coppermine|model=Celeron 733|ark=27195\n|l2=128|fsb=66|mult=11|vmin=1.65/1.7/1.75|vmax=|tdp=23.6|date=November 13, 2000|price=$112<ref name=\"berkeley2000\">{{cite web|url=http://infopad.eecs.berkeley.edu/CIC/announce/2000/Celeron-766.htm |title=Archived copy |accessdate=2012-05-29 |url-status=dead |archiveurl=https://web.archive.org/web/20100724100059/http://infopad.eecs.berkeley.edu/CIC/announce/2000/Celeron-766.htm |archivedate=2010-07-24 }}</ref>\n|sspec1=SL4P3|step1=C0|sock1=Socket 370|part1=RB80526RX733128\n|sspec2=SL4P7|step2=C0\n|sspec3=SL52Y|step3=D0\n|sspec4=SL5E9|step4=D0\n|sspec=\n* SL6TG\n* SL6TH}}\n{{cpulist|p6|coppermine|model=Celeron 766|ark=27196\n|l2=128|fsb=66|mult=11.5|vmin=1.65/1.7/1.75|vmax=|tdp=20|date=November 13, 2000|price=$170<ref name=\"berkeley2000\"/>\n|sspec1=SL4P6|step1=C0|sock1=Socket 370|part1=RB80526RX766128\n|sspec2=SL4QF|step2=C0\n|sspec3=SL52X|step3=D0\n|sspec4=SL5EA|step4=D0}}\n{{cpulist|p6|coppermine|model=Celeron 800|ark=27197\n|l2=128|fsb=100|mult=8|vmin=1.65/1.7/1.75|vmax=|tdp=20.8|date=January 2001|price=\n|sspec1=SL4TF|step1=C0|sock1=Socket 370|part1=RB80526RY800128\n|sspec2=SL55R|step2=C0\n|sspec3=SL5EB|step3=D0\n|sspec4=SL5WC|step4=D0\n|sspec=\n* SL5WW&nbsp;(D0)\n* SL4Z2\n* SL54P}}\n{{cpulist|p6|coppermine|model=Celeron 850|ark=27198\n|l2=128|fsb=100|mult=8.5|vmin=1.7/1.75|vmax=|tdp=25.7|date=April 9, 2001|price=$138<ref>{{cite web|url=http://www.neoseeker.com/news/978-intel-celeron-850-announced/ |title=Intel Celeron 850 Announced |publisher=Neoseeker |date=2001-04-09 |accessdate=2016-04-21}}</ref>\n|sspec1=SL5GA|step1=C0|sock1=Socket 370|part1=RB80526RY850128\n|sspec2=SL5GB|step2=C0\n|sspec3=SL54Q|step3=D0\n|sspec4=SL5EC|step4=D0\n|sspec=\n* SL5WB&nbsp;(D0)\n* SL5WX&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 900|ark=27199\n|l2=128|fsb=100|mult=9|vmin=1.75|vmax=|tdp=26.7|date=July 2001|price=$64<ref>https://www.theregister.co.uk/2001/08/24/intel_to_cut_up/</ref>\n|sspec1=SL5LX|step1=D0|sock1=Socket 370|part1=RB80526RY900128\n|sspec2=SL5MQ|step2=D0\n|sspec3=SL5WA|step3=D0\n|sspec4=SL5WY|step4=D0\n|sspec=\n* SL633&nbsp;(D0)\n* SL5WX&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 950|ark=27201\n|l2=128|fsb=100|mult=9.5|vmin=1.75|vmax=|tdp=28|date=August 31, 2001|price=$74<ref name=\"autogenerated1\">{{cite web|url=http://www.geek.com/articles/chips/intels-celeron-hits-11ghz-20010831/ |title=Intel\u2019s Celeron hits 1.1GHz &#124; Chips |publisher=Geek.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL5UZ|step1=D0|sock1=Socket 370|part1=RB80526RY950128\n|sspec2=SL5V2|step2=D0\n|sspec3=SL634|step3=D0}}\n{{cpulist|p6|coppermine|model=Celeron 1.00|ark=27164\n|l2=128|fsb=100|mult=10|vmin=1.75|vmax=|tdp=29|date=August 31, 2001|price=$89<ref name=\"autogenerated1\"/>\n|sspec1=SL5XQ|step1=D0|sock1=Socket 370|part1=RB80526RY001128\n|sspec2=SL5XT|step2=D0\n|sspec3=SL635|step3=D0}}\n{{cpulist|p6|coppermine|model=Celeron 1.10|ark=27166\n|l2=128|fsb=100|mult=11|vmin=1.75|vmax=|tdp=33|date=August 31, 2001|price=$103<ref name=\"autogenerated1\"/>\n|sspec1=SL5XR|step1=D0|sock1=Socket 370|part1=RB80526RY005128\n|sspec2=SL5XU|step2=D0}}\n{{end}}\n\n===== [[Tualatin (microprocessor)|\"Tualatin-256\"]] (130 nm) =====\n* Family 6 model 11\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n\n{{cpulist|p6|head}}\n{{cpulist|p6|tualatin|model=Celeron 900A|ark=27200\n|l2=256|fsb=100|mult=9|vmin=1.475|vmax=|tdp=|date=March 2000|price=|links=1\n|sspec1=SL68V|step1=|sock1=[[Socket 370]]|part1=\n}}\n{{cpulist|p6|tualatin|model=Celeron 1000A|ark=27165\n|l2=256|fsb=100|mult=10|vmin=1.475|vmax=|tdp=27.8/29.5|date=January 2002|price=|links=1\n|sspec1=SL5ZF|step1=|sock1=[[Socket 370]]|part1=RK80530RY001256\n|sspec2=SL5VP\n|sspec3=SL6CB\n|sspec4=SL6JQ\n}}\n{{cpulist|p6|tualatin|model=Celeron 1100A|ark=27167\n|l2=256|fsb=100|mult=11|vmin=1.5|vmax=|tdp=27.8/29.5|date=January 2002|price=|links=1\n|sspec1=SL5VQ|step1=|sock1=[[Socket 370]]|part1=RK80530RY005256\n|sspec2=SL5ZE\n|sspec3=SL6CA\n|sspec4=SL6JR\n|sspec5=SL6RM\n}}\n{{cpulist|p6|tualatin|model=Celeron 1200|ark=27168\n|l2=256|fsb=100|mult=12|vmin=1.5|vmax=|tdp=29.9/32.9|date=October 2001|price=|links=1\n|sspec1=SL5XS|step1=|sock1=[[Socket 370]]|part1=RK80530RY009256\n|sspec2=SL5Y5\n|sspec3=SL656\n|sspec4=SL6C8\n|sspec5=SL6JS\n|sspec6=SL6RP\n}}\n{{cpulist|p6|tualatin|model=Celeron 1300|ark=27169\n|l2=256|fsb=100|mult=13|vmin=1.5|vmax=|tdp=32/33.4|date=January 2002|price=|links=1\n|sspec1=SL5VR|step1=|sock1=[[Socket 370]]|part1=RK80530RY013256\n|sspec2=SL5ZJ\n|sspec3=SL6C7\n|sspec4=SL6JT\n}}\n{{cpulist|p6|tualatin|model=Celeron 1400|ark=27170\n|l2=256|fsb=100|mult=14|vmin=1.5|vmax=|tdp=33.2/34.8|date=May 2002|price=|links=1\n|sspec1=SL64V|step1=|sock1=[[Socket 370]]|part1=RK80530RY017256\n|sspec2=SL68G\n|sspec3=SL6C6\n|sspec4=SL6JU\n|sspec5=SL6JV\n}}\n{{cpulist|p6|tualatin|model=Celeron 1500|ark=\n|l2=256|fsb=100|mult=15|vmin=1.5|vmax=|tdp=|date=|price=|links=1\n|sspec1=SL6C5|step1=|sock1=[[Socket 370]]|part1=RK80530RY021256\n}}\n{{end}}\n\n===Netburst based Celerons===\n\n====Celeron ''(single-core)''====\n\n===== \"[[Celeron 4|Willamette-128]]\" (180 nm) =====\n* Family 15 model 1\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* Steppings: E0\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n| Celeron 1.5<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201500%20-%20RK80531RC021128.html |title=Celeron 1.5 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,5GHz-cpu-no3018.html |title=Celeron 1.5(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL69W ||1500&nbsp;MHz ||128 KB ||400 MT/s ||15\u00d7 ||1.75 V ||? W ||[[Socket 478]] ||2002 ||RK80531RC021128 ||\n|-\n| Celeron 1.6<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201600%20-%20RK80531RC025128.html |title=Celeron 1.6 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,6GHz-cpu-no3019.html |title=Celeron 1.6(OEM) |publisher=X86-guide.com |date=2011-06-19 |accessdate=2016-04-21}}</ref> ||SL69Y ||1600&nbsp;MHz ||128 KB ||400 MT/s ||16\u00d7 ||1.75 V ||? W ||Socket 478 ||2002 ||RK80531RC025128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27172 Celeron 1.7] ||SL68C, SL69Z ||1700&nbsp;MHz ||128 KB ||400 MT/s ||17\u00d7 ||1.75 V ||63.5 W ||Socket 478 ||15 May 2002<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,7GHz-cpu-no112.html |title=Celeron 1.7(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||BX80531P170G128<br>RK80531RC029128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27173 Celeron 1.8] ||SL68D, SL6A2 ||1800&nbsp;MHz ||128 KB ||400 MT/s ||18\u00d7 ||1.75 V ||66.1 W ||Socket 478 ||12 June 2002<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,8GHz-cpu-no113.html |title=Celeron 1.8(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||BX80531P180G128<br>RK80531RC033128 ||\n|-\n| Celeron 1.9<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201900%20-%20RK80531RC037128%20(BX80531P190G128).html |title=Celeron 1.9 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,9GHz-cpu-no3020.html |title=Celeron 1.9(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL68E, SL6A3 ||1900&nbsp;MHz ||128 KB ||400 MT/s ||19\u00d7 ||1.75 V ||? W ||Socket 478 ||12 June 2002 ||RK80531RC037128 ||\n|-\n| Celeron 2.0<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%202000%20-%20RK80531RC041128%20(BX80531P200G128).html |title=Celeron 2.0 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>[http://www.x86-guide.com/en/cpu/Intel-Celeron-2,0GHz-(0,18\u00b5)-cpu-no3021.html Celeron 2.0(OEM)]</ref> ||SL68F ||2000&nbsp;MHz ||128 KB ||400 MT/s ||20\u00d7 ||1.75 V ||71.2 W ||Socket 478 ||12 June 2002 ||RK80531RC041128 ||\n|}\n\n===== \"[[Celeron#Northwood-128|Northwood-128]]\" (130 nm) =====\n* Family 15 model 2\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* Steppings: C0, C1, D0, D1, D4, DD\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://www.cpu-world.com/sspec/SL/SL7EZ.html Celeron 1.6]||SL7EZ ||1600&nbsp;MHz ||128 KB ||400 MT/s ||16\u00d7 ||1.475/1.525 V || ||[[Socket 478]] || ||RK80532RC025128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27173 Celeron&nbsp;1.8A] ||SL7RU ||1800&nbsp;MHz ||128 KB ||400 MT/s ||18\u00d7 ||1.560-1.725V ||66.1 W ||Socket 478 ||April 2003 ||BX80532RC1800B<br>RK80532RC033128||\n|-\n|[http://ark.intel.com/Product.aspx?id=27174 Celeron 2.0] ||SL68F, SL6HY, SL6LC, SL6RV, SL6SW, SL6VY, SL6VR ||2000&nbsp;MHz ||128 KB ||400 MT/s ||20\u00d7 ||1.315-1.525V ||52.8 W ||Socket 478 ||18 September 2002 ||BX80532RC2000B<br>RK80532RC041128 ||$33\n|-\n|[http://ark.intel.com/Product.aspx?id=27175 Celeron 2.1] ||SL6RS, SL6SY, SL6VS, SL6VZ ||2100&nbsp;MHz ||128 KB ||400 MT/s ||21\u00d7 ||1.315-1.525V ||55.5 W ||Socket 478 ||20 November 2002 ||BX80532RC2100B<br>RK80532RC045128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27176 Celeron 2.2] ||SL6SX, SL6RW, SL6VT, SL6W2 ||2200&nbsp;MHz ||128 KB ||400 MT/s ||22\u00d7 ||1.315-1.525V ||57.1 W ||Socket 478 ||20 November 2002 ||BX80532RC2200B<br>RK80532RC049128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27177 Celeron 2.3] ||SL6T2, SL6T3, SL6T5, SL6WD, SL6XJ ||2300&nbsp;MHz ||128 KB ||400 MT/s ||23\u00d7 ||1.315-1.525V ||58.3 W ||Socket 478 ||31 March 2003 ||BX80532RC2300B<br>RK80532RC052128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27178 Celeron 2.4] ||SL6V2, SL6VU, SL6W4, SL6XG ||2400&nbsp;MHz ||128 KB ||400 MT/s ||24\u00d7 ||1.315-1.525V ||59.8 W ||Socket 478 ||31 March 2003 ||BX80532RC2400B<br>RK80532RC056128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27179 Celeron 2.5] ||SL6ZY, SL72B ||2500&nbsp;MHz ||128 KB ||400 MT/s ||25\u00d7 ||1.315-1.525V ||61 W ||Socket 478 ||25 June 2003 ||BX80532RC2500B<br>BX80532RC2500D<br>RK80532RC060128 ||$33\n|-\n|[http://ark.intel.com/Product.aspx?id=27180 Celeron 2.6] ||SL6VV, SL6W5 ||2600&nbsp;MHz ||128 KB ||400 MT/s ||26\u00d7 ||1.315-1.525V ||62.6 W ||Socket 478 ||25 June 2003 ||BX80532RC2600B<br>BX80532RC2600D<br>RK80532RC064128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27181 Celeron 2.7] ||SL77S, SL77U ||2700&nbsp;MHz ||128 KB ||400 MT/s ||27\u00d7 ||1.315-1.525V ||66.8 W ||Socket 478 ||September 24, 2003 ||BX80532RC2700B<br>BX80532RC2700D<br>RK80532RC068128 ||$103<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%202700%20-%20RK80532RC068128%20(BX80532RC2700B).html |title=Intel Celeron 2.7 GHz - RK80532RC068128 / BX80532RC2700B |publisher=Cpu-world.com |date=2016-03-09 |accessdate=2016-04-21}}</ref>\n|-\n|[http://ark.intel.com/Product.aspx?id=27182 Celeron 2.8] ||SL77T, SL77V ||2800&nbsp;MHz ||128 KB ||400 MT/s ||28\u00d7 ||1.315-1.525V ||68.4 W ||Socket 478 ||5 November 2003 ||BX80532RC2800B<br>RK80532RC072128 ||\n|}\n\n====Celeron D ''(single core)''====\n\n===== \"[[Celeron#Prescott-256|Prescott-256]]\" (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]]''\n* ''[[Intel 64]]'': supported by 3x1, 3x6, 355\n* ''[[XD bit]] (an [[NX bit]] implementation)'': supported by 3x0J, 3x5J, and all Intel64-compatible models\n* Steppings: C0, D0, E0, G0 & G1\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://ark.intel.com/Product.aspx?id=27104 Celeron D 310] ||SL8S2, SL8RZ, SL93R, SL8S4 ||2133&nbsp;MHz ||256 KB ||533 MT/s ||16\u00d7 ||1.250-1.400V ||73 W ||[[Socket 478]] ||December 2005 ||RK80546RE046256<br>B80546RE046256<br>NE80546RE046256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27105 Celeron D 315] ||SL7XY, SL7XG, SL7WS, SL87K, SL93Q, SL8HH, SL8AW ||2266&nbsp;MHz ||256 KB ||533 MT/s ||17\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE051256<br>B80546RE051256<br>NE80546RE051256 ||$30\n|-\n|[http://ark.intel.com/Product.aspx?id=27107 Celeron D 320] ||SL7KX, SL7JV, SL7C4, SL8HJ, SL87J, SL7VW ||2400&nbsp;MHz ||256 KB ||533 MT/s ||18\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE056256 ||$69<ref name=anand>{{cite news|last1=Wilson|first1=Derek|title=Intel Celeron D: New, Improved & Exceeds Expectations|url=http://www.anandtech.com/print/1363/|work=Anandtech|date=June 24, 2004}}</ref>\n|-\n|[http://ark.intel.com/Product.aspx?id=27107 Celeron D 320] ||SL7VQ ||2400&nbsp;MHz ||256 KB ||533 MT/s ||18\u00d7 ||1.250-1.400V ||73 W ||LGA 775 ||24 June 2004 ||BX80547RE2400C ||$69<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27108 Celeron D 325] ||SL7ND, SL7NU, SL7C5, SL7KY, SL7VX, SL8HK, SL7TG ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||65 W, 73 W ||Socket 478 ||24 June 2004 ||RK80546RE061256 ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27109 Celeron D 325] ||SL7TU ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||24 June 2004 ||BX80547RE2533C ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27110 Celeron D 325J] ||SL7TL, SL7VR, SL7SS ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||65 W, 84 W ||[[LGA 775]] ||22 September 2004 ||JM80547RE061256 ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27111 Celeron D 326] ||SL7TU, SL8H5, SL98U ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE061CN ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27112 Celeron D 330] ||SL7KZ, SL7NV, SL7C6, SL7DL, SL7VY, SL8HL, SL7TH ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE067256 ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27113 Celeron D 330] ||SL8HL ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||73 W ||LGA 775 ||24 June 2004 ||BX80547RE2667C ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27114 Celeron D 330J] ||SL7TM, SL7VS, SL7TV, SL7ST, '''Instruction Set 32-bit''' ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE067256 ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27115 Celeron D 331] ||SL7TV, SL8H7, SL98V, '''Instruction Set 64-bit''' ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE067CN ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27116 Celeron D 335] ||SL8HM, SL7NW, SL7VZ, SL7TJ, SL7DM, SL7L2, SL7C7 ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE072256 ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27117 Celeron D 335] ||SL7TW ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||24 June 2004 ||BX80547RE2800C ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27118 Celeron D 335J] ||SL7TN, SL7VT, SL7SU ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE072256 ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27119 Celeron D 336] ||SL7TW, SL8H9, SL98W ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE072CN ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27120 Celeron D 340] ||SL7RN, SL7Q9, SL8HN, SL7W2, SL7TS ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||September 2004 ||RK80546RE077256 ||$54\n|-\n|[http://ark.intel.com/Product.aspx?id=27121 Celeron D 340J] ||SL7TX, SL7TP, SL7RN||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||September 2004 ||BX80547RE2933C ||$54\n|-\n|[http://ark.intel.com/Product.aspx?id=27121 Celeron D 340J] ||SL7TP, SL7SV, SL7QA ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V\n||84 W ||LGA 775 ||22 September 2004 ||JM80547RE077256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27122 Celeron D 341] ||SL7TX, SL8HB, SL98X ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE077CN ||$47\n|-\n|[http://ark.intel.com/Product.aspx?id=27123 Celeron D 345] ||SL7NX, SL7DN, SL8HP, SL7W3 ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||November 2004 ||RK80546RE083256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27124 Celeron D 345J] ||SL7TQ, SL7VV, SL7TY ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V ||84 W ||LGA 775, Socket 478 ||October 2004 ||JM80547RE083256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27125 Celeron D 346] ||SL7TY, SL8HD, SL9BR ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V\n||84 W ||LGA 775 ||October 2004 ||JM80547RE083CN ||$43\n|-\n|[http://ark.intel.com/Product.aspx?id=27126 Celeron D 350] ||SL8HQ, SL7NY, SL7L4, SL7DN ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||28 June 2005 || NE80546RE088256<br>RK80546RE088256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27127 Celeron D 350J] ||SL8MK, SL7TZ ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||28 June 2005 || RH80536NC0131M ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27128 Celeron D 351] ||SL7TZ, SL8HF, SL9BS ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||28 June 2005 ||JM80547RE088CN ||$49\n|-\n|[http://ark.intel.com/Product.aspx?id=27130 Celeron D 355] ||SL8HS, SL9BT ||3333&nbsp;MHz ||256 KB ||533 MT/s ||25\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||December 2005 ||HH80547RE093CN ||$54\n|}\n\n===== \"[[Celeron#Cedar Mill-512|Cedar Mill-512]]\" (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[Intel 64]], [[XD bit]] (an [[NX bit]] implementation)''\n* Steppings: C1, D0\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://ark.intel.com/Product.aspx?id=27974 Celeron D 347] ||SL9XU (C1)<br>SL9KN (D0) ||3066&nbsp;MHz ||512 KB ||533 MT/s ||23\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||[[LGA 775]] ||22 October 2006 ||HH80552RE083512 ||$49\n|-\n|[http://ark.intel.com/Product.aspx?id=27129 Celeron D 352] ||SL96P (C1)<br>{{text|SL9KM}} (D0) ||3200&nbsp;MHz ||512 KB ||533 MT/s ||24\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||LGA 775 ||28 May 2006 ||HH80552RE088512 ||$79\n|-\n|[http://ark.intel.com/Product.aspx?id=27131 Celeron D 356] ||SL96N (C1)<br>SL9KL (D0) ||3333&nbsp;MHz ||512 KB ||533 MT/s ||25\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||LGA 775 ||28 May 2006 ||HH80552RE093512 ||$89\n|-\n|[http://ark.intel.com/Product.aspx?id=27132 Celeron D 360] ||SL9KK (D0) ||3466&nbsp;MHz ||512 KB ||533 MT/s ||26\u00d7 ||1.25\u20131.325V ||65 W ||LGA 775 ||26 November 2006 ||HH80552RE099512 ||$84\n|-\n|[http://ark.intel.com/Product.aspx?id=27975 Celeron D 365] ||{{Not a typo|SL9KJ}} (D0) ||3600&nbsp;MHz ||512 KB ||533 MT/s ||27\u00d7 ||1.25\u20131.325V ||65 W ||LGA 775 ||January, 2007 ||HH80552RE104512 ||$69\n|}\n\n=== Core based Celerons ===\n\n====Celeron ''(single-core)''====\n\n=====[[Conroe (microprocessor)#Conroe-L|\"Conroe-L\"]] (65 nm)=====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* Steppings: [[Core (microarchitecture)#Steppings using 65nm process|A1]]\n{{cpulist|core|head}}\n{{cpulist|core|conroe|model=Celeron 220|ark=33102\n|cores=1|l2=512|fsb=533|mult=9|vmin=1.05|vmax=1.3|tdp=19|sock=\u00b5FC-BGA|date=October 2007|price=$58|links=1\n|sspec1=SLAF2|step1=A1|part1=LE80557RE014512}}\n{{cpulist|core|conroe|model=Celeron 420|ark=29734\n|cores=1|l2=512|fsb=800|mult=8|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$39\n|sspec1=SL9XP|step1=A1|part1=HH80557RG025512}}\n{{cpulist|core|conroe|model=Celeron 430|ark=29735\n|cores=1|l2=512|fsb=800|mult=9|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$49\n|sspec1=SL9XN|step1=A1|part1=HH80557RG033512}}\n{{cpulist|core|conroe|model=Celeron 440|ark=29736\n|cores=1|l2=512|fsb=800|mult=10|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$59\n|sspec1=SL9XL|step1=A1|part1=HH80557RG041512}}\n{{cpulist|core|conroe|model=Celeron 450|ark=35239\n|cores=1|l2=512|fsb=800|mult=11|vmin=1.05|vmax=1.3|tdp=35|date=August 2008|price=$53\n|sspec1=SLAFZ|step1=A1|part1=HH80557RG049512}}\n{{end}}\n\n=====[[Conroe (microprocessor)#Conroe-CL|\"Conroe-CL\"]] (65 nm)=====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)'', [[Intel VT-x]]\n* Steppings: ?\n{{cpulist|core|head}}\n{{cpulist|core|conroe|model=Celeron 445|ark=35277\n|cores=1|l2=512|fsb=1066|mult=7|sock=[[LGA 771]]|links=1\n|sspec1=SLAGH|part1=HH80556KH036512S\n|part2=HH80556KH036D}}\n{{end}}\n\n==== Celeron ''(dual-core)'' {{anchor|Celeron Dual-Core}} ====\n\n===== [[Conroe (microprocessor)#Allendale|\"Allendale\"]] (65 nm) =====\n*All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}} <!-- to change the style of this table, edit Template:cpulist -->\n{{cpulist|core|conroe|model=Celeron E1200|ark=34440\n|fsb=800|l2=512||mult=8|vmin=1.162|vmax=1.312|date=January 2008|price=$53|links=1\n|sspec1=SLAQW|step1=M0|part1=HH80557PG025D}}\n{{cpulist|core|conroe|model=Celeron E1400|ark=35101\n|fsb=800|l2=512||mult=10|vmin=1.162|vmax=1.312|date=April 2008|price=$53\n|sspec1=SLAR2|step1=M0|part1=HH80557PG041D}}\n{{cpulist|core|conroe|model=Celeron E1500|ark=35100\n|fsb=800|l2=512||mult=11|vmin=0.962|vmax=1.275|date=2008|price=$53\n|sspec1=SLAQZ|step1=M0|part1=HH80557PG049D}}\n{{cpulist|core|conroe|model=Celeron E1600|ark=34751\n|fsb=800|l2=512||mult=12|vmin=0.962|vmax=1.275|date=May 2009|price=$53\n|sspec1=SLAQY|step1=M0|part1=HH80557PG056D}}\n{{end}}\n\n===== [[Wolfdale (microprocessor)#Wolfdale-3M|\"Wolfdale-3M\"]] (45 nm) =====\n* Based on [[Core (microarchitecture)|Core microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]]''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n* [[Die (integrated circuit)|Die]] size: 82&nbsp;mm<sup>2</sup>\n{{cpulist|core|head}} <!-- to change the style of this table, edit Template:cpulist -->\n{{cpulist|core|wolfdale|model=Celeron E3200|ark=42770\n|fsb=800|l2=1|mult=12|vmin=0.85|vmax=1.3625|date=August 2009|price=$43|links=1\n|sspec1=SLGU5|step1=R0|part1=BX80571E3200|part2=AT80571RG0561ML}}\n{{cpulist|core|wolfdale|model=Celeron E3300|ark=42771\n|fsb=800|l2=1|mult=12.5|vmin=0.85|vmax=1.3625|date=August 2009|price=$43\n|sspec1=SLGU4|step1=R0|part1=BX80571E3300|part2=AT80571RG0601ML}}\n{{cpulist|core|wolfdale|model=Celeron E3400|ark=42772\n|l2=1|fsb=800|mult=13|vmin=0.85|vmax=1.3625|date=January 2010|price=$53\n|sspec1=SLGTZ|step1=R0|part1=BX80571E3400|part2=AT80571RG0641ML}}\n{{cpulist|core|wolfdale|model=Celeron E3500|ark=42773\n|l1=64KB|l2=1|fsb=800|mult=13.5|vmin=0.85|vmax=1.3625|date=August 2010|price=$52\n|sspec1=SLGTY|step1=R0|part1=BX80571E3500\n|part2=AT80571RG0681ML}}\n{{end}}\n\n=== Westmere based Celerons ===\n\n==== Celeron ''(dual-core)'' ====\n\n===== \"[[Clarkdale (microprocessor)|Clarkdale]]\" ([[Multi-chip package|MCP]], 32 nm) =====\n* Based on [[Westmere (Microarchitecture)|Westmere microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.\n* Contains 45 nm \"Ironlake\" [[graphics processing unit|GPU]].\n{{cpulist|nehgfx|head}}\n{{cpulist|nehgfx|clarkdale|ark=43523|model=Celeron G1101|mult=17|turbo={{n/a}}|gfxclock=533|l3=2|memspeed=1066|vmin=0.65|vmax=1.4|date=January 2010|price=$70|part1=CM80616004596AC|sspec1=SLBMT|sspec2=SLBT7|step1=C2|step2=K0|links=1}}\n{{end}}\n\n=== Sandy Bridge based Celerons ===\n\n==== \"[[Sandy Bridge (microarchitecture)|Sandy Bridge]]\" (32 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Celeron G440 does '''not''' support Enhanced Intel [[SpeedStep]] Technology (EIST), this is a special case as the processor uses the minimum available multiplier (16x). The Celeron G440 also does '''not''' support [[Hyper-threading]].\n* Celeron G460, G465 and G470 support Hyper-threading.\n* [[HD Graphics]] (Sandy Bridge) contain 6 [[Execution unit|EUs]] like the HD Graphics 2000, but does not support the following technologies: [[Intel Quick Sync Video]], InTru 3D, Clear Video HD, Wireless Display, and it does not support 3D Video.{{citation needed|date=September 2011}}\n* Transistors: 624 or 504 million\n* [[Die (integrated circuit)|Die]] size: 149 or 131&nbsp;mm<sup>2</sup>\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|sandybridge|model=Celeron G530|ark=53414\n|cores=2|l3=2|mult=24|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2011|price=$42|links=1\n|sspec1=SR05H|step1=Q0|sock=1155|part1=CM8062301046704|part2=BX80623G530|part3=BXC80623G530}}\n{{cpulist|bridge|sandybridge|model=Celeron G540|ark=53416\n|cores=2|l3=2|mult=25|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2011|price=$52\n|sspec1=SR05J|step1=Q0|sock=1155|part1=CM8062301046804|part2=BX80623G540|part3=BXC80623G540}}\n{{cpulist|bridge|sandybridge|model=Celeron G550|ark=53418\n|cores=2|l3=2|mult=26|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=June 2012|price=$52\n|sspec1=SR061|step1=Q0|sock=1155|part1=CM8062307261218|part2=BX80623G550|part3=BXC80623G550}}\n{{cpulist|bridge|sandybridge|model=Celeron G555|ark=69115\n|cores=2|l3=2|mult=27|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2012|price=$52\n|sspec1=SR0RZ|step1=Q0|sock=1155|part1=CM8062301263601|part2=BX80623G555|part3=BXC80623G555}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|sandybridge|model=Celeron G440|ark=58667\n|cores=1|l3=1|mult=16|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2011|price=$37\n|sspec1=SR0BY|step1=Q0|sock=1155|part1=CM8062301088501|part2=BX80623G440|part3=BXC80623G440}}\n{{cpulist|bridge|sandybridge|model=Celeron G460|ark=63913\n|cores=1|l3=1.5|mult=18|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=December 2011|price=$37\n|sspec1=SR0GR|step1=Q0|sock=1155|part1=CM8062301088702|part2=BX80623G460|part3=BXC80623G460}}\n{{cpulist|bridge|sandybridge|model=Celeron G465|ark=69363\n|cores=1|l3=1.5|mult=19|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2012|price=$37\n|sspec1=SR0S8|step1=Q0|sock=1155|part1=CM8062301264500|part2=BX80623G465|part3=BXC80623G465}}\n{{cpulist|bridge|sandybridge|model=Celeron G470|ark=74390\n|cores=1|l3=1.5|mult=20|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2013|price=$37\n|sspec1=SR0S7|step1=Q0|sock=1155|part1=CM8062301264401|part2=BX80623G470|part3=}}\n{{cpulist|bridge|sandybridge|model=Celeron G530T|ark=53415\n|cores=2|l3=2|mult=20|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2011|price=$47\n|sspec1=SR05K|step1=Q0|sock=1155|part1=CM8062301046904}}\n{{cpulist|bridge|sandybridge|model=Celeron G540T|ark=53417\n|cores=2|l3=2|mult=21|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2012|price=$42\n|sspec1=SR05L|step1=Q0|sock=1155|part1=CM8062301047004}}\n{{cpulist|bridge|sandybridge|model=Celeron G550T|ark=53419\n|cores=2|l3=2|mult=22|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2012|price=$42\n|sspec1=SR05V|step1=Q0|sock=1155|part1=CM8062301002309}}\n{{end}}\n\n==== \"[[Ivy Bridge (microarchitecture)|Ivy Bridge]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache, ECC Memory.''\n* [[Intel HD Graphics|HD Graphics]] (Ivy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2500, but does not support the following technologies: Intel Quick Sync Video, InTru 3D, Clear Video HD, Wireless Display, Intel Insider.\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|ivybridge|model=Celeron G1610|ark=71072\n|cores=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=January 20, 2013|price=$42|links=1\n|sspec1=SR10K|step1=P0|sock1=LGA 1155|part1=CM8063701444901|part2=BX80637G1610|part3=BXC80637G1610}}\n{{cpulist|bridge|ivybridge|model=Celeron G1620|ark=71073\n|cores=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=January 20, 2013|price=$52|\n|sspec1=SR10L|step1=P0|sock1=LGA 1155|part1=CM8063701445001|part2=BX80637G1620|part3=BXC80637G1620}}\n{{cpulist|bridge|ivybridge|model=Celeron G1630|ark=76344\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=September 1, 2013|price=$52|\n|sspec1=SR16A|step1=P0|sock1=LGA 1155|part1=CM8063701449000|part2=BX80637G1630|part3=}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|ivybridge|model=Celeron G1610T|ark=71074\n|cores=2|l3=2|mult=23|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=January 20, 2013|price=$42|\n|sspec1=SR10M|step1=P0|sock1=LGA 1155|part1=CM8063701445100}}\n{{cpulist|bridge|ivybridge|model=Celeron G1620T|ark=76345\n|cores=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=September 1, 2013|price=$42|\n|sspec1=SR169|step1=P0|sock1=LGA 1155|part1=CM8063701448300}}\n{{end}}\n\n=== Silvermont based Celerons ===\n\n====\"[[Silvermont|Bay Trail-D]]\" (22 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], [[Intel VT-x]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Ivy Bridge (microarchitecture)|Ivy Bridge]] [[Intel HD Graphics]], with 4 execution units, and supports DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).\n* Package size:  25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J1750|ark=76531|cores=2|mult=29|l2=1|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-750|tdp=10|sdp=|sock1=FC-BGA 1170|date=September 2013|price=$72|links=1\n  |sspec1=SR1LP|sspec2=SR1H6|step1=B2|step2=B2|part1=FH8065301562600}}\n{{cpulist|silvermont|baytrail|model=Celeron J1800|ark=78866|cores=2|mult=29|l2=1|burst=2.58|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-792|tdp=10|sdp=|sock1=FC-BGA 1170|date=November 2013|price=$72\n  |sspec1=SR1SD|step1=B3|part1=FH8065301615103\n  |sspec2=SR1UU|step2=C0|part2=FH8065301615104\n  |sspec3=SR3V6|step3=D1|part3=FH8065301615104}}\n{{cpulist|silvermont|baytrail|model=Celeron J1850|ark=76530|cores=4|mult=24|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-792|tdp=10|sdp=|sock1=FC-BGA 1170|date=September 2013|price=$82\n  |sspec1=SR1LN|sspec2=SR1H5|step1=B2|step2=B2|part1=FH8065301455200}}\n{{cpulist|silvermont|baytrail|model=Celeron J1900|ark=78867|cores=4|mult=24|burst=2.41|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-854|tdp=10|sdp=|sock1=FC-BGA 1170|date=November 2013|price=$82\n  |sspec1=SR1SC|step1=B3|part1=FH8065301615009\n  |sspec2=SR1UT|step2=C0|part2=FH8065301615010\n  |sspec3=SR3V5|step3=D1|part3=FH8065301615010}}\n{{end}}\n\n====\"[[Silvermont|Braswell]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Broadwell (microarchitecture)|Broadwell]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 11.2, OpenGL 4.4, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J3060|ark=91534|cores=2|mult=19.2|burst=2.48|gfxmodel=400\n|gfxclock=320-700|l2=1<ref group=\"note\" name=\"cpuworld\">2-core variants are erroneously described as featuring 2&nbsp;MB L2 cache on [//ark.intel.com Intel ARK], but in fact only have 1&nbsp;MB L2 cache; see {{cite web|url=http://www.cpu-world.com/news_2015/2015033101_Intel_quietly_launches_Braswell_processors.html|title=Intel quietly launches Braswell processors|first=Anthony|last=Shvets|date=March 31, 2015|publisher=CPU World}}</ref>|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=|sock1=FC-BGA 1170|date=January 2016|price=$107|links=1\n  |sspec1=SR2KR|step1=D1|part1=FH8066501715934}}\n{{cpulist|silvermont|baytrail|model=Celeron J3160|ark=91533|cores=4|mult=19.2|burst=2.24|gfxmodel=400\n|gfxclock=320-700|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KS|step1=D1|part1=FH8066501715935}}\n{{end}}\n\n=== Haswell based Celerons ===\n\n==== \"[[Haswell (microarchitecture)|Haswell-DT]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Haswell Celerons support Quick Sync.\n* Haswell-R Celerons G1840, G1850, and G1840T also support ''[[WiDi|Intel Wireless Display]]''.\n* Transistors: 1.4 billion\n* [[Die (integrated circuit)|Die]] size: 177&nbsp;mm<sup>2</sup>\n* All models support [[ECC memory]].\n{{cpulist|haswell|head}}\n{{cpulist|haswell|section=standard power}}\n{{cpulist|haswell|haswell|model=Celeron G1820|ark=78955\n|cores=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=January 2014|price=$42|links=1\n|sspec1=SR1CN|step1=C0|sock=1150|part1=CM8064601483405|part2=BX80646G1820|part3=BXC80646G1820}}\n{{cpulist|haswell|haswell|model=Celeron G1830|ark=78954\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=January 2014|price=$52\n|sspec1=SR1NC|step1=C0|sock=1150|part1=CM8064601483404|part2=BX80646G1830|part3=BXC80646G1830}}\n{{cpulist|haswell|haswell|model=Celeron G1840|ark=80800\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=May 2014|price=$42\n|sspec1=SR1VK|step1=C0|sock=1150|part1=CM8064601483439|part2=BX80646G1840|part3=BXC80646G1840}}\n{{cpulist|haswell|haswell|model=Celeron G1850|ark=80798\n|cores=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=May 2014|price=$52\n|sspec1=SR1KH|step1=C0|sock=1150|part1=CM8064601483406|part2=BX80646G1850|part3=BXC80646G1850}}\n{{cpulist|haswell|section=low power}}\n{{cpulist|haswell|haswell|model=Celeron G1820T|ark=78956\n|cores=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131050|tdp=35|date=January 2014|price=$42\n|sspec1=SR1CP|step1=C0|sock=1150|part1=CM8064601482617}}\n{{cpulist|haswell|haswell|model=Celeron G1840T|ark=80801\n|cores=2|l3=2|mult=25|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131050|tdp=35|date=May 2014|price=$42\n|sspec1=SR1KA|step1=C0|sock=1150|part1=CM8064601482618|part2=|part3=}}\n{{cpulist|haswell|section=low power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron G1820TE|ark=78957\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=35|date=January 2014|price=$42\n|sspec1=SR182|sspec2=SR1T6|step1=C0|step2=C0|sock=1150|part1=CM8064601484601|part2=CM8064601618705}}\n{{end}}\n\n=== Skylake based Celerons ===\n\n==== \"[[Skylake (microarchitecture)|Skylake-S]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache.''\n* All models support up to DDR3-1600 or DDR4-2133 memory.\n* All models support ECC memory.\n* Transistors: TBD\n* [[Die (integrated circuit)|Die]] size: TBD\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=standard power}}\n{{cpulist|skylake|skylake|model=Celeron G3900|ark=90741\n|cores=2|threads=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=51|date=January 2016|price=$42|links=1\n|sspec1=SR2HV|step1=S0|sock=1151|part1=BX80662G3900|part2=CM8066201928610}}\n{{cpulist|skylake|skylake|model=Celeron G3920|ark=90737\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=51|date=January 2016|price=$52\n|sspec1=SR2HX|step1=S0|sock=1151|part1=BX80662G3920|part2=CM8066201928609}}\n{{cpulist|skylake|section=low power}}\n{{cpulist|skylake|skylake|model=Celeron G3900T|ark=90738\n|cores=2|threads=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$42\n|sspec1=SR2HT|step1=S0|sock=1151|part1=CM8066201928505}}\n{{cpulist|skylake|section=embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3900E|ark=90713\n|cores=2|threads=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$107\n|sspec1=SR2GH|step1=R0|sock=1440|part1=CL8066201939703|part2=}}\n{{cpulist|skylake|skylake|model=Celeron G3900TE|ark=90711\n|cores=2|threads=2|l3=2|mult=23|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$42\n|sspec1=SR2LU|step1=R0|sock=1151|part1=CM8066201938802|part2=}}\n{{cpulist|skylake|section=low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3902E|ark=90619\n|cores=2|threads=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=25|date=January 2016|price=$107\n|sspec1=SR2GJ|step1=R0|sock=1440|part1=CL8066202400204|part2=}}\n{{end}}\n\n=== Goldmont based Celerons ===\n\n====\"[[Goldmont|Apollo Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Skylake (microarchitecture)|Skylake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 24&nbsp;mm \u00d7 31&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J3355|ark=95597|cores=2|mult=24|burst=2.5|gfxmodel=500\n|gfxclock=250-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1296|date=September 2016|price=$107|links=1\n  |sspec1=SR2Z8|step1=B1|part1=FH8066802986000|sspec2=SREKJ|step2=F1}}\n{{cpulist|silvermont|baytrail|model=Celeron J3455|ark=95594|cores=4|mult=18|burst=2.3|gfxmodel=500\n|gfxclock=250-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1296|date=September 2016|price=$107\n  |sspec1=SR2Z9|step1=B1|part1=FH8066802986102|sspec2=SREKK|step2=F1}}\n{{end}}\n\n=== Goldmont Plus based Celerons ===\n\n====\"[[Goldmont Plus|Gemini Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 24&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J4005|ark=128992|cores=2|mult=24|burst=2.7|gfxmodel=600\n|gfxclock=250-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=December 2017|price=$107|links=1\n  |sspec1=SR3S5|step1=B0|part1=FH8068003067416}}\n{{cpulist|silvermont|baytrail|model=Celeron J4105|ark=128989|cores=4|mult=18|burst=2.5|gfxmodel=600\n|gfxclock=250-750|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=December 2017|price=$107\n  |sspec1=SR3S4|step1=B0|part1=FH8068003067403}}\n{{end}}\n\n====\"[[Goldmont Plus|Gemini Lake Refresh]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 24&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J4025|ark=197307|cores=2|mult=24|burst=2.9|gfxmodel=600\n|gfxclock=250-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=November 2019|price=$107|links=1\n  |sspec1=SRET3|step1=R0|part1=FH8068003067428}}\n{{cpulist|silvermont|baytrail|model=Celeron J4125|ark=197305|cores=4|mult=24|burst=2.7|gfxmodel=600\n|gfxclock=250-750|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=November 2019|price=$107\n  |sspec1=SRGZS|step1=R0|part1=FH8068003067410}}\n{{end}}\n\n=== Kaby Lake based Celerons ===\n\n==== \"[[Kaby Lake (microarchitecture)|Kaby Lake-S]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache.''\n* All models support up to DDR3-1600 or DDR4-2400 memory (DDR4-2133 for embedded models).\n* All models support ECC memory.\n* Transistors: TBD\n* [[Die (integrated circuit)|Die]] size: TBD\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=standard power}}\n{{cpulist|skylake|skylake|model=Celeron G3930|ark=97452\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131050|tdp=51|date=January 2017|price=$42|links=1\n|sspec1=SR35K|step1=S0|sock=1151|part1=BX80677G3930|part2=BXC80677G3930}}\n{{cpulist|skylake|skylake|model=Celeron G3950|ark=97451\n|cores=2|threads=2|l3=2|mult=30|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131050|tdp=51|date=January 2017|price=$52\n|sspec1=SR35J|step1=S0|sock=1151|part1=BX80677G3950|part2=}}\n{{cpulist|skylake|section=low power}}\n{{cpulist|skylake|skylake|model=Celeron G3930T|ark=97467\n|cores=2|threads=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131000|tdp=35|date=January 2017|price=$42\n|sspec1=SR35V|step1=S0|sock=1151|part1=CM8067703016211}}\n{{cpulist|skylake|section=standard power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3930E|ark=122824\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131000|tdp=54|date=June 2017|price=$42\n|sspec1=SR38G|step1=B0|sock=1151|part1=CM8067703318802}}\n{{cpulist|skylake|section=low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3930TE|ark=122825\n|cores=2|threads=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u2013950|tdp=35|date=June 2017|price=$42\n|sspec1=SR38H|step1=B0|sock=1151|part1=CM8067703318900}}\n{{end}}\n\n=== [[Coffee Lake|Coffee Lake based Celerons]] ===\n==== \"Coffee Lake-S\" (14 nm) ====\n\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=Standard power}}\n{{cpulist|skylake|skylake|model=Celeron G4900|ark=129487|cores=2|threads=2|l3=2|mult=31|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2018|price=$42|sspec1=SR3W4|step1=B0|sock=1151|part1=CM8068403378112|part2=BX80684G4900|part3=BXC80684G4900}}\n{{cpulist|skylake|skylake|model=Celeron G4920|ark=129950|cores=2|threads=2|l3=2|mult=32|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2018|price=$52|sspec1=SR3YL|step1=B0|sock=1151|part1=CM8068403378011|part2=BX80684G4920|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4930|ark=134878|cores=2|threads=2|l3=2|mult=32|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2019|price=$42|sspec1=SR3YN|step1=B0|sock=1151|part1=CM8068403378114|part2=|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4950|ark=134879|cores=2|threads=2|l3=2|mult=33|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2019|price=$52|sspec1=SR3YM|step1=B0|sock=1151|part1=CM8068403378012|part2=|part3=}}\n{{cpulist|skylake|section=Low power}}\n{{cpulist|skylake|skylake|model=Celeron G4900T|ark=129952|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131000|tdp=35|date=April 2018|price=$42|sspec1=SR3YP|step1=B0|sock=1151|part1=CM8068403379312|part2=|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4930T|ark=134868|cores=2|threads=2|l3=2|mult=30|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131000|tdp=35|date=April 2019|price=$42|sspec1=SR3YQ|step1=B0|sock=1151|part1=CM8068403379313|part2=|part3=}}\n{{end}}\n\n==== \"Coffee Lake-H\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=Embedded}}\n{{cpulist|skylake|skylake|model=Celeron G4930E|ark=195332|cores=2|threads=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=35|date=June 2019|price=$107|sspec1=SRFEE|step1=U0|sock=1440|part1=CL8068404164900|part2=|part3=}}\n{{cpulist|skylake|section=Low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G4932E|ark=195330|cores=2|threads=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=25|date=June 2019|price=$107|sspec1=SRFEL|step1=U0|sock=1440|part1=CL8068404165500|part2=|part3=}}\n{{end}}\n\n== Mobile Processors ==\n\n=== P6 based Celerons ===\n\n==== Mobile Celeron ''(single-core)'' ====\n\n===== [[Mendocino (microprocessor)|\"Mendocino\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 266|ark=49970\n|l2=128|fsb=66|mult=4|vmin=1.5|vmax=|tdp=9.8|date=January 1999|price=$106|links=1\n|sspec1=SL3HM|step1=mcpA0|sock1=[[Micro-PGA2|\u03bcPGA2]]|part1=KP80524KX266128\n|sspec2=SL23Y|step2=mcbA0|sock2=[[BGA2]]|part2=KC80524KX266128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 300|ark=49971\n|l2=128|fsb=66|mult=4.5|vmin=1.6|vmax=|tdp=11.1|date=January 1999|price=$187\n|sspec1=SL3HN|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX300128\n|sspec2=SL3AH|step2=mcbA0|sock2=BGA2|part2=KC80524KX300128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 333<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3HP.html |title=Celeron 333(PGA) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3C8.html |title=Celeron 333(BGA) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=\n|l2=128|fsb=66|mult=5|vmin=1.6|vmax=|tdp=11.8|date=April 1999|price=$159\n|sspec1=SL3HP|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX333128\n|sspec2=SL3C8|step2=mcbA0|sock2=BGA2|part2=KC80524KX333128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 366|ark=47673\n|l2=128|fsb=66|mult=5.5|vmin=1.6|vmax=|tdp=13.1|date=May 1999|price=$170\n|sspec1=SL3HQ|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX366128\n|sspec2=SL3C7|step2=mcbA0|sock2=BGA2|part2=KC80524KX366128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 400|ark=49972\n|l2=128|fsb=66|mult=6|vmin=1.6|vmax=|tdp=13.8|date=June 1999|price=$187\n|sspec1=SL3GR|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX400128\n|sspec2=SL3GQ|step2=mcbA0|sock2=BGA2|part2=KC80524KX400128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 433|ark=49973\n|l2=128|fsb=66|mult=6.5|vmin=1.9|vmax=|tdp=19.4|date=September 1999|price=$159\n|sspec1=SL3KB|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX433128\n|sspec2=SL3KA|step2=mcbA0|sock2=BGA2|part2=KC80524KX433128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 466|ark=49974\n|l2=128|fsb=66|mult=7|vmin=1.9|vmax=|tdp=20.7|date=September 1999|price=$209\n|sspec1=SL3KD|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX466128\n|sspec2=SL3KC|step2=mcbA0|sock2=BGA2|part2=KC80524KX466128}}\n{{cpulist|p6|section=low voltage}}\n{{cpulist|p6|mendocino|model=Mobile Celeron LV 266<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3DQ.html |title=Celeron LV 266 |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=\n|l2=128|fsb=66|mult=4|vmin=1.5|vmax=|tdp=7.9|date=April 1999|price=|links=1\n|sspec1=SL3DQ|step1=mcbA0|sock1=[[BGA2]]|part1=KC80524KX266128LP}}\n{{end}}\n\n===== [[Coppermine (microprocessor)|\"Coppermine-128\"]] (180 nm)  {{anchor|\"Coppermine-128\" (standard-voltage, 180 nm)|\"Coppermine-128\" (low-voltage, 180 nm)|\"Coppermine-128\" (ultra-low-voltage, 180 nm)}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 450|ark=27321\n|l2=128|fsb=100|mult=4.5|vmin=1.6|vmax=|tdp=15.5|date=February 2000|price=|links=1\n|sspec1=SL3PF|step1=PA2|sock1=[[Socket 495]]|part1=KP80526NY450128\n|sspec2=SL43U|step2=PB0|sock2=[[BGA2]]|part2=KC80526NY450128\n|sspec3=SL4JS|step3=PC0\n|sspec4=SL3PD|step4=BA2\n|sspec=\n* SL43T&nbsp;(BB0)\n* SL4JC&nbsp;(BC0)\n* SL4PT}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 500|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.6|vmax=|tdp=16.8|date=February 2000|price=\n|sspec1=SL3PE|step1=PA2|sock1=Socket 495|part1=KP80526NY500128\n|sspec2=SL43R|step2=PB0|sock2=BGA2|part2=KC80526NY500128\n|sspec3=SL46Y|step3=PC0\n|sspec4=SL4JT|step4=PC0\n|sspec=\n* SL4PV&nbsp;(PC0)\n* SL3PC&nbsp;(BA2)\n* SL43Q&nbsp;(BB0)\n* SL4JD&nbsp;(BC0)\n* SL45A&nbsp;(PB0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 550|ark=27323\n|l2=128|fsb=100|mult=5.5|vmin=1.6|vmax=|tdp=18.4|date=April 2000|price=\n|sspec1=SL3ZF|step1=PB0|sock1=Socket 495|part1=KP80526NY550128\n|sspec2=SL4MT|step2=PB0|sock2=BGA2|part2=KC80526NY550128\n|sspec3=SL4JU|step3=PC0\n|sspec4=SL3ZE|step4=BB0\n|sspec=* SL4JE (BC0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 600|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.6|vmax=|tdp=13|date=June 2000|price=\n|sspec1=SL4AP|step1=PB0|sock1=Socket 495|part1=KP80526NY600128\n|sspec2=SL4JV|step2=PC0|sock2=BGA2|part2=KC80526NY600128\n|sspec3=SL4MU|step3=PC0\n|sspec4=SL4PW|step4=PC0\n|sspec=\n* SL4AR&nbsp;(BC0)\n* SL4JF&nbsp;(BC0)\n* SL582\n* SL5DS}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 650|ark=27325\n|l2=128|fsb=100|mult=6.5|vmin=1.6|vmax=|tdp=14|date=June 2000|price=\n|sspec1=SL4AE|step1=PB0|sock1=Socket 495|part1=KP80526NY650128\n|sspec2=SL4MV|step2=PB0|sock2=BGA2|part2=KC80526NY650128\n|sspec3=SL4JW|step3=PC0\n|sspec4=SL4PX|step4=PC0\n|sspec=\n* SL4AD&nbsp;(BB0)\n* SL4JG&nbsp;(BC0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 700|ark=27326\n|l2=128|fsb=100|mult=7|vmin=1.6|vmax=|tdp=15|date=September 2000|price=\n|sspec1=SL4GX|step1=PC0|sock1=Socket 495|part1=KP80526NY700128\n|sspec2=SL4PY|step2=PC0|sock2=BGA2|part2=KC80526NY700128\n|sspec3=SL53D|step3=PD0\n|sspec4=SL4GU|step4=BC0\n|sspec=* SL53V&nbsp;(BD0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 750|ark=27328\n|l2=128|fsb=100|mult=7.5|vmin=1.6|vmax=|tdp=15.8|date=March 2001|price=\n|sspec1=SL55Q|step1=PC0|sock1=Socket 495|part1=KP80526NY750128\n|sspec2=SL56Q|step2=PC0|sock2=BGA2|part2=KC80526NY750128\n|sspec3=SL53C|step3=PD0\n|sspec4=SL58K|step4=PD0\n|sspec=\n* SL56P&nbsp;(BC0)\n* SL53U&nbsp;(BD0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 800|ark=27329\n|l2=128|fsb=100|mult=8|vmin=1.6|vmax=|tdp=17.6|date=May 2001|price=\n|sspec1=SL584|step1=PD0|sock1=Socket 495|part1=KP80526NY800128\n|sspec2=SL5CB|step2=PD0|sock2=BGA2|part2=KC80526NY800128\n|sspec3=SL57X|step3=BD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 850|ark=27331\n|l2=128|fsb=100|mult=8.5|vmin=1.6|vmax=|tdp=18.8|date=July 2001|price=\n|sspec1=SL585|step1=PD0|sock1=Socket 495|part1=KP80526NY850128\n|sspec2=SL57Y|step2=BD0|sock2=BGA2|part2=KC80526NY850128}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 900|ark=27333\n|l2=128|fsb=100|mult=9|vmin=1.7|vmax=|tdp=24|date=October 2001|price=\n|sspec1=SL5PY|step1=PD0|sock1=Socket 495|part1=KP80526NY900128\n|sspec2=SL5PX|step2=BD0|sock2=BGA2|part2=KC80526NY900128}}\n{{cpulist|p6|section=low voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 400|ark=27335\n|l2=128|fsb=100|mult=4|vmin=1.35|vmax=|tdp=6.5|date=February 2000|price=|links=1\n|sspec1=SL3UL|step1=BA2|sock1=[[BGA2]]|part1=KC80526LY400128\n|sspec2=SL43W|step2=BB0\n|sspec3=SL4J8|step3=BC0\n|sspec4=SL544|step4=PD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL43Z.html |title=Celeron LV 500(BB0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL543.html |title=Celeron LV 500(PD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-500-Mobile-LV-cpu-no3025.html |title=Celeron LV 500 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.35|vmax=|tdp=12.2|date=June 2000|price=\n|sspec1=SL45A|step1=BB0|sock1=BGA2|part1=KC80526LY500128\n|sspec2=SL4J9|step2=BC0\n|sspec3=SL543|step3=PD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 600<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL582.html |title=Celeron LV 600(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-600-Mobile-LV-cpu-no3027.html |title=Celeron LV 600 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.35|vmax=|tdp=14.4|date=May 2001|price=\n|sspec1=SL582|step1=BD0|sock1=BGA2|part1=KC80526LY600128}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron ULV 500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL4ZR.html |title=Celeron ULV 500(BC0) |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DR.html |title=Celeron ULV 500(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-500-Mobile-ULV-cpu-no3026.html |title=Mobile Celeron ULV 500 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.1|vmax=|tdp=8.1|date=January 2001|price=|links=1\n|sspec1=SL4ZR|step1=BC0|sock1=[[BGA2]]|part1=KC80526LL500128\n|sspec2=SL5DR|step2=BD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron ULV 600<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DS.html |title=Celeron ULV 600 |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5V5.html |title=Celeron ULV 600(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DS.html |title=Celeron ULV 600 (OEM) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.1|vmax=|tdp=9.7|date=May 2001|price=\n|sspec1=SL5DS|step1=BD0|sock1=BGA2|part1=KC80526LL600128\n|sspec2=SL5V5|step2=BD0}}\n{{end}}\n\n===== [[Coppermine T (microprocessor)|\"Coppermine T\"]] (180 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 733|ark=27327\n|l2=128|fsb=133|mult=5.5|vmin=1.7|vmax=|tdp=20.6|date=October 2001|price=|links=1\n|sspec1=SL5SS|step1=FPD0|sock1=[[Socket 495]]|part1=RH80533NZ733128\n|sspec2=SL5T4|step2=FPD0|sock2=[[BGA2]]|part2=KW80533NZ733128\n|sspec3=SL5SP|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 800A|ark=27330\n|l2=128|fsb=133|mult=6|vmin=1.7|vmax=|tdp=22|date=October 2001|price=\n|sspec1=SL5ST|step1=FPD0|sock1=Socket 495|part1=RH80533NZ800128\n|sspec2=SL5T3|step2=FPD0|sock2=BGA2|part2=KW80533NZ800128\n|sspec3=SL5SQ|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 866|ark=27332\n|l2=128|fsb=133|mult=6.5|vmin=1.7|vmax=|tdp=23.3|date=June 2001|price=\n|sspec1=SL5Q3|step1=FPD0|sock1=Socket 495|part1=RH80533NZ866128\n|sspec2=SL5T2|step2=FPD0|sock2=BGA2|part2=KW80533NZ866128\n|sspec3=SL5Q2|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 933|ark=27334\n|l2=128|fsb=133|mult=7|vmin=1.7|vmax=|tdp=20.6|date=June 2001|price=\n|sspec1=SL5SK|step1=FPD0|sock1=Socket 495|part1=RH80533NZ933128\n|sspec2=SL5SU|step2=FPD0|sock2=BGA2|part2=KW80533NZ933128\n|sspec3=SL5SR|step3=FBD0}}\n{{end}}\n\n===== [[Tualatin (microprocessor)|\"Tualatin-256\"]] (130 nm)  {{anchor|\"Tualatin-256\" (standard-voltage, 130 nm)|\"Tualatin-256\" (low-voltage, 130 nm)|\"Tualatin-256\" (ultra-low-voltage, 130 nm)}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''standard voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27305 Mobile Celeron 1000] ||SL6B3 (B1)<br>SL693 (A1)<br>SL6AB (B1)<br>SL694 (A1) ||1000&nbsp;MHz ||256 KB ||133 MT/s ||7.5\u00d7 ||1.40 ||22 W ||[[Socket 479|PBGA 479]]<br>PPGA 478 ||17 April 2002 ||RH80530NZ001256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27306 Mobile Celeron 1066] ||SL6H7 (B1)<br>SL643 (A1)<br>SL64M (A1) ||1066&nbsp;MHz ||256 KB ||133 MT/s ||8\u00d7 ||1.45 ||23.2 W ||PPGA 478 ||21 January 2002 ||RH80530NZ004256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27307 Mobile Celeron 1133] ||SL6H8 (B1)<br>SL642 (A1)<br>SL64L (A1) ||1133&nbsp;MHz ||256 KB ||133 MT/s ||8.5\u00d7 ||1.45 ||23.8 W ||PPGA 478 ||21 January 2002 ||RH80530NZ006256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27308 Mobile Celeron 1200] ||SL6H9 (B1)<br>SL64K (A1)<br>SL63Z (A1) ||1200&nbsp;MHz ||256 KB ||133 MT/s ||9\u00d7 ||1.45 ||24.4 W ||PPGA 478 ||21 January 2002 ||RH80530NZ009256 ||\n|-\n|Mobile Celeron 1266<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6Z9.html |title=Mobile Celeron 1266 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>[http://www.x86-guide.com/en/cpu/Intel-Celeron-1266-Mobile-\u00b5-FCPGA-cpu-no2647.html Mobile Celeron 1266]</ref> ||SL6Z9 (B1) ||1266&nbsp;MHz ||256 KB ||133 MT/s ||9.5\u00d7 ||1.40 ||22 W ||PPGA 478 ||16 April 2003 ||RH80530NZ012256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27311 Mobile Celeron 1333]<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6ZA.html |title=Mobile Celeron 1333(B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref> ||SL6HA (B1)<br>SL6ZA (B1)<br>SL68J (A1) ||1333&nbsp;MHz ||256 KB ||133 MT/s ||10\u00d7 ||1.5 ||19 W ||PPGA 478 ||24 June 2002 ||RH80530WZ014256 ||\n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''low voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27338 Mobile Celeron LV 650]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-650-Mobile-LV-cpu-no2659.html |title=Mobile Celeron LV 650 |publisher=X86-guide.com |date=2001-10-01 |accessdate=2016-04-21}}</ref> ||SL6B6 (B1)<br>SL5YA (A1) ||650&nbsp;MHz ||256 KB ||100 MT/s ||6.5\u00d7 ||1.15 ||10.6 W ||[[Socket 479|PBGA 479]] ||1 October 2001 ||RJ80530MY650256 ||\n|-\n|Mobile Celeron LV 667<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL63D.html |title=Mobile Celeron LV 667 (A1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-667-Mobile-LV-cpu-no2667.html |title=Mobile Celeron LV 667 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL63D (A1) ||667&nbsp;MHz ||256 KB ||133 MT/s ||5\u00d7 ||1.15 || ||PBGA 479 ||16 September 2002 ||RJ80530MZ667256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=31827 Mobile Celeron LV 733]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-733-Mobile-LV-cpu-no2663.html |title=Mobile Celeron LV 733 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL6B4 (B1)<br>SL68M (A1) ||733&nbsp;MHz ||256 KB ||133 MT/s ||5.5\u00d7 ||1.15 ||11.2 W ||PBGA 479 ||17 April 2002 ||RJ80530MZ733256 ||\n|-\n|Mobile Celeron LV 866<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6CY.html |title=Mobile Celeron LV 866(A1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-866-Mobile-LV-cpu-no2666.html |title=Mobile Celeron LV 866 |publisher=X86-guide.com |date=2003-01-14 |accessdate=2016-04-21}}</ref> ||SL6CY (B1) ||866&nbsp;MHz ||256 KB ||133 MT/s ||6.5\u00d7 ||1.15 ||9.61 W ||PBGA 479 ||14 January 2003 ||RJ80530MZ866256 ||\n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''ultra-low voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27338 Mobile Celeron ULV 650]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-650-Mobile-ULV-cpu-no2660.html |title=Mobile Celeron ULV 650 |publisher=X86-guide.com |date=2002-01-21 |accessdate=2016-04-21}}</ref> ||SL6B8 (B1)<br>SL63F (A1)<br> ||650&nbsp;MHz ||256 KB ||100 MT/s ||6.5\u00d7 ||1.1 ||7 W ||[[Socket 479|PBGA 479]] ||21 January 2002 ||RJ80530VY650256 ||\n|-\n|Mobile Celeron ULV 700<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6CZ.html |title=Mobile Celeron ULV 700 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-700-Mobile-ULV-cpu-no2662.html |title=Mobile Celeron ULV 700 |publisher=X86-guide.com |date=2002-09-16 |accessdate=2016-04-21}}</ref> ||SL6CZ (B1) ||700&nbsp;MHz ||256 KB ||100 MT/s ||7\u00d7 ||1.1 ||7 W ||PBGA 479 ||16 September 2002 ||RJ80530VY700256 ||\n|-\n|Mobile Celeron ULV 733<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6D2.html |title=Mobile Celeron ULV 733 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-733-Mobile-ULV-cpu-no2664.html |title=Mobile Celeron ULV 733 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL6D2 (B1) ||733&nbsp;MHz ||256 KB ||133 MT/s ||5.5\u00d7 ||1.1 ||7 W ||PBGA 479 ||16 September 2002 ||RJ80530VZ733256 ||\n|-\n|Mobile Celeron ULV 800<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6D4.html |title=Mobile Celeron ULV 800 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-800-Mobile-ULV-cpu-no2665.html |title=Mobile Celeron ULV 800 |publisher=X86-guide.com |date=2003-01-14 |accessdate=2016-04-21}}</ref> ||SL6D4 (B1) ||800&nbsp;MHz ||256 KB ||133 MT/s ||6\u00d7 ||1.1 ||7 W ||PBGA 479 ||14 January 2003 ||RJ80530VZ800256 ||\n|}\n\n===Netburst based Celerons===\n\n====Mobile Celeron ''(single-core)''====\n\n===== \"[[Celeron#Northwood-256|Northwood-256]]\" (130 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]])\n|-\n|[http://ark.intel.com/Product.aspx?id=27309 Mobile Celeron 1.2] ||SL7MG (D1) ||1200&nbsp;MHz ||256 KB ||400 MT/s ||12\u00d7 ||1.3 V ||20.8 W ||[[Socket 478|PPGA 478]] ||May 2002 ||RH80532NC009256 || \n|-\n|[http://ark.intel.com/Product.aspx?id=27312 Mobile Celeron 1.4] ||SL6FM (B0)<br>SL6M4 (C1) ||1400&nbsp;MHz ||256 KB ||400 MT/s ||14\u00d7 ||1.3 V ||30 W ||PPGA 478 ||24 June 2002 ||RH80532NC017256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27313 Mobile Celeron 1.5] ||SL6FN (B0)<br>SL6M5 (C1) ||1500&nbsp;MHz ||256 KB ||400 MT/s ||15\u00d7 ||1.3 V ||30 W ||PPGA 478 ||24 June 2002 ||RH80532NC021256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27314 Mobile Celeron 1.6] ||SL6J2 (C1) ||1600&nbsp;MHz ||256 KB ||400 MT/s ||16\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC025256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27315 Mobile Celeron 1.7] ||SL6J3 (C1)<br>SL6VG (D1) ||1700&nbsp;MHz ||256 KB ||400 MT/s ||17\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC029256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27316 Mobile Celeron 1.8] ||SL6J4 (C1)<br>SL6VH (D1) ||1800&nbsp;MHz ||256 KB ||400 MT/s ||18\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC033256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27317 Mobile Celeron 2.0] ||SL6QH (C1)<br>SL6VJ (D1) ||2000&nbsp;MHz ||256 KB ||400 MT/s ||20\u00d7 ||1.3 V ||32 W ||PPGA 478 ||14 January 2003 ||RH80532NC041256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27318 Mobile Celeron 2.2] ||SL6ZW (C0)<br>SL73Y (D1)<br>SL8SB (D1)||2200&nbsp;MHz ||256 KB ||400 MT/s ||22\u00d7 ||1.3 V ||35 W ||PPGA 478 ||16 April 2003 ||RH80532NC049256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27319 Mobile Celeron 2.4] ||SL75J (D1) ||2400&nbsp;MHz ||256 KB ||400 MT/s ||24\u00d7 ||1.3 V ||35 W ||PPGA 478 ||11 June 2003 ||RH80532NC056256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27320 Mobile Celeron 2.5] ||SL75T (D1) ||2500&nbsp;MHz ||256 KB ||400 MT/s ||25\u00d7 ||1.3 V ||35 W ||PPGA 478 ||12 November 2003 ||RH80532NC060256 ||\n|}\n\n===Pentium-M based Celerons===\n\n====Celeron M ''(single-core)''====\n\n===== [[Banias (microprocessor)|\"Banias-512\"]] (130 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|banias|model=Celeron M 310|ark=27138\n|l2=512|fsb=400|mult=12|volt=1.356 V|tdp=24.5|date=January 2004|price=|links=1\n|sspec1=SL79T|step1=B2|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=RJ80535NC009512\n|sspec2=SL79S|step2=B2|sock2=[[Socket 479]]/FC-\u00b5PGA|part2=RH80535NC009512}}\n{{cpulist|p6|banias|model=Celeron M 320|ark=27139\n|l2=512|fsb=400|mult=13|volt=1.356 V|tdp=24.5|date=January 2004|price=$49\n|sspec1=SL6NM|step1=B2|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC013512\n|sspec2=SL8FM|step2=B1|sock2=Socket 479/FC-\u00b5BGA|part2=LE80535NC013512\n|sspec3=SL6N7|step3=B0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC013512\n|sspec4=SL76S|step4=C0|sock=* Socket 479/FC-\u00b5PGA|part4=RH80535NC0131M}}\n{{cpulist|p6|banias|model=Celeron M 330|ark=27140\n|l2=512|fsb=400|mult=14|volt=1.356 V|tdp=24.5|date=April 2004|price=\n|sspec1=SL6NL|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC017512\n|sspec2=SL6N6|step2=B2|sock2=Socket 479/FC-\u00b5PGA|part2=RH80535NC017512\n|sspec3=SL76T|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC0171M}}\n{{cpulist|p6|banias|model=Celeron M 340|ark=27141\n|l2=512|fsb=400|mult=15|volt=1.356 V|tdp=24.5|date=June 2004|price=\n|sspec1=SL7MT|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC021512\n|sspec2=SL7ME|step2=B1|sock2=Socket 479/FC-\u00b5PGA|part2=RH80535NC021512\n|sspec3=SL6P6|step3=B2|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC0211M}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|banias|model=Celeron M ULV 600|ark=37245\n|l2=512|fsb=400|mult=6|volt=1.004 V|tdp=7|date=June 2004|price=|links=1\n|sspec1=SL7GE|step1=B2|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=RJ80535VC600512\n|sspec2=SL8FN|step2=B1|sock2=Socket 479/FC-\u00b5BGA|part2=LE80535VC600512}}\n{{cpulist|p6|banias|model=Celeron M ULV 800|ark=27162\n|l2=512|fsb=400|mult=8|volt=1.004 V|tdp=7|date=January 2004|price=|links=\n|sspec1=SL7DB|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535VC800512}}\n{{cpulist|p6|banias|model=Celeron M ULV 333|ark=27156\n|l2=512|fsb=400|mult=9|volt=1.004 V|tdp=7|date=January 2004|price=\n|sspec1=SL7DH|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535VC900512}}\n{{end}}\n\n===== [[Dothan (microprocessor)|\"Dothan-1024\"]] (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* ''[[XD bit]] (an [[NX bit]] implementation)'': supported by 360J, 370, 380, 390, 383\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|dothan|model=Celeron M 350|ark=27142\n|l2=1|fsb=400|mult=13|vmin=1.004|vmax=1.292|tdp=21|date=August 2004|price=|links=1\n|sspec1=SL7RA|step1=B0|sock1=[[Socket 479]]/FC-\u00b5PGA|part1=RH80536NC0131M\n|sspec2=SL7R9|step2=B0|sock2=Socket 479/[[BGA2|FC-\u00b5BGA]]|part2=RJ80536NC0131M\n|sspec3=SL86L|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80536NC0131M\n|sspec4=SL86R|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=RJ80536NC0131M\n|sspec=\n* SL8MK&nbsp;(C1)\n* SL8MD&nbsp;(C1)}}\n{{cpulist|p6|dothan|model=Celeron M 360|ark=27143\n|l2=1|fsb=400|mult=14|vmin=1.004|vmax=1.292|tdp=21|date=August 2004|price=\n|sspec1=SL7LS|step1=B0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0171M\n|sspec2=SL7LR|step2=B0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0171M\n|sspec3=SL86K|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80536NC0171M\n|sspec4=SL86Q|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=RJ80536NC0171M\n|sspec=\n* SL8ML&nbsp;(C1)\n* SL8ME&nbsp;(C1)}}\n{{cpulist|p6|dothan|model=Celeron M 370|ark=27145\n|l2=1|fsb=400|mult=15|vmin=1.004|vmax=1.292|tdp=21|date=January 2005|price=\n|sspec1=SL86J|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0211M\n|sspec2=SL86P|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0211M\n|sspec3=SL8MM|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=LE80536NC0211M\n|sspec4=SL86D|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=BX80536NC1500EJ\n|sspec=\n* SL8K6&nbsp;(C0)\n* SL8MT&nbsp;(C0)}}\n{{cpulist|p6|dothan|model=Celeron M 380|ark=27146\n|l2=1|fsb=400|mult=16|vmin=1.004|vmax=1.292|tdp=21|date=July 2005|price=\n|sspec1=SL8MN|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0251M\n|sspec2=SL8MG|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0251M\n|sspec3=SL86H|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=LE80536NC0251M\n|sspec4=SL8MU|step4=C0|sock=* Socket 479/FC-\u00b5BGA|part4=BX80536NC1600EJ}}\n{{cpulist|p6|dothan|model=Celeron M 390|ark=27147\n|l2=1|fsb=400|mult=17|vmin=1.004|vmax=1.292|tdp=21|date=December 2005|price=\n|sspec1=SL8MP|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0291M\n|sspec2=SL8MH|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0291M\n|sspec3=SL8MV|step3=C0|sock3=Socket 479/FC-\u00b5BGA|part3=LE80536NC0291M}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|dothan|model=Celeron M ULV 383|ark=27159\n|l2=1|fsb=400|mult=10|vmin=0.876|vmax=0.956|tdp=5.5|date=July 2005|price=|links=1\n|sspec1=SL8BP|step1=C0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC0011M\n|sspec2=SL8LP|step2=C0|sock2=|part2=LE80536VC0011M\n|sspec3=SL8BN|step3=C0\n|sspec4=SL8LV|step4=C0}}\n{{end}}\n\n===== [[Dothan (microprocessor)|\"Dothan-512\"]] (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[XD bit]] (an [[NX bit]] implementation)''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|dothan|model=Celeron 205<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_M/Intel-Celeron%20M%20205%20RJ80536NC009512%20-%20LE80536NC009512.html |title=Celeron 205 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=400|mult=12|volt=1.26 V|tdp=21|date=March 2007|price=|links=1\n|sspec1=SL9PX|step1=B1|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=LE80536NC009512\n|sspec2=SL9DB|step2=C0|sock2=|part2=}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|dothan|model=Celeron M ULV 353|ark=27157\n|l2=512|fsb=400|mult=9|vmin=0.876|vmax=0.94|tdp=5|date=July 20, 2004|price=$54|links=1\n|sspec1=SL7F7|step1=B0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC900512\n|sspec2=SL7QX|step2=B0|sock2=|part2=LE80536VC900512\n|sspec=* SLAFK}}\n{{cpulist|p6|dothan|model=Celeron M ULV 373|ark=27158\n|l2=512|fsb=400|mult=10|vmin=0.876|vmax=0.94|tdp=5.5|date=January 2005|price=$74\n|sspec1=SL8A4|step1=C0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC001512\n|sspec2=SL89S|step2=C0|sock2=|part2=LE80536VC001512\n|sspec=* SL8LW&nbsp;(C0)}}\n{{end}}\n\n===== [[Yonah (microprocessor)|\"Yonah-512\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[XD bit]] (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: C0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|yonah|model=Celeron 215|ark=32240\n|l2=512|fsb=533|mult=10|vmin=1.0|vmax=1.3|tdp=27|date=August 2007|price=$54|links=1\n|sspec1=SLA4L|step1=C0|part1=LE80538NE014512}}\n{{end}}\n\n===== [[Yonah (microprocessor)|\"Yonah-1024\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[XD bit]] (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: C0, D0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|yonah|model=Celeron M 410|ark=27148\n|l2=1|fsb=533|mult=11|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$54|links=1\n|sspec1=SL8W2|step1=C0|part1=LF80538NE0201M}}\n{{cpulist|p6|yonah|model=Celeron M 420|ark=27149\n|l2=1|fsb=533|mult=12|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$107\n|sspec1=SL8VZ|step1=C0|part1=LF80538NE0251M}}\n{{cpulist|p6|yonah|model=Celeron M 430|ark=27150\n|l2=1|fsb=533|mult=13|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$134\n|sspec1=SL92F|step1=C0|part1=LF80538NE0301M\n|sspec2=SL9KV|step2=D0}}\n{{cpulist|p6|yonah|model=Celeron M 440|ark=27151\n|l2=1|fsb=533|mult=14|vmin=1.0|vmax=1.3|tdp=27|date=October 2006|price=$107\n|sspec1=SL9KW|step1=D0|sock1=Socket M|part1=LF80538NE0361ME\n|sspec2=SL9LF|step2=D0|sock2=PBGA479|part2=LE80538NE0361ME\n  <!--|sspec3=SLH9W-->}}\n{{cpulist|p6|yonah|model=Celeron M 450|ark=27152\n|l2=1|fsb=533|mult=15|vmin=1.0|vmax=1.3|tdp=27|date=October 2006|price=$134\n|sspec1=SL9KX|step1=D0|part1=LF80538NE0411ME}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|yonah|model=Celeron M ULV 423|ark=27160\n|l2=1|fsb=533|mult=8|vmin=0.95|vmax=0.975|tdp=5.5|sock=FCBGA6|date=April 2006|price=$161|links=1\n|sspec1=SL8XW|step1=C0|part1=LE80538VE0041M\n|sspec2=SL9L7|step2=D0}}\n{{cpulist|p6|yonah|model=Celeron M ULV 443|ark=27978\n|l2=1|fsb=533|mult=9|vmin=0.95|vmax=0.975|tdp=5.5|sock=FCBGA6|date=September 2006|price=$161\n|sspec1=SL9L8|step1=D0|part1=LE80538VE0091ME}}\n{{end}}\n\n===== [[Sossaman (microprocessor)|\"Sossaman\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], Enhanced Intel SpeedStep Technology ([[SpeedStep|EIST]]) , [[XD bit]] (an [[NX bit]] implementation), [[Intel VT-x]]''\n* [[Die (integrated circuit)|Die]] size: 90.3&nbsp;mm<sup>2</sup>\n* [[Stepping (version numbers)|Steppings]]: D0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|sossaman|model=Celeron 1.66|ark=30543\n|l2=1|fsb=667|mult=10|vmin=1.1125|vmax=1.25|tdp=27|date=March 2006|price=$84|links=1\n|sspec1=SL9S3|step1=D0|part1=LF80538KF0281M}}\n{{cpulist|p6|sossaman|model=Celeron 1.83|ark=30544\n|l2=1|fsb=667|mult=11|vmin=1.1125|vmax=1.25|tdp=27|date=January 2007\n|sspec1=SL9S2|step1=D0|part1=LF80538KF0341M}}\n{{end}}\n\n=== Core based Celerons ===\n\n====Celeron M/Celeron ''(single-core)''====\n\n===== [[Merom (microprocessor)|\"Merom\"]], [[Merom (microprocessor)#Merom-L|\"Merom-L\"]] (standard-voltage, 65 nm) {{Anchor|\"Merom-1M\" (standard-voltage, 65 nm)|\"Merom-1024\" (standard-voltage, 65 nm)|\"Merom-512\" (standard-voltage, 65 nm)|\"Merom-L\" (standard-voltage, 65 nm)|\"Merom\" (standard-voltage, 65 nm)}} =====\n<!-- Merom-1M does not exist, this one is Merom -->\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|B2, E1, G0, G2, A1]]\n{{cpulist|core|head}} <!--                   Please convert below to use {{cpulist|core|merom}}      -->\n{{cpulist|core|merom|model=Celeron M 520|ark=27977\n|cores=1|l2=1|fsb=533|mult=12|vmin=0.95|vmax=1.3|tdp=30|sock=[[Socket M]]|date=January, 2007|price=$134|links=1\n|sspec1=SL9WT|step1=B2|part1=LF80537NE0251M\n|sspec2=SL9WN|step2=A1\n}}\n{{cpulist|core|merom|model=Celeron M 530|ark=29733\n|cores=1|l2=1|fsb=533|mult=13|vmin=0.95|vmax=1.3|tdp=30|date=March 2007|price=$134\n|sspec1=SL9UY |step1=B2 |sock1=Socket M | part1=LF80537NE0301M\n|sspec2=SLGFL |step2=G2 |sock2=Socket M | part2=LF80537NE0301M\n|sspec3=SL9VA |step3=A1 |sock3=Socket M  | part3=LF80537NE0301M\n|sspec4=SLA2G |step4=A1 |sock4=Socket M | part4=LF80537NE0301M\n|sspec5=SLA6Y |step5=B2 |sock5=FCBGA6 | part5=LE80537NE0301M\n|sspec6=SLGFY |step6=G2 |sock6=FCBGA6 | part6=LE80537NE0301M\n}}\n{{cpulist|core|merom|model=Celeron 530|ark=33100\n|cores=1|l2=1|fsb=533|mult=13|vmin=0.95|vmax=1.3|tdp=27|sock=[[Socket P]]|date=March 2007|price=$70\n|sspec1=SLA48|step1=E1|part1=LF80537NE0301M\n|sspec2=SLA2G|step2=A1|part2=LF80537NE0301MN\n}}\n{{cpulist|core|merom|model=Celeron 540|ark=30774\n|cores=1|l2=1|fsb=533|mult=14|vmin=0.95|vmax=1.3|tdp=30|sock=Socket P|date=July 2007|price=$134\n|sspec1=SLA47|step1=E1|part1=LF80537NE0361M\n|sspec2=SLA2F|step2=A1\n}}\n{{cpulist|core|merom|model=Celeron 550|ark=31727\n|cores=1|l2=1|fsb=533|mult=15|vmin=0.95|vmax=1.3|tdp=30|date=5 September 2007|price=$134\n|sspec1=SLAJ9|step1=G0|sock1=Socket P|part1=LF80537NE0411M\n|sspec2=SLA2E|step2=A1|sock2=Socket P|part2=LE80537NE0411M\n|sspec3=SLALD|step3=G0|sock3=FCBGA6|part3=LE80537NE0411M\n}}\n{{cpulist|core|merom|model=Celeron 560|ark=34439\n|cores=1|l2=1|fsb=533|mult=16|vmin=0.95|vmax=1.3|tdp=27|sock=Socket P|date=December 2007|price=$134\n|sspec1=SLA2D|step1=A1|part1=LF80537NE0461M}}\n{{cpulist|core|merom|model=Celeron 570|ark=36676\n|cores=1|l2=1|fsb=533|mult=17|vmin=0.95|vmax=1.3|tdp=27|sock=Socket P|date=May 2008|price=$134\n|sspec1=SLA2C|step1=A1|part1=LF80537NE0511M}}\n{{end}}\n\n===== [[Merom (microprocessor)#Merom-2M|\"Merom-2M\"]] (standard-voltage, 65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron 575|ark=36680\n|cores=1|l2=1|fsb=667|mult=12|vmin=1.075|vmax=1.175|tdp=31|sock=[[Socket P]]|date=September 2008|price=$86|links=1\n|sspec1=SLB6M|step1=M0|part1=LF80537NF0411M}}\n{{cpulist|core|merom|model=Celeron 585|ark=36681\n|cores=1|l2=1|fsb=667|mult=13|vmin=1.075|vmax=1.175|tdp=31|sock=Socket P|date=September 2008|price=$107\n|sspec1=SLB6L|step1=M0|part1=LF80537NF0481M}}\n{{end}}\n\n===== [[Merom (microprocessor)#Merom-L|\"Merom-L\"]] (ultra-low-voltage, 65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|A1, M1]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron M ULV 523|ark=32241\n|cores=1|l2=1|fsb=533|mult=7|vmin=0.85|vmax=1.1|tdp=5.5|sock=FCBGA6|date=September 2007|price=$161|links=1\n|sspec1=SLAHP|step1=A1|part1=LE80537VE9331M}}\n{{cpulist|core|merom|model=Celeron ULV 573|ark=41368\n|cores=1|l2=512|fsb=533|mult=7.5|vmin=0.8|vmax=0.975|tdp=10|sock=FCBGA6 |date=June 2009|price=\n|sspec1=SLGMV|step1=M1|part1=LE80537VE001512}}\n{{end}}\n\n====Celeron ''(single-core)''====\n\n===== [[Penryn (microprocessor)#Penryn-3M|\"Penryn-3M\"]] (45 nm)  {{anchor|\"Penryn-3M\" (standard-voltage, 45 nm)|\"Penryn-3M\" (ultra-low-voltage, 45 nm}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* Package size: 35&nbsp;mm<sup>2</sup> (standard voltage), 22&nbsp;mm<sup>2</sup> (low voltage)\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n* [[Die (integrated circuit)|Die]] size: 107&nbsp;mm<sup>2</sup>\n{{cpulist|core|head}}\n{{cpulist|core|section=standard voltage}}\n{{cpulist|core|penryn|model=Celeron 900|ark=41498\n|sspec1=SLGLQ|step1=R0|cores=1|l2=1|fsb=800|mult=11|vmin=1|vmax=1.25|tdp=35|sok=|date=March 2009|part1=AW80585NG0491MA|price=$70|links=1}}\n{{cpulist|core|penryn|model=Celeron 925<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Mobile%20Celeron%20925%20-%20AW80585NG0521MA.html |title=Mobile Celeron 925 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=53692\n|sspec1=SLGLN|step1=R0|cores=1|l2=1|fsb=800|mult=11.5|vmin=1|vmax=1.25|tdp=35|sok=|date=January 2011|part1=AW80585NG0521MA|price=$70}}\n{{cpulist|core|section=ultra-low voltage}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 722|ark=36749\n|sspec1=SLGAT|step1=M0|sspec2=SLGAN|step2=R0|cores=1|l2=1|fsb=800|mult=6|vmin=0.775|vmax=1.1|tdp=5.5|date=September 2008|part1=AV80585VG0091MP|links=1}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 723|ark=36685\n|sspec1=SLGAS|step1=M0|sspec2=SLGAM|step2=R0|cores=1|l2=1|fsb=800|mult=6|vmin=1.05|vmax=1.15|tdp=10|date=September 2008|part1=AV80585VG0091M|price=$107}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 743|ark=37135\n|sspec1=SLGEV|step1=R0|cores=1|l2=1|fsb=800|mult=6.5|vmin=1.05|vmax=1.15|tdp=10|date=September 2009|part1=AV80585VG0131M|price=$107}}\n{{cpulist|core|penrynulv|model=Celeron ULV 763|ark=53691\n|sspec1=SLGQQ|step1=R0|cores=1|l2=1|fsb=800|mult=7|vmin=1.05|vmax=1.15|tdp=10|date=January 2011|part1=AV80585VG0171M|price=$107}}\n{{end}}\n* Note that 900 has also been used for three earlier models of Intel Celeron microprocessors with different microarchitectures.\n* Intel initially listed the Celeron 900 as Dual-Core and with Virtualization Technology in its Processorfinder and ARK databases, which caused confusion among customers.\n* ULV 723 possibly supports [[EIST]], but Intel's web site is inconsistent about this.\n\n====Celeron ''(dual-core)''====\n\n===== [[Merom (microprocessor)#Merom-2M|\"Merom-2M\"]] (65 nm) =====\n<!-- Merom-512 and Merom-1024 do not exist, please do not change the title back -->\n{{Anchor|\"Merom-2M\" (standard-voltage, 65 nm)|\"Merom-512\" (standard-voltage, 65 nm)|\"Merom-1024\" (standard-voltage, 65 nm)|Celeron T1000}}\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron T1400<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SLAQL.html |title=Celeron T1400 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=533|mult=13|vmin=1.075|vmax=1.175|sock=[[Socket P]]|date=July 2008|links=1\n|sspec1=SLAQL|step1=M0|part1=LF80537NE030512}}\n{{cpulist|core|merom|model=Celeron T1500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SLAQK.html |title=Celeron T1500 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=533|mult=14|vmin=1.075|vmax=1.175|sock=Socket P|date=July 2008|price=$59\n|sspec1=SLAQK|step1=M0|part1=LF80537NE036512}}\n{{cpulist|core|merom|model=Celeron T1600|ark=38979\n|l2=1|fsb=667|mult=10|vmin=1.075|vmax=1.175|sock=Socket P|date=December 2008|price=$80\n|sspec1=SLB6J|step1=M0|part1=LF80537NF0281MN}}\n{{cpulist|core|merom|model=Celeron T1700|ark=37119\n|l2=1|fsb=667|mult=11|vmin=1.075|vmax=1.175|sock=Socket P|date=December 2008|price=$86\n|sspec1=SLB6H|step1=M0|part1=LF80537NF0341MN}}\n{{end}}\n* Note that Intel has also released Core Solo microprocessors with the model numbers T1400, T1500, and T1600.\n* T1700 possibly supports [[EIST]], but Intel's web site is inconsistent about this.\n\n===== [[Penryn (microprocessor)#Penryn-3M|\"Penryn-3M\"]] (45 nm)  {{anchor|\"Penryn-3M\" (standard-voltage, 45 nm)|\"Penryn-3M\" (ultra-low-voltage, 45 nm)|Celeron T3000|Celeron SU2000}} =====\n* Based on [[Core (microarchitecture)|Core microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n{{cpulist|core|head}}\n{{cpulist|core|section=standard voltage}}\n{{cpulist|core|penryn|model=Celeron T3000<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_Dual-Core/Intel-Mobile%20Celeron%20Dual-Core%20T3000%20AW80577GG0331ML.html |title=Celeron Dual-Core T3000 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=1|fsb=800|mult=9|vmin=1|vmax=1.25|date=June 2009|price=$80|links=1\n|sspec1=SLGMY|step1=R0|part1=AW80577GG0331ML}}\n{{cpulist|core|penryn|model=Celeron T3100|ark=37258\n|l2=1|fsb=800|mult=9.5|vmin=1|vmax=1.25|date=June 2009|sock=Socket P<br>[[BGA479]]|price=$80<br>$86\n|sspec1=SLGEY|step1=R0|part1=AW80577GG0371ML\n|sspec2=SLGVS|step2=R0|part2=AV80577NG0371M}}\n{{cpulist|core|penryn|model=Celeron T3300|ark=47511\n|l2=1|fsb=800|mult=10|vmin=1|vmax=1.25|date=January 2010|sock=Socket P<br>[[BGA479]]|price=$86\n|sspec1=SLGJW|step1=R0|part1=AW80577GG0411ML\n|sspec2=SLG92|step2=R0|part2=AW80577NG0411M}}\n{{cpulist|core|penryn|model=Celeron T3500|ark=42104\n|l2=1|fsb=800|mult=10.5|vmin=1|vmax=1.25|date=September 2010|sock=Socket P<br>[[BGA479]]|price=$80\n|sspec1=SLGJV|step1=R0|part1=AW80577GG0451ML\n|sspec2=|step2=R0|part2=}}\n{{cpulist|core|section=ultra-low voltage}}\n{{cpulist|core|penrynulv|model=Celeron SU2300|ark=42779\n|l2=1|fsb=800|mult=6|vmin=1.05|vmax=1.15|date=September 2009|price=$134|links=1\n|sspec1=SLGSB|step1=R0|part1=AV80577UG0091M\n|sspec2=SLGYW|step2=R0|part2=AV80577UG0091ML}}\n<!--\n{{cpulist|core|penrynulv|model=Celeron SU2500\n |l2=1|fsb=800|mult=6.5|date=September 2009\n |sspec1=SLGSA|step1=R0|part1=AV80577UG0131M}}\n{{cpulist|core|penrynulv|model=Celeron SU2600\n |l2=1|fsb=800|mult=7|date=September 2009\n |sspec1=SLGS9|step1=R0|part1=AV80577UG0171M}}\n-->\n{{end}}\n* Note that the [[List of Intel Pentium Dual-Core microprocessors#\"Merom-2M\" (65 nm)|Pentium T3x00]] processors have a similar number but are based on the older Merom-2M chips.\n* Note that the [[List of Intel Pentium microprocessors#\"Penryn-L\" (ultra-low voltage, 45 nm)|Pentium SU2xxx]] processors have a similar number but are single-core processors.\n\n=== Westmere based Celerons ===\n\n====Celeron ''(dual-core)''====\n\n===== [[Arrandale (microprocessor)|\"Arrandale\"]] ([[Multi-chip package|MCP]], 32 nm)  {{anchor|\"Arrandale\" (standard-voltage, 32 nm)|\"Arrandale\" (ultra-low voltage; 32 nm)}} =====\n* Based on [[Westmere (microarchitecture)|Westmere microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Smart Cache]]''\n* P4505 and U3405 support memory [[ECC RAM]] and PCIe bifurcation.\n* FSB has been replaced with DMI.\n* Contains 45&nbsp;nm \"Ironlake\" [[graphics processing unit|GPU]].\n* [[Die (integrated circuit)|Die]] size: 81&nbsp;mm<sup>2</sup>\n* Graphics and Integrated Memory Controller die size: 114&nbsp;mm<sup>2</sup>\n* [[Stepping (version numbers)|Steppings]]: C2, K0\n{{cpulist|nehgfx|head}}\n{{cpulist|nehgfx|section=standard power}}\n{{cpulist|nehgfx|arrandale|ark=47552|model=Celeron P4500\n|mult=14|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=March 2010|price=$86|links=1\n|sspec1=SLBNL|sspec2=SLBUX|step1=C2|step2=K0|sock1=[[Socket&nbsp;G1]]|part1=CP80617004803AA}}\n{{cpulist|nehgfx|arrandale|ark=48141|model=Celeron P4505\n|mult=14|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=March 2010|price=OEM\n|sspec1=SLBQB|sspec2=SLBXG|step1=C2|step2=K0|sock1=[[BGA-1288]]|part1=CN80617004545AF}}\n{{cpulist|nehgfx|arrandale|ark=52301|model=Celeron P4600\n|mult=15|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=September 2010|price=$86\n|sspec1=SLBZY|step1=K0|sock1=Socket G1|part1=CP80617005307AB}}\n{{cpulist|nehgfx|section=ultra-low power}}\n{{cpulist|nehgfx|arrandale|ark=49157|model=Celeron U3400\n|mult=8|memspeed=800|tdp=18|turbo={{n/a}}|gfxclock=166\u2013500|l3=2|vmin=0.725|vmax=1.4|date=May 2010|price=$134|links=1\n|sspec1=SLBUE|step1=K0|sock=1288|part1=CN80617006039AA}}\n{{cpulist|nehgfx|arrandale|ark=50155|model=Celeron U3405\n|mult=8|memspeed=1066|turbo={{n/a}}|gfxclock=166-500|l3=2|tdp=18|vmin=0.725|vmax=1.4|date=August 2010|price=OEM\n|sspec1=SLBWX|step1=K0|sock=BGA-1288|part1=CN80617006201AA}}\n{{cpulist|nehgfx|arrandale|ark=50030|model=Celeron U3600\n|mult=9|memspeed=800|tdp=18|turbo={{n/a}}|gfxclock=166\u2013500|l3=2|vmin=0.725|vmax=1.4|date=January 2011|price=$134\n|sspec1=SLBSP|step1=K0|sock=1288|part1=CN80617005199AB}}\n{{end}}\n\n=== Sandy Bridge based Celerons ===\n\n==== \"[[Sandy Bridge (microarchitecture)|Sandy Bridge]]\" (32 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache.''\n* (Embedded) Celeron B810E, Celeron B847E does not support ''XD bit(Execute Disable Bit), nor SSE4.1 and SSE4.2 instructions.''\n* (Embedded) Celeron B810E, Celeron B847E has support for ECC memory.\n* [[HD Graphics]] (Sandy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2000, but does not support the following technologies: [[Intel Quick Sync Video]], InTru 3D, Clear Video HD, Wireless Display, and it doesn't support 3D Video.{{citation needed|date=September 2011}}\n* Transistors: 624 or 504 million\n* [[Die (integrated circuit)|Die]] size: 149 or 131&nbsp;mm<sup>2</sup>\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|sandybridge|model=Celeron B710|ark=59569\n|cores=1|l3=1.5|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=$70|links=1\n|sspec1=SR0DS|sspec2=SR0EB|step1=J1|step2=Q0|sock1=[[Socket&nbsp;G2]]|part1=FF8062701078501|part2=FF8062701084201}}\n{{cpulist|bridge|sandybridge|model=Celeron B720|ark=63920\n|cores=1|l3=1.5|mult=17|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2012|price=$70\n|sspec1=SR0DT|sspec2=SR0EA|step1=J1|step2=Q0|sock1=Socket G2|part1=FF8062701078601|part2=FF8062701084101}}\n{{cpulist|bridge|sandybridge|model=Celeron B730|ark=\n |cores=1|l3=1.5|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=July 2012|price=$70\n |sspec1=SR0QA|step1=Q0|sock1=Socket G2|part1=FF8062701084002|part2=FF8062701148002}}\n{{cpulist|bridge|sandybridge|model=Celeron B800|ark=59570\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=$80\n|sspec1=SR0EW |step1=Q0|sock1=Socket G2|part1=FF8062701142600}}\n{{cpulist|bridge|sandybridge|model=Celeron B810|ark=55657\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u2013950|tdp=35|date=March 2011|price=$86\n|sspec1=SR088|step1=Q0|sock1=Socket G2|part1=FF8062700848800}}\n{{cpulist|bridge|sandybridge|model=Celeron B815|ark=63919\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=January 2012|price=$86\n|sspec1=SR0HZ|step1=Q0|sock1=Socket G2|part1=FF8062701159901}}\n{{cpulist|bridge|sandybridge|model=Celeron B820|ark=67193\n |cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=July 2012|price=$86\n |sspec1=SR0HQ|step1=Q0|sock1=Socket G2|part1=FF8062700848602}}\n{{cpulist|bridge|sandybridge|model=Celeron B830|ark=71141\n |cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=September 2012|price=$86\n |sspec1=SR0HR|step1=Q0|sock1=Socket G2|part1=FF8062700848702}}\n{{cpulist|bridge|sandybridge|model=Celeron B840|ark=59801\n|cores=2|l3=2|mult=19|turbo={{n/a}}||gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=July 2011|price=$86\n|sspec1=SR0EN|step1=Q0|sock1=Socket G2|part1=FF8062700998301}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron B810E|ark=55762\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=OEM\n|sspec1=SR0BT|step1=Q0|sock1=BGA-1023|part1=AV8062700849802}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|sandybridge|model=Celeron 787|ark=59571\n|cores=1|l3=1.5|mult=13|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=July 2011|price=$107\n|sspec1=SR0EC|sspec2=SR0VJ|step1=J1|step2=Q0|sock1=BGA-1023|part1=AV8062701079501|part2=AV8062701345400}}\n{{cpulist|bridge|sandybridge|model=Celeron 797|ark=63917\n|cores=1|l3=1.5|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=January 2012|price=$107\n|sspec1=SR0ED|sspec2=SR0VK|step1=J1|step2=Q0|sock1=BGA-1023|part1=AV8062701079601|part2=AV8062701345500}}\n{{cpulist|bridge|sandybridge|model=Celeron 807|ark=67818\n|cores=1|l3=1.5|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=July 2012|price=$70\n|sspec1=SR0EE|sspec2=SR0PW|sspec3=SR0VL|step1=J1|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701079701|part2=AV8062701079702|part3=AV8062701345600}}\n{{cpulist|bridge|sandybridge|model=Celeron 847|ark=56056\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=June 2011|price=$134\n|sspec1=SR08N|step1=Q0|sock1=BGA-1023|part1=AV8062700852800}}\n{{cpulist|bridge|sandybridge|model=Celeron 857|ark=59572\n|cores=2|l3=2|mult=12|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=July 2011|price=$134\n|sspec1=SR0EZ|sspec2=SR0FL|sspec3=SR0V2|step1=Q0|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701022701|part2=AV8062701149001}}\n{{cpulist|bridge|sandybridge|model=Celeron 867|ark=63918\n|cores=2|l3=2|mult=13|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2012|price=$134\n|sspec1=SR0F0|sspec2=SR0FK|sspec3=SR0V3|step1=J1|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701022801|part2=AV8062701148901|part3=AV8062701022801}}\n{{cpulist|bridge|sandybridge|model=Celeron 877|ark=67192\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=July 2012|price=$86\n|sspec1=SR08U|sspec2=SR0F8|sspec3=SR0FD|sspec4=SR0VB|step1=Q0|step2=Q0|step3=J1|step4=Q0|sock1=BGA-1023|part1=AV8062701085500|part2=AV8062701085501|part3=AV8062701148001|part4=AV8062701085501}}\n{{cpulist|bridge|sandybridge|model=Celeron 887|ark=69361\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=September 2012|price=$86\n|sspec1=SR090|sspec2=SR0F7|sspec3=SR0FE|sspec4=SR0VA|step1=Q0|step2=Q0|step3=J1|step4=Q0|sock1=BGA-1023|part1=AV8062701085400|part2=AV8062701085401|part3=AV8062701148101|part4=AV8062701085401}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron 827E|ark=55770\n|cores=1|l3=1.5|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=July 2011|price=OEM\n|sspec1=SR0C6|step1=Q0|sock1=BGA-1023|part1=AV8062701082300}}\n{{cpulist|bridge|sandybridge|model=Celeron 847E|ark=55764\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=June 2011|price=OEM\n|sspec1=SR0BU|step1=Q0|sock1=BGA-1023|part1=AV8062700849902}}\n{{cpulist|bridge|section=ultra-low power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron 807UE|ark=63572\n|cores=1|l3=1|mult=10|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=10|date=December 2011|price=OEM\n|sspec1=SR0NB|step1=Q0|sock1=BGA-1023|part1=AV8062701188200}}\n{{end}}\n\n==== \"[[Ivy Bridge (microarchitecture)|Ivy Bridge]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache.''\n* [[Intel HD Graphics|HD Graphics]] (Ivy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2500, but does not support the following technologies: Intel Quick Sync Video, InTru 3D, Clear Video HD, Wireless Display, Intel Insider.\n* Embedded models have support for ECC memory.\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1000M|ark=72060\n|cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86|links=1\n|sspec1=SR102|step1=P0|sock1=Socket G2|part1=AW8063801120200|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1005M|ark=75193\n|cores=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2013|price=$86\n|sspec1=SR103|step1=P0|sock1=Socket G2|part1=AW8063801121200|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1020M|ark=71994\n|cores=2|l3=2|mult=21|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86\n|sspec1=SR0ZY|sspec2=SR13U|step1=E1|step2=P0|sock1=Socket G2|part1=AW8063801443700|part2=AW8063801524200|part3=}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|bridge|ivybridge|model=Celeron 1020E|ark=74344\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86\n|sspec1=SR10D|step1=P0|sock1=Socket G2|part1=AW8063801117700\n|sspec2=SR0VR|step2=P0|sock2=BGA-1023|part2=AV8063801276200}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1007U|ark=72061\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2013|price=$86\n|sspec1=SR109|step1=P0|sock1=BGA-1023|part1=AV8063801118700|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1017U|ark=75192\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=June 2013|price=$86\n|sspec1=SR10A|step1=P0|sock1=BGA-1023|part1=AV8063801130300|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1037U|ark=71995\n|cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2013|price=$86\n|sspec1=SR108|step1=P0|sock1=BGA-1023|part1=AV8063801442900|part2=|part3=}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|bridge|ivybridge|model=Celeron 927UE|ark=74346\n|cores=1|l3=1|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013900|tdp=17|date=January 2013|price=$107\n|sspec1=SR10F|step1=P0|sock1=BGA-1023|part1=AV8063801129600}}\n{{cpulist|bridge|ivybridge|model=Celeron 1047UE|ark=74345\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013900|tdp=17|date=January 2013|price=$134\n|sspec1=SR10E|step1=P0|sock1=BGA-1023|part1=AV8063801116300}}\n{{cpulist|bridge|section=ultra-low power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1019Y|ark=75102\n|cores=2|l3=2|mult=10|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=10|date=April 2013|price=$153\n|sspec1=SR13W|step1=P0|sock1=BGA-1023|part1=AV8063801443502|part2=|part3=}}\n{{end}}\n\n=== Haswell based Celerons ===\n\n==== \"[[Haswell (microarchitecture)|Haswell-MB]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2950M|ark=77403\n|cores=2|l3=2|mult=20|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u20131100|tdp=37|date=September 2013|price=$86|links=1\n|sspec1=SR1HF|step1=C0|sock=946B|part1=CW8064701487007}}\n{{cpulist|haswell|haswell|model=Celeron 2970M|ark=81014\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u20131100|tdp=37|date=April 2014|price=$75\n|sspec1=SR1LF|step1=C0|sock=946B|part1=CW8064701487001}}\n{{end}}\n\n==== \"Haswell-ULT\" ([[system in package|SiP]], 22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* 2957U and 2981U also support ''[[WiDi|Intel Wireless Display]]''.\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2955U|ark=75608\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=September 2013|price=$132|links=1\n|sspec1=SR16Y|sspec2=SR1DU|step1=C0|step2=D0|sock1=BGA-1168|part1=CL8064701523900|part2=CL8064701567500}}\n{{cpulist|haswell|haswell|model=Celeron 2957U|ark=78942\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=December 2013|price=$132\n|sspec1=SR1DV|step1=D0|sock1=BGA-1168|part1=CL8064701570000}}\n{{cpulist|haswell|haswell|model=Celeron 2980U|ark=76620\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=September 2013|price=$137\n|sspec1=SR1DM|step1=D0|sock1=BGA-1168|part1=CL8064701479801}}\n{{cpulist|haswell|haswell|model=Celeron 2981U|ark=78944\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=December 2013|price=$132\n|sspec1=SR1DX|step1=D0|sock1=BGA-1168|part1=CL8064701570200}}\n{{end}}\n\n==== \"Haswell-ULX\" ([[system in package|SiP]], 22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2961Y|ark=78943\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u2013850|tdp=11.5|date=December 2013|price=|links=1\n|sspec1=SR1DK|step1=D0|sock1=BGA-1168|part1=CL8064701568400}}\n{{end}}\n\n==== \"Haswell-H\" (22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n* Embedded models support ECC memory\n{{cpulist|haswell|head}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron 2000E|ark=76295\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u2013900|tdp=37|date=January 2014|price=$86\n|sspec1=SR17S|step1=C0|sock=1364|part1= CL8064701528700}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron 2002E|ark=76296\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u2013900|tdp=25|date=January 2014|price=$86\n|sspec1=SR17P|step1=C0|sock=1364|part1= CL8064701484102}}\n{{end}}\n\n==== \"[[Broadwell (microarchitecture)|Broadwell-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], Smart Cache, [[WiDi|Intel Wireless Display]]'', and [[configurable TDP]] (cTDP) down\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 3205U|ark=84809|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=12eu|gfxclock=100\u2013800|tdp=15|date=January 2015|price=$107|links=1|sspec1=SR215|step1=E0|sock=1168|part1= FH8065801882800}}\n{{cpulist|haswell|haswell|model=Celeron 3215U|ark=84810|cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=12eu|gfxclock=300\u2013850|tdp=15|date=June 2015|price=$107|sspec1=SR243|step1=F0|sock=1168|part1= FH8065801882802}}\n{{cpulist|haswell|haswell|model=Celeron 3755U|ark=84811|cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=12eu|gfxclock=100\u2013800|tdp=15|date=January 2015|price=$107|sspec1=SR211|step1=E0|sock=1168|part1= FH8065801620801}}\n{{cpulist|haswell|haswell|model=Celeron 3765U|ark=84812|cores=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=12eu|gfxclock=300\u2013850|tdp=15|date=June 2015|price=$107|sspec1=SR242|step1=F0|sock=1168|part1= FH8065801620803}}\n{{end}}\n\n=== Silvermont based Celerons ===\n\n====\"[[Silvermont|Bay Trail-M]]\" (22 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Ivy Bridge (microarchitecture)|Ivy Bridge]] [[Intel HD Graphics]], with 4 execution units, and supports DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1.\n* Package size:  25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|section=ultra-low power}}\n{{cpulist|silvermont|baytrail|model=Celeron N2805|ark=76754|cores=2|freq=1.46|burst=1.5|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1066\n|gfxclock=313-667|l2=1|tdp=4.3|sdp=2.5|sock1=FC-BGA 1170|date=September 2013|price=$132|links=1\n  |sspec1=SR1LY|sspec2=SR1HS|step1=B2|step2=B2|part1=FH8065301564500}}\n{{cpulist|silvermont|baytrail|model=Celeron N2806|ark=79050|cores=2|freq=1.6|burst=2|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=4.5|sdp=2.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SH|step1=B3|part1=FH8065301616703}}\n{{cpulist|silvermont|baytrail|model=Celeron N2807|ark=81072|cores=2|freq=1.58|burst=2.16|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1333\n|gfxclock=313-750|l2=1|tdp=4.3|sdp=2.5|sock1=FC-BGA 1170|date=March 2014|price=$107\n  |sspec1=SR1W5|step1=C0|part1=FH8065301730502\n  |sspec2=SR3V8|step2=D1|part2=FH8065301730502}}\n{{cpulist|silvermont|baytrail|model=Celeron N2808|ark=82102|cores=2|freq=1.58|burst=2.25|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1333\n|gfxclock=311-792|l2=1|tdp=4.5|sdp=3|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YH|step1=C0|part1=FH8065301903500}}\n{{cpulist|silvermont|section=standard power}}\n{{cpulist|silvermont|baytrail|model=Celeron N2810|ark=76753|cores=2|freq=2|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=September 2013|price=$132\n  |sspec1=SR1LX|sspec2=SR1HR|step1=B2|step2=B2|part1=FH8065301564501}}\n{{cpulist|silvermont|baytrail|model=Celeron N2815|ark=79051|cores=2|freq=1.86|burst=2.13|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SJ|step1=B3|part1=FH8065301619509}}\n{{cpulist|silvermont|baytrail|model=Celeron N2820|ark=79052|cores=2|freq=2.13|burst=2.39|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2014|price=$132\n  |sspec1=SR1SG|step1=B3|part1=FH8065301616603}}\n{{cpulist|silvermont|baytrail|model=Celeron N2830|ark=81071|cores=2|freq=2.16|burst=2.41|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-750|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=February 2014|price=$107\n  |sspec1=SR1W4|step1=C0|part1=FH8065301729602}}\n{{cpulist|silvermont|baytrail|model=Celeron N2840|ark=82103|cores=2|freq=2.16|burst=2.58|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-792|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YJ|step1=C0|part1=FH8065301903600}}\n{{cpulist|silvermont|baytrail|model=Celeron N2910|ark=76752|cores=4|freq=1.6|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=September 2013|price=$132\n  |sspec1=SR1LW|sspec2=SR1HQ|step1=B2|step2=B2|part1=FH8065301546402}}\n{{cpulist|silvermont|baytrail|model=Celeron N2920|ark=79053|cores=4|freq=1.86|burst=2.1|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-844|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SF|step1=B3|part1=FH8065301616203}}\n{{cpulist|silvermont|baytrail|model=Celeron N2930|ark=81073|cores=4|freq=1.83|burst=2.16|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-854|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=February 2014|price=$107\n  |sspec1=SR1W3|step1=C0|part1=FH8065301729501\n  |sspec2=SR3V7|step2=D1|part2=FH8065301729501}}\n{{cpulist|silvermont|baytrail|model=Celeron N2940|ark=82104|cores=4|freq=1.83|burst=2.25|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-854|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YV|step1=C0|part1=FH8065301919600}}\n{{end}}\n\n====\"[[Silvermont|Braswell]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Broadwell (microarchitecture)|Broadwell]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 11.2, OpenGL 4.3, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 27 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N3000|ark=87259|cores=2|mult=12.5|burst=2.08|gfxmodel=12eu\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=4|sdp=3|sock1=FC-BGA 1170|date=March 2015|price=$107|links=1\n  |sspec1=SR29J|sspec2=|step1=C0|step2=|part1=FH8066501715915}}\n{{cpulist|silvermont|baytrail|model=Celeron N3010|ark=91710|cores=2|mult=12.5|burst=2.24|gfxmodel=400\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=4|sdp=3|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KM|step1=D1|part1=FH8066501715938}}\n{{cpulist|silvermont|baytrail|model=Celeron N3050|ark=87257|cores=2|mult=19.2|burst=2.16|gfxmodel=12eu\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=March 2015|price=$107\n  |sspec1=SR29H|sspec2=SR2A9|step1=C0|step2=C0|part1=FH8066501715914|part2=FH8066501715925}}\n{{cpulist|silvermont|baytrail|model=Celeron N3060|ark=91832|cores=2|mult=19.2|burst=2.48|gfxmodel=400\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KN|sspec2=SR2ZN|step1=D1|step2=D1|part1=FH8066501715929|part2=FH8066501715949}}\n{{cpulist|silvermont|baytrail|model=Celeron N3150|ark=87258|cores=4|mult=19.2|burst=2.08|gfxmodel=12eu\n|gfxclock=320-640|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=March 2015|price=$107\n  |sspec1=SR29F|sspec2=SR2A8|step1=C0|step2=C0|part1=FH8066501715913|part2=FH8066501715924}}\n{{cpulist|silvermont|baytrail|model=Celeron N3160|ark=91831|cores=4|mult=19.2|burst=2.24|gfxmodel=400\n|gfxclock=320-640|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KP|step1=D1|part1=FH8066501715928}}\n{{end}}\n\n=== Skylake based Celerons ===\n\n==== \"[[Skylake (microarchitecture)|Skylake-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache, [[WiDi|Intel Wireless Display]]'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3855U|sock=1356|ark=92211|cores=2|threads=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=510|gfxclock=300\u2013900|tdp=15|date=December 2015|sspec1=SR2EV|step1=D1|part1=FJ8066201931008|price=$107|links=1}}\n{{cpulist|skylake|skylake|model=Celeron 3955U|sock=1356|ark=92213|cores=2|threads=2|l3=2|mult=20|turbo={{n/a}}|gfxmodel=510|gfxclock=300\u2013900|tdp=15|date=December 2015|sspec1=SR2EW|step1=D1|part1=FJ8066201931006|price=$107}}\n{{end}}\n\n=== Goldmont based Celerons ===\n\n====\"[[Goldmont|Apollo Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Skylake (microarchitecture)|Skylake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 24 mm \u00d7 31 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N3350|ark=95598|cores=2|mult=13.2|burst=2.4|gfxmodel=500\n|gfxclock=200-650|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1296|date=September 2016|price=$107|links=1\n  |sspec1=SR2YB|sspec2=SR2Z7|sspec3=SR36M|sspec4=SREKH|step1=B0|step2=B1|step3=|step4=F1|part1=FH8066802980002}}\n{{cpulist|silvermont|baytrail|model=Celeron N3450|ark=95596|cores=4|mult=13.2|burst=2.2|gfxmodel=500\n|gfxclock=200-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1296|date=September 2016|price=$107\n  |sspec1=SR2YA|sspec2=SR2Z6|sspec3=SR36L|step1=B0|step2=B1|part1=FH8066802979803}}\n{{end}}\n\n=== Goldmont Plus based Celerons ===\n\n====\"[[Goldmont Plus|Gemini Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 24 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N4000|ark=128988|cores=2|mult=13.2|burst=2.6|gfxmodel=600\n|gfxclock=200-650|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=December 2017|price=$107|links=1\n  |sspec1=SR3S1|step1=B0|part1=FH8068003067417}}\n{{cpulist|silvermont|baytrail|model=Celeron N4100|ark=128983|cores=4|mult=13.2|burst=2.4|gfxmodel=600\n|gfxclock=200-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=December 2017|price=$107\n  |sspec1=SR3S0|step1=B0|part1=FH8068003067408}}\n{{end}}\n\n====\"[[Goldmont Plus|Gemini Lake Refresh]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 24 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N4020|ark=197310|cores=2|mult=13.2|burst=2.8|gfxmodel=600\n|gfxclock=200-650|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=November 2019|price=$107|links=1\n  |sspec1=SRET0|step1=R0|part1=FH8068003067426}}\n{{cpulist|silvermont|baytrail|model=Celeron N4120|ark=197309|cores=4|mult=13.2|burst=2.6|gfxmodel=600\n|gfxclock=200-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=November 2019|price=$107\n  |sspec1=SRESZ|step1=R0|part1=FH8068003067400}}\n{{end}}\n\n=== Kaby Lake based Celerons ===\n\n==== \"[[Kaby Lake|Kaby Lake-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Intel SGX|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3865U|sock=1356|ark=96507|cores=2|threads=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2017|sspec1=SR349|step1=H0|part1=FJ8067702739933|price=$107|links=1}}\n{{cpulist|skylake|skylake|model=Celeron 3965U|sock=1356|ark=96506|cores=2|threads=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2017|sspec1=SR34A|step1=H0|part1=FJ8067702739934|price=$107}}\n{{end}}\n\n==== \"[[Kaby Lake|Kaby Lake-Y]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Intel SGX|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3965Y |sock=1515 |ark=122698|cores=2 |threads=2 |l3=2 |mult=15 |turbo={{n/a}} |gfxmodel=615 |gfxclock=300\u2013850 |tdp=6 |date=June 2017 |sspec1=SR3GG |step1=H0 |part1=HE8067702740021 |price=$107}}\n{{end}}\n\n==== \"Kaby Lake Refresh\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Software Guard Extensions|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], [[Smart Cache]]'', and [[configurable TDP]] (cTDP) down.<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_Dual-Core/Intel-Celeron%203867U.html |title=Intel Celeron 3867U Mobile processor |publisher=Cpu-world.com |date= |accessdate=2019-08-06}}</ref>\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3867U|ark=189270|cores=2|l3=2|threads=2|mult=18|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2019|price=$107\n|sspec1=SRESK|step1=Y0|sock=1356|part1=FJ8067703283011}}\n{{end}}\n\n=== Coffee Lake based Celerons ===\n\n==== \"Whiskey Lake-U\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|silvermont|section=ultra-low power}}\n{{cpulist|skylake|skylake|model=Celeron 4205U|ark=189309|cores=2|l3=2|threads=2|mult=18|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=January 2019|price=$107|sspec1=SRESP|step1=W0|sock=1528|part1=CL8068404080803|sspec2=SRFG2|step2=V0|part2=CL8068404080807}}\n{{cpulist|skylake|skylake|model=Celeron 4305U|ark=193561|cores=2|l3=2|threads=2|mult=22|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=April 2019|price=$107|sspec1=SRFA5|step1=V0|sock=1528|part1=CL8068404066103}}\n{{cpulist|silvermont|section=ultra-low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron 4305UE|ark=193565|cores=2|l3=2|threads=2|mult=20|turbo={{n/a}}|gfxmodel=U620|gfxclock=300\u20131000|tdp=15|date=June 2019|price=$107|sspec1=SRFDZ|step1=V0|sock=1528|part1=CL8068404210005}}\n{{end}}\n\n=== Comet Lake based Celerons ===\n\n==== \"[[Comet Lake|Comet Lake-U]]\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 5205U|ark=197890|cores=2|l3=2|threads=2|mult=19|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=October 2019|price=$107|sspec1=SRGL3|step1=V0|sock=1528|part1=FJ8070104307803}}\n{{end}}\n\n== Embedded Processors ==\n\n=== Nehalem based Celerons ===\n\n====Celeron ''(single-core)''====\n\n===== \"[[Xeon#C3500/C5500-series \"Jasper Forest\"|Jasper Forest]]\" (45 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[HyperThreading]], Smart Cache, ECC memory.\n* Single-Core version of Xeon C3500-Series\n{{cpulist|nehalem|head}}\n{{cpulist|nehalem|jasperforest|model=Celeron P1053|ark=47647\n|mult=10|cores=1|turbo={{n/a}}|l2=1 \u00d7 256|l3=2|memspeed=800|dmi=2.5|vmin=1.0|vmax=1.5|tdp=30|date=February 2010|price=$160|links=1\n|sspec1=SLBWN|step1=B0|part1=AT80612004743AA}}\n{{end}}\n\n===Sandy Bridge based Celerons===\n\n====Celeron ''(single-core)''====\n\n=====\"Gladden\" (32 nm)=====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Advanced Vector Extensions|AVX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Extended Page Table|EPT]], [[Hyper-threading]], Smart Cache, ECC memory.''\n* Transistors:\n* [[Die (integrated circuit)|Die]] size:\n{{cpulist|bridge-e|head}}\n{{cpulist|bridge-e|section=standard power}}\n{{cpulist|bridge-e|sandybridge|model=Celeron 725C|ark=68334\n|cores=1|l3=1.5|mult=13|turbo={{n/a}}|tdp=10|mem=1 \u00d7 DDR3-1333|date=Q2 2012|price=$74|links=1\n|sspec1=SR0NX|step1=Q0|sock1=FC-BGA10|part1=AV8062701147000}}\n{{end}}\n\n== See also ==\n* [[Intel Celeron]]\n* [[List of Intel Pentium microprocessors]]\n* [[List of Intel Core i3 microprocessors]]\n* [[List of Intel Core i5 microprocessors]]\n* [[List of Intel Core i7 microprocessors]]\n* [[List of Intel Core i9 microprocessors]]\n\n==Notes==\n{{reflist|group=note}}\n\n== References ==\n{{Reflist}}\n*{{Note|Celeron220}} [http://xtreview.com/addcomment-id-3556-view-new-celeron-220.html New Celeron 220], Xtreview 15 October 2007\n\n==External links==\n* [http://qdms.intel.com/MDDS/MDDSView.aspx Search MDDS Database]\n* [http://ark.intel.com/ Intel ARK Database]\n* [http://www.reghardware.co.uk/2006/04/11/yonah_celeron_ms_ship/ 'Yonah' Celeron M 420, 430 ship in Japan]\n* [http://pc.watch.impress.co.jp/img/pcw/docs/360/112/html/1.jpg.html Intel CPU Transition Roadmap 2008-2013]\n* [http://pc.watch.impress.co.jp/img/pcw/docs/360/112/html/2.jpg.html Intel Desktop CPU Roadmap 2004-2011]\n* [http://www.intel.com/support/processors/celeron/sb/cs-007445.htm Intel Celeron desktop processor product order code table]\n* [http://www.intel.com/support/processors/mobile/celeron/sb/cs-007472.htm Intel Celeron mobile processor product order code table]\n{{Intel processors|*}}\n\n[[Category:Intel x86 microprocessors|*Celeron]]\n[[Category:Lists of microprocessors|Intel Celeron]]\n", "text_old": "{{short description|Wikipedia list article}}\n{{for|a shorter list of the latest processors by Intel|List of Intel microprocessors#Latest desktop and mobile processors for consumers}}\n{{Expand list|date=August 2008}}\nThe '''[[Celeron]]''' is a family of microprocessors from [[Intel]] targeted at the low-end consumer market. CPUs in the Celeron brand have used designs from sixth- to eighth-generation CPU [[microarchitecture]]s.\n\n==Desktop Processors==\n\n===P6 based Celerons===\n\n====Celeron ''(single-core)''====\n\n===== [[Covington (microprocessor)|\"Covington\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n* Steppings: A0, A1, B0\n{{cpulist|p6|head}}\n{{cpulist|p6|covington|model=Celeron 266|ark=49933\n|l2=0|fsb=66|mult=4|vmin=2.0|vmax=|tdp=16.59|date=April 15, 1998<ref>{{cite web|url=https://www.intel.com/pressroom/archive/releases/1998/dp041598.htm |title=New Intel\u00ae Pentium\u00ae II and Celeron\u00ae Processors Bring Optimized Performance to Computer Systems|publisher=Intel|date=|accessdate=2019-03-15}}</ref>|price=$155|links=1\n|sspec1=SL2SY|step1=A0|sock1=[[Slot 1]]|part1=BX80523R266000\n|sspec2=SL2YN|step2=A0\n|sspec3=SL2TR|step3=A1\n|sspec4=SL2QG|step4=A1\n|sspec5=SL2Y3|step5=B0}}\n{{cpulist|p6|covington|model=Celeron 300|ark=49934\n|l2=0|fsb=66|mult=4.5|vmin=2.0|vmax=|tdp=18.48|date=June 1998|price=$159\n|sspec1=SL27Z|step1=A0|sock1=Slot 1|part1=BX80523R300000\n|sspec2=SL2YP|step2=A0\n|sspec3=SL2Z7|step3=A0\n|sspec4=SL2X8|step4=A1\n|sspec5=SL2Y2|step5=A1\n|sspec6=SL2Y4|step6=B0}}\n{{end}}\n\n===== [[Mendocino (microprocessor)|\"Mendocino\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n* L2 cache is on-die, running at full CPU speed\n{{cpulist|p6|head}}\n{{cpulist|p6|mendocino|model=Celeron 300A|ark=27183\n|l2=128|fsb=66|mult=4.5|vmin=2.0|vmax=|tdp=17.8|date=August 1998|price=$149|links=1\n|sspec1=SL2WM|step1=A0|sock1=[[Slot 1]]|part1=B80524R300128\n|sspec2=SL32A|step2=A0|sock2=[[Socket 370]]|part2=FV80524RX300128\n|sspec3=SL36A|step3=B0\n|sspec4=SL35Q|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 333|ark=27184\n|l2=128|fsb=66|mult=5|vmin=2.0|vmax=|tdp=19.7|date=August 1998|price=$192\n|sspec1=SL2WN|step1=A0|sock1=Slot 1|part1=B80524R333128\n|sspec2=SL32B|step2=A0|sock2=Socket 370|part2=FV80524RX333128\n|sspec3=SL36B|step3=B0\n|sspec4=SL35R|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 366|ark=27185\n|l2=128|fsb=66|mult=5.5|vmin=2.0|vmax=|tdp=21.7|date=January 1999|price=\n|sspec1=SL376|step1=A0|sock1=Slot 1|part1=B80524R366128\n|sspec2=SL37Q|step2=A0|sock2=Socket 370|part2=FV80524RX366128\n|sspec3=SL36C|step3=B0\n|sspec4=SL35S|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 400|ark=27186\n|l2=128|fsb=66|mult=6|vmin=2.0|vmax=|tdp=23.7|date=January 1999|price=\n|sspec1=SL37V|step1=A0|sock1=Slot 1|part1=BX80524R400128\n|sspec2=SL39Z|step2=A0|sock2=Socket 370|part2=FV80524RX400128\n|sspec3=SL37X|step3=B0\n|sspec4=SL3A2|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 433|ark=27187\n|l2=128|fsb=66|mult=6.5|vmin=2.0|vmax=|tdp=24.1|date=March 1999|price=\n|sspec1=SL3BC|step1=A0|sock1=Slot 1|part1=80524RX433128\n|sspec2=|step2=|sock2=Socket 370|part2=FV80524RX433128\n|sspec3=SL3BA|step3=B0\n|sspec4=SL3BS|step4=B0}}\n{{cpulist|p6|mendocino|model=Celeron 466|ark=42097\n|l2=128|fsb=66|mult=7|vmin=2.0|vmax=|tdp=25.7|date=April 1999|price=\n|sspec1=SL3EH|step1=B0|sock1=Socket 370|part1=FV80524RX466128\n|sspec2=SL3FL|step2=B0}}\n{{cpulist|p6|mendocino|model=Celeron 500|ark=27188\n|l2=128|fsb=66|mult=7.5|vmin=2.0|vmax=|tdp=27|date=August 1999|price=\n|sspec1=SL3FY|step1=B0|sock1=Socket 370|part1=FV80524RX500128\n|sspec2=SL3LQ|step2=B0}}\n{{cpulist|p6|mendocino|model=Celeron 533|ark=27189\n|l2=128|fsb=66|mult=8|vmin=2.0|vmax=|tdp=28.3|date=|price=\n|sspec1=SL3FZ|step1=B0|sock1=Socket 370|part1=FV80524RX533128\n|sspec2=SL3PZ|step2=B0}}\n{{end}}\n\n===== [[Coppermine (microprocessor)|\"Coppermine-128\"]] (180 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|coppermine|model=Celeron 533A|ark=\n|l2=128|fsb=66|mult=8|vmin=1.5/1.7|vmax=|tdp=14|date=March 29, 2000|price=|links=1\n|sspec1=SL46S|step1=B0|sock1=[[Socket 370]]|part1=RB80526RX533128\n|sspec2=SL4PD|step2=C0}}\n{{cpulist|p6|coppermine|model=Celeron 566|ark=27190\n|l2=128|fsb=66|mult=8.5|vmin=1.5/1.7/1.75|vmax=|tdp=19.2|date=March 29, 2000|price=$167<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20566%20-%20RB80526RX566128%20(BX80526F566128).html |title=Intel Celeron 566 MHz - RB80526RX566128 / BX80526F566128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3W7|step1=B0|sock1=Socket 370|part1=RB80526RX566128\n|sspec2=SL46T|step2=B0\n|sspec3=SL4NW|step3=C0\n|sspec4=SL4PC|step4=C0\n|sspec=* SL5L5&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 600|ark=27191\n|l2=128|fsb=66|mult=9|vmin=1.5/1.7/1.75|vmax=|tdp=15.8|date=March 29, 2000|price=$181<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20600%20-%20RB80526RX600128%20(BX80526F600128).html |title=Intel Celeron 600 MHz - RB80526RX600128 / BX80526F600128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3W8|step1=B0|sock1=Socket 370|part1=RB80526RX600128\n|sspec2=SL46U|step2=B0\n|sspec3=SL4NX|step3=C0\n|sspec4=SL4PB|step4=C0}}\n{{cpulist|p6|coppermine|model=Celeron 633|ark=27192\n|l2=128|fsb=66|mult=9.5|vmin=1.5/1.7/1.75|vmax=|tdp=16.5|date=June 26, 2000|price=$138<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20633%20-%20RB80526RX633128%20(BX80526F633128).html |title=Intel Celeron 633 MHz - RB80526RX633128 / BX80526F633128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL3VS|step1=B0|sock1=Socket 370|part1=RB80526RX633128\n|sspec2=SL3W9|step2=B0\n|sspec3=SL4NY|step3=C0\n|sspec4=SL4PA|step4=C0\n|sspec=* SL533}}\n{{cpulist|p6|coppermine|model=Celeron 667|ark=27193\n|l2=128|fsb=66|mult=10|vmin=1.5/1.7/1.75|vmax=|tdp=17.5|date=June 26, 2000|price=$170<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20667%20-%20RB80526RX667128%20(BX80526F667128).html |title=Intel Celeron 667 MHz - RB80526RX667128 / BX80526F667128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL48E|step1=B0|sock1=Socket 370|part1=RB80526RX667128\n|sspec2=SL4AB|step2=B0\n|sspec3=SL4NZ|step3=C0\n|sspec4=SL4P9|step4=C0}}\n{{cpulist|p6|coppermine|model=Celeron 700|ark=27194\n|l2=128|fsb=66|mult=10.5|vmin=1.65/1.7/1.75|vmax=|tdp=18.3|date=June 26, 2000|price=$192<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%20700%20-%20RB80526RX700128%20(BX80526F700128).html |title=Intel Celeron 700 MHz - RB80526RX700128 / BX80526F700128 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL48F|step1=B0|sock1=Socket 370|part1=RB80526RX700128\n|sspec2=SL4E6|step2=B0\n|sspec3=SL4EG|step3=B0\n|sspec4=SL5E6|step4=B0\n|sspec=\n* SL4P2&nbsp;(C0)\n* SL4P8&nbsp;(C0)\n* SL52Z}}\n{{cpulist|p6|coppermine|model=Celeron 733|ark=27195\n|l2=128|fsb=66|mult=11|vmin=1.65/1.7/1.75|vmax=|tdp=23.6|date=November 13, 2000|price=$112<ref name=\"berkeley2000\">{{cite web|url=http://infopad.eecs.berkeley.edu/CIC/announce/2000/Celeron-766.htm |title=Archived copy |accessdate=2012-05-29 |url-status=dead |archiveurl=https://web.archive.org/web/20100724100059/http://infopad.eecs.berkeley.edu/CIC/announce/2000/Celeron-766.htm |archivedate=2010-07-24 }}</ref>\n|sspec1=SL4P3|step1=C0|sock1=Socket 370|part1=RB80526RX733128\n|sspec2=SL4P7|step2=C0\n|sspec3=SL52Y|step3=D0\n|sspec4=SL5E9|step4=D0\n|sspec=\n* SL6TG\n* SL6TH}}\n{{cpulist|p6|coppermine|model=Celeron 766|ark=27196\n|l2=128|fsb=66|mult=11.5|vmin=1.65/1.7/1.75|vmax=|tdp=20|date=November 13, 2000|price=$170<ref name=\"berkeley2000\"/>\n|sspec1=SL4P6|step1=C0|sock1=Socket 370|part1=RB80526RX766128\n|sspec2=SL4QF|step2=C0\n|sspec3=SL52X|step3=D0\n|sspec4=SL5EA|step4=D0}}\n{{cpulist|p6|coppermine|model=Celeron 800|ark=27197\n|l2=128|fsb=100|mult=8|vmin=1.65/1.7/1.75|vmax=|tdp=20.8|date=January 2001|price=\n|sspec1=SL4TF|step1=C0|sock1=Socket 370|part1=RB80526RY800128\n|sspec2=SL55R|step2=C0\n|sspec3=SL5EB|step3=D0\n|sspec4=SL5WC|step4=D0\n|sspec=\n* SL5WW&nbsp;(D0)\n* SL4Z2\n* SL54P}}\n{{cpulist|p6|coppermine|model=Celeron 850|ark=27198\n|l2=128|fsb=100|mult=8.5|vmin=1.7/1.75|vmax=|tdp=25.7|date=April 9, 2001|price=$138<ref>{{cite web|url=http://www.neoseeker.com/news/978-intel-celeron-850-announced/ |title=Intel Celeron 850 Announced |publisher=Neoseeker |date=2001-04-09 |accessdate=2016-04-21}}</ref>\n|sspec1=SL5GA|step1=C0|sock1=Socket 370|part1=RB80526RY850128\n|sspec2=SL5GB|step2=C0\n|sspec3=SL54Q|step3=D0\n|sspec4=SL5EC|step4=D0\n|sspec=\n* SL5WB&nbsp;(D0)\n* SL5WX&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 900|ark=27199\n|l2=128|fsb=100|mult=9|vmin=1.75|vmax=|tdp=26.7|date=July 2001|price=$64<ref>https://www.theregister.co.uk/2001/08/24/intel_to_cut_up/</ref>\n|sspec1=SL5LX|step1=D0|sock1=Socket 370|part1=RB80526RY900128\n|sspec2=SL5MQ|step2=D0\n|sspec3=SL5WA|step3=D0\n|sspec4=SL5WY|step4=D0\n|sspec=\n* SL633&nbsp;(D0)\n* SL5WX&nbsp;(D0)}}\n{{cpulist|p6|coppermine|model=Celeron 950|ark=27201\n|l2=128|fsb=100|mult=9.5|vmin=1.75|vmax=|tdp=28|date=August 31, 2001|price=$74<ref name=\"autogenerated1\">{{cite web|url=http://www.geek.com/articles/chips/intels-celeron-hits-11ghz-20010831/ |title=Intel\u2019s Celeron hits 1.1GHz &#124; Chips |publisher=Geek.com |date= |accessdate=2016-04-21}}</ref>\n|sspec1=SL5UZ|step1=D0|sock1=Socket 370|part1=RB80526RY950128\n|sspec2=SL5V2|step2=D0\n|sspec3=SL634|step3=D0}}\n{{cpulist|p6|coppermine|model=Celeron 1.00|ark=27164\n|l2=128|fsb=100|mult=10|vmin=1.75|vmax=|tdp=29|date=August 31, 2001|price=$89<ref name=\"autogenerated1\"/>\n|sspec1=SL5XQ|step1=D0|sock1=Socket 370|part1=RB80526RY001128\n|sspec2=SL5XT|step2=D0\n|sspec3=SL635|step3=D0}}\n{{cpulist|p6|coppermine|model=Celeron 1.10|ark=27166\n|l2=128|fsb=100|mult=11|vmin=1.75|vmax=|tdp=33|date=August 31, 2001|price=$103<ref name=\"autogenerated1\"/>\n|sspec1=SL5XR|step1=D0|sock1=Socket 370|part1=RB80526RY005128\n|sspec2=SL5XU|step2=D0}}\n{{end}}\n\n===== [[Tualatin (microprocessor)|\"Tualatin-256\"]] (130 nm) =====\n* Family 6 model 11\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n\n{{cpulist|p6|head}}\n{{cpulist|p6|tualatin|model=Celeron 900A|ark=27200\n|l2=256|fsb=100|mult=9|vmin=1.475|vmax=|tdp=|date=March 2000|price=|links=1\n|sspec1=SL68V|step1=|sock1=[[Socket 370]]|part1=\n}}\n{{cpulist|p6|tualatin|model=Celeron 1000A|ark=27165\n|l2=256|fsb=100|mult=10|vmin=1.475|vmax=|tdp=27.8/29.5|date=January 2002|price=|links=1\n|sspec1=SL5ZF|step1=|sock1=[[Socket 370]]|part1=RK80530RY001256\n|sspec2=SL5VP\n|sspec3=SL6CB\n|sspec4=SL6JQ\n}}\n{{cpulist|p6|tualatin|model=Celeron 1100A|ark=27167\n|l2=256|fsb=100|mult=11|vmin=1.5|vmax=|tdp=27.8/29.5|date=January 2002|price=|links=1\n|sspec1=SL5VQ|step1=|sock1=[[Socket 370]]|part1=RK80530RY005256\n|sspec2=SL5ZE\n|sspec3=SL6CA\n|sspec4=SL6JR\n|sspec5=SL6RM\n}}\n{{cpulist|p6|tualatin|model=Celeron 1200|ark=27168\n|l2=256|fsb=100|mult=12|vmin=1.5|vmax=|tdp=32.9/29.9|date=October 2001|price=|links=1\n|sspec1=SL5XS|step1=|sock1=[[Socket 370]]|part1=RK80530RY009256\n|sspec2=SL5Y5\n|sspec3=SL656\n|sspec4=SL6C8\n|sspec5=SL6JS\n|sspec6=SL6RP\n}}\n{{cpulist|p6|tualatin|model=Celeron 1300|ark=27169\n|l2=256|fsb=100|mult=13|vmin=1.5|vmax=|tdp=33.4/32|date=January 2002|price=|links=1\n|sspec1=SL5VR|step1=|sock1=[[Socket 370]]|part1=RK80530RY013256\n|sspec2=SL5ZJ\n|sspec3=SL6C7\n|sspec4=SL6JT\n}}\n{{cpulist|p6|tualatin|model=Celeron 1400|ark=27170\n|l2=256|fsb=100|mult=14|vmin=1.5|vmax=|tdp=34.8/33.2|date=May 2002|price=|links=1\n|sspec1=SL64V|step1=|sock1=[[Socket 370]]|part1=RK80530RY017256\n|sspec2=SL68G\n|sspec3=SL6C6\n|sspec4=SL6JU\n|sspec5=SL6JV\n}}\n{{cpulist|p6|tualatin|model=Celeron 1500|ark=\n|l2=256|fsb=100|mult=15|vmin=1.5|vmax=|tdp=|date=|price=|links=1\n|sspec1=SL6C5|step1=|sock1=[[Socket 370]]|part1=RK80530RY021256\n}}\n{{end}}\n\n===Netburst based Celerons===\n\n====Celeron ''(single-core)''====\n\n===== \"[[Celeron 4|Willamette-128]]\" (180 nm) =====\n* Family 15 model 1\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* Steppings: E0\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n| Celeron 1.5<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201500%20-%20RK80531RC021128.html |title=Celeron 1.5 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,5GHz-cpu-no3018.html |title=Celeron 1.5(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL69W ||1500&nbsp;MHz ||128 KB ||400 MT/s ||15\u00d7 ||1.75 V ||? W ||[[Socket 478]] ||2002 ||RK80531RC021128 ||\n|-\n| Celeron 1.6<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201600%20-%20RK80531RC025128.html |title=Celeron 1.6 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,6GHz-cpu-no3019.html |title=Celeron 1.6(OEM) |publisher=X86-guide.com |date=2011-06-19 |accessdate=2016-04-21}}</ref> ||SL69Y ||1600&nbsp;MHz ||128 KB ||400 MT/s ||16\u00d7 ||1.75 V ||? W ||Socket 478 ||2002 ||RK80531RC025128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27172 Celeron 1.7] ||SL68C, SL69Z ||1700&nbsp;MHz ||128 KB ||400 MT/s ||17\u00d7 ||1.75 V ||63.5 W ||Socket 478 ||15 May 2002<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,7GHz-cpu-no112.html |title=Celeron 1.7(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||BX80531P170G128<br>RK80531RC029128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27173 Celeron 1.8] ||SL68D, SL6A2 ||1800&nbsp;MHz ||128 KB ||400 MT/s ||18\u00d7 ||1.75 V ||66.1 W ||Socket 478 ||12 June 2002<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,8GHz-cpu-no113.html |title=Celeron 1.8(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||BX80531P180G128<br>RK80531RC033128 ||\n|-\n| Celeron 1.9<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%201900%20-%20RK80531RC037128%20(BX80531P190G128).html |title=Celeron 1.9 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-1,9GHz-cpu-no3020.html |title=Celeron 1.9(OEM) |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL68E, SL6A3 ||1900&nbsp;MHz ||128 KB ||400 MT/s ||19\u00d7 ||1.75 V ||? W ||Socket 478 ||12 June 2002 ||RK80531RC037128 ||\n|-\n| Celeron 2.0<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%202000%20-%20RK80531RC041128%20(BX80531P200G128).html |title=Celeron 2.0 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref><ref>[http://www.x86-guide.com/en/cpu/Intel-Celeron-2,0GHz-(0,18\u00b5)-cpu-no3021.html Celeron 2.0(OEM)]</ref> ||SL68F ||2000&nbsp;MHz ||128 KB ||400 MT/s ||20\u00d7 ||1.75 V ||71.2 W ||Socket 478 ||12 June 2002 ||RK80531RC041128 ||\n|}\n\n===== \"[[Celeron#Northwood-128|Northwood-128]]\" (130 nm) =====\n* Family 15 model 2\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* Steppings: C0, C1, D0, D1, D4, DD\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://www.cpu-world.com/sspec/SL/SL7EZ.html Celeron 1.6]||SL7EZ ||1600&nbsp;MHz ||128 KB ||400 MT/s ||16\u00d7 ||1.475/1.525 V || ||[[Socket 478]] || ||RK80532RC025128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27173 Celeron&nbsp;1.8A] ||SL7RU ||1800&nbsp;MHz ||128 KB ||400 MT/s ||18\u00d7 ||1.560-1.725V ||66.1 W ||Socket 478 ||April 2003 ||BX80532RC1800B<br>RK80532RC033128||\n|-\n|[http://ark.intel.com/Product.aspx?id=27174 Celeron 2.0] ||SL68F, SL6HY, SL6LC, SL6RV, SL6SW, SL6VY, SL6VR ||2000&nbsp;MHz ||128 KB ||400 MT/s ||20\u00d7 ||1.315-1.525V ||52.8 W ||Socket 478 ||18 September 2002 ||BX80532RC2000B<br>RK80532RC041128 ||$33\n|-\n|[http://ark.intel.com/Product.aspx?id=27175 Celeron 2.1] ||SL6RS, SL6SY, SL6VS, SL6VZ ||2100&nbsp;MHz ||128 KB ||400 MT/s ||21\u00d7 ||1.315-1.525V ||55.5 W ||Socket 478 ||20 November 2002 ||BX80532RC2100B<br>RK80532RC045128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27176 Celeron 2.2] ||SL6SX, SL6RW, SL6VT, SL6W2 ||2200&nbsp;MHz ||128 KB ||400 MT/s ||22\u00d7 ||1.315-1.525V ||57.1 W ||Socket 478 ||20 November 2002 ||BX80532RC2200B<br>RK80532RC049128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27177 Celeron 2.3] ||SL6T2, SL6T3, SL6T5, SL6WD, SL6XJ ||2300&nbsp;MHz ||128 KB ||400 MT/s ||23\u00d7 ||1.315-1.525V ||58.3 W ||Socket 478 ||31 March 2003 ||BX80532RC2300B<br>RK80532RC052128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27178 Celeron 2.4] ||SL6V2, SL6VU, SL6W4, SL6XG ||2400&nbsp;MHz ||128 KB ||400 MT/s ||24\u00d7 ||1.315-1.525V ||59.8 W ||Socket 478 ||31 March 2003 ||BX80532RC2400B<br>RK80532RC056128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27179 Celeron 2.5] ||SL6ZY, SL72B ||2500&nbsp;MHz ||128 KB ||400 MT/s ||25\u00d7 ||1.315-1.525V ||61 W ||Socket 478 ||25 June 2003 ||BX80532RC2500B<br>BX80532RC2500D<br>RK80532RC060128 ||$33\n|-\n|[http://ark.intel.com/Product.aspx?id=27180 Celeron 2.6] ||SL6VV, SL6W5 ||2600&nbsp;MHz ||128 KB ||400 MT/s ||26\u00d7 ||1.315-1.525V ||62.6 W ||Socket 478 ||25 June 2003 ||BX80532RC2600B<br>BX80532RC2600D<br>RK80532RC064128 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27181 Celeron 2.7] ||SL77S, SL77U ||2700&nbsp;MHz ||128 KB ||400 MT/s ||27\u00d7 ||1.315-1.525V ||66.8 W ||Socket 478 ||September 24, 2003 ||BX80532RC2700B<br>BX80532RC2700D<br>RK80532RC068128 ||$103<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Celeron%202700%20-%20RK80532RC068128%20(BX80532RC2700B).html |title=Intel Celeron 2.7 GHz - RK80532RC068128 / BX80532RC2700B |publisher=Cpu-world.com |date=2016-03-09 |accessdate=2016-04-21}}</ref>\n|-\n|[http://ark.intel.com/Product.aspx?id=27182 Celeron 2.8] ||SL77T, SL77V ||2800&nbsp;MHz ||128 KB ||400 MT/s ||28\u00d7 ||1.315-1.525V ||68.4 W ||Socket 478 ||5 November 2003 ||BX80532RC2800B<br>RK80532RC072128 ||\n|}\n\n====Celeron D ''(single core)''====\n\n===== \"[[Celeron#Prescott-256|Prescott-256]]\" (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]]''\n* ''[[Intel 64]]'': supported by 3x1, 3x6, 355\n* ''[[XD bit]] (an [[NX bit]] implementation)'': supported by 3x0J, 3x5J, and all Intel64-compatible models\n* Steppings: C0, D0, E0, G0 & G1\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://ark.intel.com/Product.aspx?id=27104 Celeron D 310] ||SL8S2, SL8RZ, SL93R, SL8S4 ||2133&nbsp;MHz ||256 KB ||533 MT/s ||16\u00d7 ||1.250-1.400V ||73 W ||[[Socket 478]] ||December 2005 ||RK80546RE046256<br>B80546RE046256<br>NE80546RE046256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27105 Celeron D 315] ||SL7XY, SL7XG, SL7WS, SL87K, SL93Q, SL8HH, SL8AW ||2266&nbsp;MHz ||256 KB ||533 MT/s ||17\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE051256<br>B80546RE051256<br>NE80546RE051256 ||$30\n|-\n|[http://ark.intel.com/Product.aspx?id=27107 Celeron D 320] ||SL7KX, SL7JV, SL7C4, SL8HJ, SL87J, SL7VW ||2400&nbsp;MHz ||256 KB ||533 MT/s ||18\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE056256 ||$69<ref name=anand>{{cite news|last1=Wilson|first1=Derek|title=Intel Celeron D: New, Improved & Exceeds Expectations|url=http://www.anandtech.com/print/1363/|work=Anandtech|date=June 24, 2004}}</ref>\n|-\n|[http://ark.intel.com/Product.aspx?id=27107 Celeron D 320] ||SL7VQ ||2400&nbsp;MHz ||256 KB ||533 MT/s ||18\u00d7 ||1.250-1.400V ||73 W ||LGA 775 ||24 June 2004 ||BX80547RE2400C ||$69<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27108 Celeron D 325] ||SL7ND, SL7NU, SL7C5, SL7KY, SL7VX, SL8HK, SL7TG ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||65 W, 73 W ||Socket 478 ||24 June 2004 ||RK80546RE061256 ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27109 Celeron D 325] ||SL7TU ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||24 June 2004 ||BX80547RE2533C ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27110 Celeron D 325J] ||SL7TL, SL7VR, SL7SS ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||65 W, 84 W ||[[LGA 775]] ||22 September 2004 ||JM80547RE061256 ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27111 Celeron D 326] ||SL7TU, SL8H5, SL98U ||2533&nbsp;MHz ||256 KB ||533 MT/s ||19\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE061CN ||$79<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27112 Celeron D 330] ||SL7KZ, SL7NV, SL7C6, SL7DL, SL7VY, SL8HL, SL7TH ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE067256 ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27113 Celeron D 330] ||SL8HL ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||73 W ||LGA 775 ||24 June 2004 ||BX80547RE2667C ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27114 Celeron D 330J] ||SL7TM, SL7VS, SL7TV, SL7ST, '''Instruction Set 32-bit''' ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE067256 ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27115 Celeron D 331] ||SL7TV, SL8H7, SL98V, '''Instruction Set 64-bit''' ||2667&nbsp;MHz ||256 KB ||533 MT/s ||20\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE067CN ||$89<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27116 Celeron D 335] ||SL8HM, SL7NW, SL7VZ, SL7TJ, SL7DM, SL7L2, SL7C7 ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||24 June 2004 ||RK80546RE072256 ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27117 Celeron D 335] ||SL7TW ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||24 June 2004 ||BX80547RE2800C ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27118 Celeron D 335J] ||SL7TN, SL7VT, SL7SU ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE072256 ||$117<ref name=anand/>\n|-\n|[http://ark.intel.com/Product.aspx?id=27119 Celeron D 336] ||SL7TW, SL8H9, SL98W ||2800&nbsp;MHz ||256 KB ||533 MT/s ||21\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE072CN ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27120 Celeron D 340] ||SL7RN, SL7Q9, SL8HN, SL7W2, SL7TS ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||September 2004 ||RK80546RE077256 ||$54\n|-\n|[http://ark.intel.com/Product.aspx?id=27121 Celeron D 340J] ||SL7TX, SL7TP, SL7RN||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||September 2004 ||BX80547RE2933C ||$54\n|-\n|[http://ark.intel.com/Product.aspx?id=27121 Celeron D 340J] ||SL7TP, SL7SV, SL7QA ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V\n||84 W ||LGA 775 ||22 September 2004 ||JM80547RE077256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27122 Celeron D 341] ||SL7TX, SL8HB, SL98X ||2933&nbsp;MHz ||256 KB ||533 MT/s ||22\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||22 September 2004 ||JM80547RE077CN ||$47\n|-\n|[http://ark.intel.com/Product.aspx?id=27123 Celeron D 345] ||SL7NX, SL7DN, SL8HP, SL7W3 ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||November 2004 ||RK80546RE083256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27124 Celeron D 345J] ||SL7TQ, SL7VV, SL7TY ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V ||84 W ||LGA 775, Socket 478 ||October 2004 ||JM80547RE083256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27125 Celeron D 346] ||SL7TY, SL8HD, SL9BR ||3066&nbsp;MHz ||256 KB ||533 MT/s ||23\u00d7 ||1.250-1.400V\n||84 W ||LGA 775 ||October 2004 ||JM80547RE083CN ||$43\n|-\n|[http://ark.intel.com/Product.aspx?id=27126 Celeron D 350] ||SL8HQ, SL7NY, SL7L4, SL7DN ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||28 June 2005 || NE80546RE088256<br>RK80546RE088256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27127 Celeron D 350J] ||SL8MK, SL7TZ ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||73 W ||Socket 478 ||28 June 2005 || RH80536NC0131M ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27128 Celeron D 351] ||SL7TZ, SL8HF, SL9BS ||3200&nbsp;MHz ||256 KB ||533 MT/s ||24\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||28 June 2005 ||JM80547RE088CN ||$49\n|-\n|[http://ark.intel.com/Product.aspx?id=27130 Celeron D 355] ||SL8HS, SL9BT ||3333&nbsp;MHz ||256 KB ||533 MT/s ||25\u00d7 ||1.250-1.400V ||84 W ||LGA 775 ||December 2005 ||HH80547RE093CN ||$54\n|}\n\n===== \"[[Celeron#Cedar Mill-512|Cedar Mill-512]]\" (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[Intel 64]], [[XD bit]] (an [[NX bit]] implementation)''\n* Steppings: C1, D0\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n|[http://ark.intel.com/Product.aspx?id=27974 Celeron D 347] ||SL9XU (C1)<br>SL9KN (D0) ||3066&nbsp;MHz ||512 KB ||533 MT/s ||23\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||[[LGA 775]] ||22 October 2006 ||HH80552RE083512 ||$49\n|-\n|[http://ark.intel.com/Product.aspx?id=27129 Celeron D 352] ||SL96P (C1)<br>{{text|SL9KM}} (D0) ||3200&nbsp;MHz ||512 KB ||533 MT/s ||24\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||LGA 775 ||28 May 2006 ||HH80552RE088512 ||$79\n|-\n|[http://ark.intel.com/Product.aspx?id=27131 Celeron D 356] ||SL96N (C1)<br>SL9KL (D0) ||3333&nbsp;MHz ||512 KB ||533 MT/s ||25\u00d7 ||1.25\u20131.325V ||86 W<br>65 W ||LGA 775 ||28 May 2006 ||HH80552RE093512 ||$89\n|-\n|[http://ark.intel.com/Product.aspx?id=27132 Celeron D 360] ||SL9KK (D0) ||3466&nbsp;MHz ||512 KB ||533 MT/s ||26\u00d7 ||1.25\u20131.325V ||65 W ||LGA 775 ||26 November 2006 ||HH80552RE099512 ||$84\n|-\n|[http://ark.intel.com/Product.aspx?id=27975 Celeron D 365] ||{{Not a typo|SL9KJ}} (D0) ||3600&nbsp;MHz ||512 KB ||533 MT/s ||27\u00d7 ||1.25\u20131.325V ||65 W ||LGA 775 ||January, 2007 ||HH80552RE104512 ||$69\n|}\n\n=== Core based Celerons ===\n\n====Celeron ''(single-core)''====\n\n=====[[Conroe (microprocessor)#Conroe-L|\"Conroe-L\"]] (65 nm)=====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* Steppings: [[Core (microarchitecture)#Steppings using 65nm process|A1]]\n{{cpulist|core|head}}\n{{cpulist|core|conroe|model=Celeron 220|ark=33102\n|cores=1|l2=512|fsb=533|mult=9|vmin=1.05|vmax=1.3|tdp=19|sock=\u00b5FC-BGA|date=October 2007|price=$58|links=1\n|sspec1=SLAF2|step1=A1|part1=LE80557RE014512}}\n{{cpulist|core|conroe|model=Celeron 420|ark=29734\n|cores=1|l2=512|fsb=800|mult=8|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$39\n|sspec1=SL9XP|step1=A1|part1=HH80557RG025512}}\n{{cpulist|core|conroe|model=Celeron 430|ark=29735\n|cores=1|l2=512|fsb=800|mult=9|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$49\n|sspec1=SL9XN|step1=A1|part1=HH80557RG033512}}\n{{cpulist|core|conroe|model=Celeron 440|ark=29736\n|cores=1|l2=512|fsb=800|mult=10|vmin=1.05|vmax=1.3|tdp=35|date=June 2007|price=$59\n|sspec1=SL9XL|step1=A1|part1=HH80557RG041512}}\n{{cpulist|core|conroe|model=Celeron 450|ark=35239\n|cores=1|l2=512|fsb=800|mult=11|vmin=1.05|vmax=1.3|tdp=35|date=August 2008|price=$53\n|sspec1=SLAFZ|step1=A1|part1=HH80557RG049512}}\n{{end}}\n\n=====[[Conroe (microprocessor)#Conroe-CL|\"Conroe-CL\"]] (65 nm)=====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)'', [[Intel VT-x]]\n* Steppings: ?\n{{cpulist|core|head}}\n{{cpulist|core|conroe|model=Celeron 445|ark=35277\n|cores=1|l2=512|fsb=1066|mult=7|sock=[[LGA 771]]|links=1\n|sspec1=SLAGH|part1=HH80556KH036512S\n|part2=HH80556KH036D}}\n{{end}}\n\n==== Celeron ''(dual-core)'' {{anchor|Celeron Dual-Core}} ====\n\n===== [[Conroe (microprocessor)#Allendale|\"Allendale\"]] (65 nm) =====\n*All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}} <!-- to change the style of this table, edit Template:cpulist -->\n{{cpulist|core|conroe|model=Celeron E1200|ark=34440\n|fsb=800|l2=512||mult=8|vmin=1.162|vmax=1.312|date=January 2008|price=$53|links=1\n|sspec1=SLAQW|step1=M0|part1=HH80557PG025D}}\n{{cpulist|core|conroe|model=Celeron E1400|ark=35101\n|fsb=800|l2=512||mult=10|vmin=1.162|vmax=1.312|date=April 2008|price=$53\n|sspec1=SLAR2|step1=M0|part1=HH80557PG041D}}\n{{cpulist|core|conroe|model=Celeron E1500|ark=35100\n|fsb=800|l2=512||mult=11|vmin=0.962|vmax=1.275|date=2008|price=$53\n|sspec1=SLAQZ|step1=M0|part1=HH80557PG049D}}\n{{cpulist|core|conroe|model=Celeron E1600|ark=34751\n|fsb=800|l2=512||mult=12|vmin=0.962|vmax=1.275|date=May 2009|price=$53\n|sspec1=SLAQY|step1=M0|part1=HH80557PG056D}}\n{{end}}\n\n===== [[Wolfdale (microprocessor)#Wolfdale-3M|\"Wolfdale-3M\"]] (45 nm) =====\n* Based on [[Core (microarchitecture)|Core microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]]''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n* [[Die (integrated circuit)|Die]] size: 82&nbsp;mm<sup>2</sup>\n{{cpulist|core|head}} <!-- to change the style of this table, edit Template:cpulist -->\n{{cpulist|core|wolfdale|model=Celeron E3200|ark=42770\n|fsb=800|l2=1|mult=12|vmin=0.85|vmax=1.3625|date=August 2009|price=$43|links=1\n|sspec1=SLGU5|step1=R0|part1=BX80571E3200|part2=AT80571RG0561ML}}\n{{cpulist|core|wolfdale|model=Celeron E3300|ark=42771\n|fsb=800|l2=1|mult=12.5|vmin=0.85|vmax=1.3625|date=August 2009|price=$43\n|sspec1=SLGU4|step1=R0|part1=BX80571E3300|part2=AT80571RG0601ML}}\n{{cpulist|core|wolfdale|model=Celeron E3400|ark=42772\n|l2=1|fsb=800|mult=13|vmin=0.85|vmax=1.3625|date=January 2010|price=$53\n|sspec1=SLGTZ|step1=R0|part1=BX80571E3400|part2=AT80571RG0641ML}}\n{{cpulist|core|wolfdale|model=Celeron E3500|ark=42773\n|l1=64KB|l2=1|fsb=800|mult=13.5|vmin=0.85|vmax=1.3625|date=August 2010|price=$52\n|sspec1=SLGTY|step1=R0|part1=BX80571E3500\n|part2=AT80571RG0681ML}}\n{{end}}\n\n=== Westmere based Celerons ===\n\n==== Celeron ''(dual-core)'' ====\n\n===== \"[[Clarkdale (microprocessor)|Clarkdale]]\" ([[Multi-chip package|MCP]], 32 nm) =====\n* Based on [[Westmere (Microarchitecture)|Westmere microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.\n* Contains 45 nm \"Ironlake\" [[graphics processing unit|GPU]].\n{{cpulist|nehgfx|head}}\n{{cpulist|nehgfx|clarkdale|ark=43523|model=Celeron G1101|mult=17|turbo={{n/a}}|gfxclock=533|l3=2|memspeed=1066|vmin=0.65|vmax=1.4|date=January 2010|price=$70|part1=CM80616004596AC|sspec1=SLBMT|sspec2=SLBT7|step1=C2|step2=K0|links=1}}\n{{end}}\n\n=== Sandy Bridge based Celerons ===\n\n==== \"[[Sandy Bridge (microarchitecture)|Sandy Bridge]]\" (32 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Celeron G440 does '''not''' support Enhanced Intel [[SpeedStep]] Technology (EIST), this is a special case as the processor uses the minimum available multiplier (16x). The Celeron G440 also does '''not''' support [[Hyper-threading]].\n* Celeron G460, G465 and G470 support Hyper-threading.\n* [[HD Graphics]] (Sandy Bridge) contain 6 [[Execution unit|EUs]] like the HD Graphics 2000, but does not support the following technologies: [[Intel Quick Sync Video]], InTru 3D, Clear Video HD, Wireless Display, and it does not support 3D Video.{{citation needed|date=September 2011}}\n* Transistors: 624 or 504 million\n* [[Die (integrated circuit)|Die]] size: 149 or 131&nbsp;mm<sup>2</sup>\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|sandybridge|model=Celeron G530|ark=53414\n|cores=2|l3=2|mult=24|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2011|price=$42|links=1\n|sspec1=SR05H|step1=Q0|sock=1155|part1=CM8062301046704|part2=BX80623G530|part3=BXC80623G530}}\n{{cpulist|bridge|sandybridge|model=Celeron G540|ark=53416\n|cores=2|l3=2|mult=25|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2011|price=$52\n|sspec1=SR05J|step1=Q0|sock=1155|part1=CM8062301046804|part2=BX80623G540|part3=BXC80623G540}}\n{{cpulist|bridge|sandybridge|model=Celeron G550|ark=53418\n|cores=2|l3=2|mult=26|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=June 2012|price=$52\n|sspec1=SR061|step1=Q0|sock=1155|part1=CM8062307261218|part2=BX80623G550|part3=BXC80623G550}}\n{{cpulist|bridge|sandybridge|model=Celeron G555|ark=69115\n|cores=2|l3=2|mult=27|gfxmodel=6eu|gfxclock=850\u20131000|tdp=65|date=September 2012|price=$52\n|sspec1=SR0RZ|step1=Q0|sock=1155|part1=CM8062301263601|part2=BX80623G555|part3=BXC80623G555}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|sandybridge|model=Celeron G440|ark=58667\n|cores=1|l3=1|mult=16|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2011|price=$37\n|sspec1=SR0BY|step1=Q0|sock=1155|part1=CM8062301088501|part2=BX80623G440|part3=BXC80623G440}}\n{{cpulist|bridge|sandybridge|model=Celeron G460|ark=63913\n|cores=1|l3=1.5|mult=18|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=December 2011|price=$37\n|sspec1=SR0GR|step1=Q0|sock=1155|part1=CM8062301088702|part2=BX80623G460|part3=BXC80623G460}}\n{{cpulist|bridge|sandybridge|model=Celeron G465|ark=69363\n|cores=1|l3=1.5|mult=19|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2012|price=$37\n|sspec1=SR0S8|step1=Q0|sock=1155|part1=CM8062301264500|part2=BX80623G465|part3=BXC80623G465}}\n{{cpulist|bridge|sandybridge|model=Celeron G470|ark=74390\n|cores=1|l3=1.5|mult=20|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2013|price=$37\n|sspec1=SR0S7|step1=Q0|sock=1155|part1=CM8062301264401|part2=BX80623G470|part3=}}\n{{cpulist|bridge|sandybridge|model=Celeron G530T|ark=53415\n|cores=2|l3=2|mult=20|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2011|price=$47\n|sspec1=SR05K|step1=Q0|sock=1155|part1=CM8062301046904}}\n{{cpulist|bridge|sandybridge|model=Celeron G540T|ark=53417\n|cores=2|l3=2|mult=21|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2012|price=$42\n|sspec1=SR05L|step1=Q0|sock=1155|part1=CM8062301047004}}\n{{cpulist|bridge|sandybridge|model=Celeron G550T|ark=53419\n|cores=2|l3=2|mult=22|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=September 2012|price=$42\n|sspec1=SR05V|step1=Q0|sock=1155|part1=CM8062301002309}}\n{{end}}\n\n==== \"[[Ivy Bridge (microarchitecture)|Ivy Bridge]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache, ECC Memory.''\n* [[Intel HD Graphics|HD Graphics]] (Ivy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2500, but does not support the following technologies: Intel Quick Sync Video, InTru 3D, Clear Video HD, Wireless Display, Intel Insider.\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|ivybridge|model=Celeron G1610|ark=71072\n|cores=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=January 20, 2013|price=$42|links=1\n|sspec1=SR10K|step1=P0|sock1=LGA 1155|part1=CM8063701444901|part2=BX80637G1610|part3=BXC80637G1610}}\n{{cpulist|bridge|ivybridge|model=Celeron G1620|ark=71073\n|cores=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=January 20, 2013|price=$52|\n|sspec1=SR10L|step1=P0|sock1=LGA 1155|part1=CM8063701445001|part2=BX80637G1620|part3=BXC80637G1620}}\n{{cpulist|bridge|ivybridge|model=Celeron G1630|ark=76344\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=55|date=September 1, 2013|price=$52|\n|sspec1=SR16A|step1=P0|sock1=LGA 1155|part1=CM8063701449000|part2=BX80637G1630|part3=}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|ivybridge|model=Celeron G1610T|ark=71074\n|cores=2|l3=2|mult=23|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=January 20, 2013|price=$42|\n|sspec1=SR10M|step1=P0|sock1=LGA 1155|part1=CM8063701445100}}\n{{cpulist|bridge|ivybridge|model=Celeron G1620T|ark=76345\n|cores=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=September 1, 2013|price=$42|\n|sspec1=SR169|step1=P0|sock1=LGA 1155|part1=CM8063701448300}}\n{{end}}\n\n=== Silvermont based Celerons ===\n\n====\"[[Silvermont|Bay Trail-D]]\" (22 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], [[Intel VT-x]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Ivy Bridge (microarchitecture)|Ivy Bridge]] [[Intel HD Graphics]], with 4 execution units, and supports DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).\n* Package size:  25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J1750|ark=76531|cores=2|mult=29|l2=1|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-750|tdp=10|sdp=|sock1=FC-BGA 1170|date=September 2013|price=$72|links=1\n  |sspec1=SR1LP|sspec2=SR1H6|step1=B2|step2=B2|part1=FH8065301562600}}\n{{cpulist|silvermont|baytrail|model=Celeron J1800|ark=78866|cores=2|mult=29|l2=1|burst=2.58|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-792|tdp=10|sdp=|sock1=FC-BGA 1170|date=November 2013|price=$72\n  |sspec1=SR1SD|step1=B3|part1=FH8065301615103\n  |sspec2=SR1UU|step2=C0|part2=FH8065301615104\n  |sspec3=SR3V6|step3=D1|part3=FH8065301615104}}\n{{cpulist|silvermont|baytrail|model=Celeron J1850|ark=76530|cores=4|mult=24|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-792|tdp=10|sdp=|sock1=FC-BGA 1170|date=September 2013|price=$82\n  |sspec1=SR1LN|sspec2=SR1H5|step1=B2|step2=B2|part1=FH8065301455200}}\n{{cpulist|silvermont|baytrail|model=Celeron J1900|ark=78867|cores=4|mult=24|burst=2.41|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=688-854|tdp=10|sdp=|sock1=FC-BGA 1170|date=November 2013|price=$82\n  |sspec1=SR1SC|step1=B3|part1=FH8065301615009\n  |sspec2=SR1UT|step2=C0|part2=FH8065301615010\n  |sspec3=SR3V5|step3=D1|part3=FH8065301615010}}\n{{end}}\n\n====\"[[Silvermont|Braswell]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Broadwell (microarchitecture)|Broadwell]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 11.2, OpenGL 4.4, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J3060|ark=91534|cores=2|mult=19.2|burst=2.48|gfxmodel=400\n|gfxclock=320-700|l2=1<ref group=\"note\" name=\"cpuworld\">2-core variants are erroneously described as featuring 2&nbsp;MB L2 cache on [//ark.intel.com Intel ARK], but in fact only have 1&nbsp;MB L2 cache; see {{cite web|url=http://www.cpu-world.com/news_2015/2015033101_Intel_quietly_launches_Braswell_processors.html|title=Intel quietly launches Braswell processors|first=Anthony|last=Shvets|date=March 31, 2015|publisher=CPU World}}</ref>|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=|sock1=FC-BGA 1170|date=January 2016|price=$107|links=1\n  |sspec1=SR2KR|step1=D1|part1=FH8066501715934}}\n{{cpulist|silvermont|baytrail|model=Celeron J3160|ark=91533|cores=4|mult=19.2|burst=2.24|gfxmodel=400\n|gfxclock=320-700|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KS|step1=D1|part1=FH8066501715935}}\n{{end}}\n\n=== Haswell based Celerons ===\n\n==== \"[[Haswell (microarchitecture)|Haswell-DT]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Haswell Celerons support Quick Sync.\n* Haswell-R Celerons G1840, G1850, and G1840T also support ''[[WiDi|Intel Wireless Display]]''.\n* Transistors: 1.4 billion\n* [[Die (integrated circuit)|Die]] size: 177&nbsp;mm<sup>2</sup>\n* All models support [[ECC memory]].\n{{cpulist|haswell|head}}\n{{cpulist|haswell|section=standard power}}\n{{cpulist|haswell|haswell|model=Celeron G1820|ark=78955\n|cores=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=January 2014|price=$42|links=1\n|sspec1=SR1CN|step1=C0|sock=1150|part1=CM8064601483405|part2=BX80646G1820|part3=BXC80646G1820}}\n{{cpulist|haswell|haswell|model=Celeron G1830|ark=78954\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=January 2014|price=$52\n|sspec1=SR1NC|step1=C0|sock=1150|part1=CM8064601483404|part2=BX80646G1830|part3=BXC80646G1830}}\n{{cpulist|haswell|haswell|model=Celeron G1840|ark=80800\n|cores=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=May 2014|price=$42\n|sspec1=SR1VK|step1=C0|sock=1150|part1=CM8064601483439|part2=BX80646G1840|part3=BXC80646G1840}}\n{{cpulist|haswell|haswell|model=Celeron G1850|ark=80798\n|cores=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=10eu|gfxclock=350\u20131050|tdp=53|date=May 2014|price=$52\n|sspec1=SR1KH|step1=C0|sock=1150|part1=CM8064601483406|part2=BX80646G1850|part3=BXC80646G1850}}\n{{cpulist|haswell|section=low power}}\n{{cpulist|haswell|haswell|model=Celeron G1820T|ark=78956\n|cores=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131050|tdp=35|date=January 2014|price=$42\n|sspec1=SR1CP|step1=C0|sock=1150|part1=CM8064601482617}}\n{{cpulist|haswell|haswell|model=Celeron G1840T|ark=80801\n|cores=2|l3=2|mult=25|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131050|tdp=35|date=May 2014|price=$42\n|sspec1=SR1KA|step1=C0|sock=1150|part1=CM8064601482618|part2=|part3=}}\n{{cpulist|haswell|section=low power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron G1820TE|ark=78957\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=35|date=January 2014|price=$42\n|sspec1=SR182|sspec2=SR1T6|step1=C0|step2=C0|sock=1150|part1=CM8064601484601|part2=CM8064601618705}}\n{{end}}\n\n=== Skylake based Celerons ===\n\n==== \"[[Skylake (microarchitecture)|Skylake-S]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache.''\n* All models support up to DDR3-1600 or DDR4-2133 memory.\n* All models support ECC memory.\n* Transistors: TBD\n* [[Die (integrated circuit)|Die]] size: TBD\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=standard power}}\n{{cpulist|skylake|skylake|model=Celeron G3900|ark=90741\n|cores=2|threads=2|l3=2|mult=28|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=51|date=January 2016|price=$42|links=1\n|sspec1=SR2HV|step1=S0|sock=1151|part1=BX80662G3900|part2=CM8066201928610}}\n{{cpulist|skylake|skylake|model=Celeron G3920|ark=90737\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=51|date=January 2016|price=$52\n|sspec1=SR2HX|step1=S0|sock=1151|part1=BX80662G3920|part2=CM8066201928609}}\n{{cpulist|skylake|section=low power}}\n{{cpulist|skylake|skylake|model=Celeron G3900T|ark=90738\n|cores=2|threads=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$42\n|sspec1=SR2HT|step1=S0|sock=1151|part1=CM8066201928505}}\n{{cpulist|skylake|section=embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3900E|ark=90713\n|cores=2|threads=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$107\n|sspec1=SR2GH|step1=R0|sock=1440|part1=CL8066201939703|part2=}}\n{{cpulist|skylake|skylake|model=Celeron G3900TE|ark=90711\n|cores=2|threads=2|l3=2|mult=23|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=35|date=January 2016|price=$42\n|sspec1=SR2LU|step1=R0|sock=1151|part1=CM8066201938802|part2=}}\n{{cpulist|skylake|section=low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3902E|ark=90619\n|cores=2|threads=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=510|gfxclock=350\u2013950|tdp=25|date=January 2016|price=$107\n|sspec1=SR2GJ|step1=R0|sock=1440|part1=CL8066202400204|part2=}}\n{{end}}\n\n=== Goldmont based Celerons ===\n\n====\"[[Goldmont|Apollo Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Skylake (microarchitecture)|Skylake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 24&nbsp;mm \u00d7 31&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J3355|ark=95597|cores=2|mult=24|burst=2.5|gfxmodel=500\n|gfxclock=250-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1296|date=September 2016|price=$107|links=1\n  |sspec1=SR2Z8|step1=B1|part1=FH8066802986000|sspec2=SREKJ|step2=F1}}\n{{cpulist|silvermont|baytrail|model=Celeron J3455|ark=95594|cores=4|mult=18|burst=2.3|gfxmodel=500\n|gfxclock=250-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1296|date=September 2016|price=$107\n  |sspec1=SR2Z9|step1=B1|part1=FH8066802986102|sspec2=SREKK|step2=F1}}\n{{end}}\n\n=== Goldmont Plus based Celerons ===\n\n====\"[[Goldmont Plus|Gemini Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 24&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J4005|ark=128992|cores=2|mult=24|burst=2.7|gfxmodel=600\n|gfxclock=250-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=December 2017|price=$107|links=1\n  |sspec1=SR3S5|step1=B0|part1=FH8068003067416}}\n{{cpulist|silvermont|baytrail|model=Celeron J4105|ark=128989|cores=4|mult=18|burst=2.5|gfxmodel=600\n|gfxclock=250-750|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=December 2017|price=$107\n  |sspec1=SR3S4|step1=B0|part1=FH8068003067403}}\n{{end}}\n\n====\"[[Goldmont Plus|Gemini Lake Refresh]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 2.0 (on Windows).\n* Package size: 25&nbsp;mm \u00d7 24&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron J4025|ark=197307|cores=2|mult=24|burst=2.9|gfxmodel=600\n|gfxclock=250-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=November 2019|price=$107|links=1\n  |sspec1=SRET3|step1=R0|part1=FH8068003067428}}\n{{cpulist|silvermont|baytrail|model=Celeron J4125|ark=197305|cores=4|mult=24|burst=2.7|gfxmodel=600\n|gfxclock=250-750|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=10|sdp=|sock1=FC-BGA 1090|date=November 2019|price=$107\n  |sspec1=SRGZS|step1=R0|part1=FH8068003067410}}\n{{end}}\n\n=== Kaby Lake based Celerons ===\n\n==== \"[[Kaby Lake (microarchitecture)|Kaby Lake-S]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache.''\n* All models support up to DDR3-1600 or DDR4-2400 memory (DDR4-2133 for embedded models).\n* All models support ECC memory.\n* Transistors: TBD\n* [[Die (integrated circuit)|Die]] size: TBD\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=standard power}}\n{{cpulist|skylake|skylake|model=Celeron G3930|ark=97452\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131050|tdp=51|date=January 2017|price=$42|links=1\n|sspec1=SR35K|step1=S0|sock=1151|part1=BX80677G3930|part2=BXC80677G3930}}\n{{cpulist|skylake|skylake|model=Celeron G3950|ark=97451\n|cores=2|threads=2|l3=2|mult=30|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131050|tdp=51|date=January 2017|price=$52\n|sspec1=SR35J|step1=S0|sock=1151|part1=BX80677G3950|part2=}}\n{{cpulist|skylake|section=low power}}\n{{cpulist|skylake|skylake|model=Celeron G3930T|ark=97467\n|cores=2|threads=2|l3=2|mult=26|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131000|tdp=35|date=January 2017|price=$42\n|sspec1=SR35V|step1=S0|sock=1151|part1=CM8067703016211}}\n{{cpulist|skylake|section=standard power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3930E|ark=122824\n|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u20131000|tdp=54|date=June 2017|price=$42\n|sspec1=SR38G|step1=B0|sock=1151|part1=CM8067703318802}}\n{{cpulist|skylake|section=low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G3930TE|ark=122825\n|cores=2|threads=2|l3=2|mult=27|turbo={{n/a}}|gfxmodel=610|gfxclock=350\u2013950|tdp=35|date=June 2017|price=$42\n|sspec1=SR38H|step1=B0|sock=1151|part1=CM8067703318900}}\n{{end}}\n\n=== [[Coffee Lake|Coffee Lake based Celerons]] ===\n==== \"Coffee Lake-S\" (14 nm) ====\n\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=Standard power}}\n{{cpulist|skylake|skylake|model=Celeron G4900|ark=129487|cores=2|threads=2|l3=2|mult=31|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2018|price=$42|sspec1=SR3W4|step1=B0|sock=1151|part1=CM8068403378112|part2=BX80684G4900|part3=BXC80684G4900}}\n{{cpulist|skylake|skylake|model=Celeron G4920|ark=129950|cores=2|threads=2|l3=2|mult=32|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2018|price=$52|sspec1=SR3YL|step1=B0|sock=1151|part1=CM8068403378011|part2=BX80684G4920|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4930|ark=134878|cores=2|threads=2|l3=2|mult=32|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2019|price=$42|sspec1=SR3YN|step1=B0|sock=1151|part1=CM8068403378114|part2=|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4950|ark=134879|cores=2|threads=2|l3=2|mult=33|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=54|date=April 2019|price=$52|sspec1=SR3YM|step1=B0|sock=1151|part1=CM8068403378012|part2=|part3=}}\n{{cpulist|skylake|section=Low power}}\n{{cpulist|skylake|skylake|model=Celeron G4900T|ark=129952|cores=2|threads=2|l3=2|mult=29|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131000|tdp=35|date=April 2018|price=$42|sspec1=SR3YP|step1=B0|sock=1151|part1=CM8068403379312|part2=|part3=}}\n{{cpulist|skylake|skylake|model=Celeron G4930T|ark=134868|cores=2|threads=2|l3=2|mult=30|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131000|tdp=35|date=April 2019|price=$42|sspec1=SR3YQ|step1=B0|sock=1151|part1=CM8068403379313|part2=|part3=}}\n{{end}}\n\n==== \"Coffee Lake-H\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|skylake|section=Embedded}}\n{{cpulist|skylake|skylake|model=Celeron G4930E|ark=195332|cores=2|threads=2|l3=2|mult=24|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=35|date=June 2019|price=$107|sspec1=SRFEE|step1=U0|sock=1440|part1=CL8068404164900|part2=|part3=}}\n{{cpulist|skylake|section=Low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron G4932E|ark=195330|cores=2|threads=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=U610|gfxclock=350\u20131050|tdp=25|date=June 2019|price=$107|sspec1=SRFEL|step1=U0|sock=1440|part1=CL8068404165500|part2=|part3=}}\n{{end}}\n\n== Mobile Processors ==\n\n=== P6 based Celerons ===\n\n==== Mobile Celeron ''(single-core)'' ====\n\n===== [[Mendocino (microprocessor)|\"Mendocino\"]] (250 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 266|ark=49970\n|l2=128|fsb=66|mult=4|vmin=1.5|vmax=|tdp=9.8|date=January 1999|price=$106|links=1\n|sspec1=SL3HM|step1=mcpA0|sock1=[[Micro-PGA2|\u03bcPGA2]]|part1=KP80524KX266128\n|sspec2=SL23Y|step2=mcbA0|sock2=[[BGA2]]|part2=KC80524KX266128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 300|ark=49971\n|l2=128|fsb=66|mult=4.5|vmin=1.6|vmax=|tdp=11.1|date=January 1999|price=$187\n|sspec1=SL3HN|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX300128\n|sspec2=SL3AH|step2=mcbA0|sock2=BGA2|part2=KC80524KX300128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 333<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3HP.html |title=Celeron 333(PGA) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3C8.html |title=Celeron 333(BGA) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=\n|l2=128|fsb=66|mult=5|vmin=1.6|vmax=|tdp=11.8|date=April 1999|price=$159\n|sspec1=SL3HP|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX333128\n|sspec2=SL3C8|step2=mcbA0|sock2=BGA2|part2=KC80524KX333128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 366|ark=47673\n|l2=128|fsb=66|mult=5.5|vmin=1.6|vmax=|tdp=13.1|date=May 1999|price=$170\n|sspec1=SL3HQ|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX366128\n|sspec2=SL3C7|step2=mcbA0|sock2=BGA2|part2=KC80524KX366128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 400|ark=49972\n|l2=128|fsb=66|mult=6|vmin=1.6|vmax=|tdp=13.8|date=June 1999|price=$187\n|sspec1=SL3GR|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX400128\n|sspec2=SL3GQ|step2=mcbA0|sock2=BGA2|part2=KC80524KX400128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 433|ark=49973\n|l2=128|fsb=66|mult=6.5|vmin=1.9|vmax=|tdp=19.4|date=September 1999|price=$159\n|sspec1=SL3KB|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX433128\n|sspec2=SL3KA|step2=mcbA0|sock2=BGA2|part2=KC80524KX433128}}\n{{cpulist|p6|mendocino|model=Mobile Celeron 466|ark=49974\n|l2=128|fsb=66|mult=7|vmin=1.9|vmax=|tdp=20.7|date=September 1999|price=$209\n|sspec1=SL3KD|step1=mcpA0|sock1=\u03bcPGA2|part1=KP80524KX466128\n|sspec2=SL3KC|step2=mcbA0|sock2=BGA2|part2=KC80524KX466128}}\n{{cpulist|p6|section=low voltage}}\n{{cpulist|p6|mendocino|model=Mobile Celeron LV 266<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL3DQ.html |title=Celeron LV 266 |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=\n|l2=128|fsb=66|mult=4|vmin=1.5|vmax=|tdp=7.9|date=April 1999|price=|links=1\n|sspec1=SL3DQ|step1=mcbA0|sock1=[[BGA2]]|part1=KC80524KX266128LP}}\n{{end}}\n\n===== [[Coppermine (microprocessor)|\"Coppermine-128\"]] (180 nm)  {{anchor|\"Coppermine-128\" (standard-voltage, 180 nm)|\"Coppermine-128\" (low-voltage, 180 nm)|\"Coppermine-128\" (ultra-low-voltage, 180 nm)}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 450|ark=27321\n|l2=128|fsb=100|mult=4.5|vmin=1.6|vmax=|tdp=15.5|date=February 2000|price=|links=1\n|sspec1=SL3PF|step1=PA2|sock1=[[Socket 495]]|part1=KP80526NY450128\n|sspec2=SL43U|step2=PB0|sock2=[[BGA2]]|part2=KC80526NY450128\n|sspec3=SL4JS|step3=PC0\n|sspec4=SL3PD|step4=BA2\n|sspec=\n* SL43T&nbsp;(BB0)\n* SL4JC&nbsp;(BC0)\n* SL4PT}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 500|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.6|vmax=|tdp=16.8|date=February 2000|price=\n|sspec1=SL3PE|step1=PA2|sock1=Socket 495|part1=KP80526NY500128\n|sspec2=SL43R|step2=PB0|sock2=BGA2|part2=KC80526NY500128\n|sspec3=SL46Y|step3=PC0\n|sspec4=SL4JT|step4=PC0\n|sspec=\n* SL4PV&nbsp;(PC0)\n* SL3PC&nbsp;(BA2)\n* SL43Q&nbsp;(BB0)\n* SL4JD&nbsp;(BC0)\n* SL45A&nbsp;(PB0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 550|ark=27323\n|l2=128|fsb=100|mult=5.5|vmin=1.6|vmax=|tdp=18.4|date=April 2000|price=\n|sspec1=SL3ZF|step1=PB0|sock1=Socket 495|part1=KP80526NY550128\n|sspec2=SL4MT|step2=PB0|sock2=BGA2|part2=KC80526NY550128\n|sspec3=SL4JU|step3=PC0\n|sspec4=SL3ZE|step4=BB0\n|sspec=* SL4JE (BC0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 600|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.6|vmax=|tdp=13|date=June 2000|price=\n|sspec1=SL4AP|step1=PB0|sock1=Socket 495|part1=KP80526NY600128\n|sspec2=SL4JV|step2=PC0|sock2=BGA2|part2=KC80526NY600128\n|sspec3=SL4MU|step3=PC0\n|sspec4=SL4PW|step4=PC0\n|sspec=\n* SL4AR&nbsp;(BC0)\n* SL4JF&nbsp;(BC0)\n* SL582\n* SL5DS}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 650|ark=27325\n|l2=128|fsb=100|mult=6.5|vmin=1.6|vmax=|tdp=14|date=June 2000|price=\n|sspec1=SL4AE|step1=PB0|sock1=Socket 495|part1=KP80526NY650128\n|sspec2=SL4MV|step2=PB0|sock2=BGA2|part2=KC80526NY650128\n|sspec3=SL4JW|step3=PC0\n|sspec4=SL4PX|step4=PC0\n|sspec=\n* SL4AD&nbsp;(BB0)\n* SL4JG&nbsp;(BC0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 700|ark=27326\n|l2=128|fsb=100|mult=7|vmin=1.6|vmax=|tdp=15|date=September 2000|price=\n|sspec1=SL4GX|step1=PC0|sock1=Socket 495|part1=KP80526NY700128\n|sspec2=SL4PY|step2=PC0|sock2=BGA2|part2=KC80526NY700128\n|sspec3=SL53D|step3=PD0\n|sspec4=SL4GU|step4=BC0\n|sspec=* SL53V&nbsp;(BD0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 750|ark=27328\n|l2=128|fsb=100|mult=7.5|vmin=1.6|vmax=|tdp=15.8|date=March 2001|price=\n|sspec1=SL55Q|step1=PC0|sock1=Socket 495|part1=KP80526NY750128\n|sspec2=SL56Q|step2=PC0|sock2=BGA2|part2=KC80526NY750128\n|sspec3=SL53C|step3=PD0\n|sspec4=SL58K|step4=PD0\n|sspec=\n* SL56P&nbsp;(BC0)\n* SL53U&nbsp;(BD0)}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 800|ark=27329\n|l2=128|fsb=100|mult=8|vmin=1.6|vmax=|tdp=17.6|date=May 2001|price=\n|sspec1=SL584|step1=PD0|sock1=Socket 495|part1=KP80526NY800128\n|sspec2=SL5CB|step2=PD0|sock2=BGA2|part2=KC80526NY800128\n|sspec3=SL57X|step3=BD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 850|ark=27331\n|l2=128|fsb=100|mult=8.5|vmin=1.6|vmax=|tdp=18.8|date=July 2001|price=\n|sspec1=SL585|step1=PD0|sock1=Socket 495|part1=KP80526NY850128\n|sspec2=SL57Y|step2=BD0|sock2=BGA2|part2=KC80526NY850128}}\n{{cpulist|p6|coppermine|model=Mobile Celeron 900|ark=27333\n|l2=128|fsb=100|mult=9|vmin=1.7|vmax=|tdp=24|date=October 2001|price=\n|sspec1=SL5PY|step1=PD0|sock1=Socket 495|part1=KP80526NY900128\n|sspec2=SL5PX|step2=BD0|sock2=BGA2|part2=KC80526NY900128}}\n{{cpulist|p6|section=low voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 400|ark=27335\n|l2=128|fsb=100|mult=4|vmin=1.35|vmax=|tdp=6.5|date=February 2000|price=|links=1\n|sspec1=SL3UL|step1=BA2|sock1=[[BGA2]]|part1=KC80526LY400128\n|sspec2=SL43W|step2=BB0\n|sspec3=SL4J8|step3=BC0\n|sspec4=SL544|step4=PD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL43Z.html |title=Celeron LV 500(BB0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL543.html |title=Celeron LV 500(PD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-500-Mobile-LV-cpu-no3025.html |title=Celeron LV 500 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.35|vmax=|tdp=12.2|date=June 2000|price=\n|sspec1=SL45A|step1=BB0|sock1=BGA2|part1=KC80526LY500128\n|sspec2=SL4J9|step2=BC0\n|sspec3=SL543|step3=PD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron LV 600<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL582.html |title=Celeron LV 600(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-600-Mobile-LV-cpu-no3027.html |title=Celeron LV 600 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.35|vmax=|tdp=14.4|date=May 2001|price=\n|sspec1=SL582|step1=BD0|sock1=BGA2|part1=KC80526LY600128}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|coppermine|model=Mobile Celeron ULV 500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL4ZR.html |title=Celeron ULV 500(BC0) |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DR.html |title=Celeron ULV 500(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-500-Mobile-ULV-cpu-no3026.html |title=Mobile Celeron ULV 500 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref>|ark=27322\n|l2=128|fsb=100|mult=5|vmin=1.1|vmax=|tdp=8.1|date=January 2001|price=|links=1\n|sspec1=SL4ZR|step1=BC0|sock1=[[BGA2]]|part1=KC80526LL500128\n|sspec2=SL5DR|step2=BD0}}\n{{cpulist|p6|coppermine|model=Mobile Celeron ULV 600<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DS.html |title=Celeron ULV 600 |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5V5.html |title=Celeron ULV 600(BD0) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL5DS.html |title=Celeron ULV 600 (OEM) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref>|ark=27324\n|l2=128|fsb=100|mult=6|vmin=1.1|vmax=|tdp=9.7|date=May 2001|price=\n|sspec1=SL5DS|step1=BD0|sock1=BGA2|part1=KC80526LL600128\n|sspec2=SL5V5|step2=BD0}}\n{{end}}\n\n===== [[Coppermine T (microprocessor)|\"Coppermine T\"]] (180 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 733|ark=27327\n|l2=128|fsb=133|mult=5.5|vmin=1.7|vmax=|tdp=20.6|date=October 2001|price=|links=1\n|sspec1=SL5SS|step1=FPD0|sock1=[[Socket 495]]|part1=RH80533NZ733128\n|sspec2=SL5T4|step2=FPD0|sock2=[[BGA2]]|part2=KW80533NZ733128\n|sspec3=SL5SP|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 800A|ark=27330\n|l2=128|fsb=133|mult=6|vmin=1.7|vmax=|tdp=22|date=October 2001|price=\n|sspec1=SL5ST|step1=FPD0|sock1=Socket 495|part1=RH80533NZ800128\n|sspec2=SL5T3|step2=FPD0|sock2=BGA2|part2=KW80533NZ800128\n|sspec3=SL5SQ|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 866|ark=27332\n|l2=128|fsb=133|mult=6.5|vmin=1.7|vmax=|tdp=23.3|date=June 2001|price=\n|sspec1=SL5Q3|step1=FPD0|sock1=Socket 495|part1=RH80533NZ866128\n|sspec2=SL5T2|step2=FPD0|sock2=BGA2|part2=KW80533NZ866128\n|sspec3=SL5Q2|step3=FBD0}}\n{{cpulist|p6|copperminet|model=Mobile Celeron 933|ark=27334\n|l2=128|fsb=133|mult=7|vmin=1.7|vmax=|tdp=20.6|date=June 2001|price=\n|sspec1=SL5SK|step1=FPD0|sock1=Socket 495|part1=RH80533NZ933128\n|sspec2=SL5SU|step2=FPD0|sock2=BGA2|part2=KW80533NZ933128\n|sspec3=SL5SR|step3=FBD0}}\n{{end}}\n\n===== [[Tualatin (microprocessor)|\"Tualatin-256\"]] (130 nm)  {{anchor|\"Tualatin-256\" (standard-voltage, 130 nm)|\"Tualatin-256\" (low-voltage, 130 nm)|\"Tualatin-256\" (ultra-low-voltage, 130 nm)}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]]''\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]]) \n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''standard voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27305 Mobile Celeron 1000] ||SL6B3 (B1)<br>SL693 (A1)<br>SL6AB (B1)<br>SL694 (A1) ||1000&nbsp;MHz ||256 KB ||133 MT/s ||7.5\u00d7 ||1.40 ||22 W ||[[Socket 479|PBGA 479]]<br>PPGA 478 ||17 April 2002 ||RH80530NZ001256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27306 Mobile Celeron 1066] ||SL6H7 (B1)<br>SL643 (A1)<br>SL64M (A1) ||1066&nbsp;MHz ||256 KB ||133 MT/s ||8\u00d7 ||1.45 ||23.2 W ||PPGA 478 ||21 January 2002 ||RH80530NZ004256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27307 Mobile Celeron 1133] ||SL6H8 (B1)<br>SL642 (A1)<br>SL64L (A1) ||1133&nbsp;MHz ||256 KB ||133 MT/s ||8.5\u00d7 ||1.45 ||23.8 W ||PPGA 478 ||21 January 2002 ||RH80530NZ006256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27308 Mobile Celeron 1200] ||SL6H9 (B1)<br>SL64K (A1)<br>SL63Z (A1) ||1200&nbsp;MHz ||256 KB ||133 MT/s ||9\u00d7 ||1.45 ||24.4 W ||PPGA 478 ||21 January 2002 ||RH80530NZ009256 ||\n|-\n|Mobile Celeron 1266<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6Z9.html |title=Mobile Celeron 1266 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>[http://www.x86-guide.com/en/cpu/Intel-Celeron-1266-Mobile-\u00b5-FCPGA-cpu-no2647.html Mobile Celeron 1266]</ref> ||SL6Z9 (B1) ||1266&nbsp;MHz ||256 KB ||133 MT/s ||9.5\u00d7 ||1.40 ||22 W ||PPGA 478 ||16 April 2003 ||RH80530NZ012256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27311 Mobile Celeron 1333]<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6ZA.html |title=Mobile Celeron 1333(B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref> ||SL6HA (B1)<br>SL6ZA (B1)<br>SL68J (A1) ||1333&nbsp;MHz ||256 KB ||133 MT/s ||10\u00d7 ||1.5 ||19 W ||PPGA 478 ||24 June 2002 ||RH80530WZ014256 ||\n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''low voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27338 Mobile Celeron LV 650]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-650-Mobile-LV-cpu-no2659.html |title=Mobile Celeron LV 650 |publisher=X86-guide.com |date=2001-10-01 |accessdate=2016-04-21}}</ref> ||SL6B6 (B1)<br>SL5YA (A1) ||650&nbsp;MHz ||256 KB ||100 MT/s ||6.5\u00d7 ||1.15 ||10.6 W ||[[Socket 479|PBGA 479]] ||1 October 2001 ||RJ80530MY650256 ||\n|-\n|Mobile Celeron LV 667<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL63D.html |title=Mobile Celeron LV 667 (A1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-667-Mobile-LV-cpu-no2667.html |title=Mobile Celeron LV 667 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL63D (A1) ||667&nbsp;MHz ||256 KB ||133 MT/s ||5\u00d7 ||1.15 || ||PBGA 479 ||16 September 2002 ||RJ80530MZ667256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=31827 Mobile Celeron LV 733]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-733-Mobile-LV-cpu-no2663.html |title=Mobile Celeron LV 733 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL6B4 (B1)<br>SL68M (A1) ||733&nbsp;MHz ||256 KB ||133 MT/s ||5.5\u00d7 ||1.15 ||11.2 W ||PBGA 479 ||17 April 2002 ||RJ80530MZ733256 ||\n|-\n|Mobile Celeron LV 866<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6CY.html |title=Mobile Celeron LV 866(A1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-866-Mobile-LV-cpu-no2666.html |title=Mobile Celeron LV 866 |publisher=X86-guide.com |date=2003-01-14 |accessdate=2016-04-21}}</ref> ||SL6CY (B1) ||866&nbsp;MHz ||256 KB ||133 MT/s ||6.5\u00d7 ||1.15 ||9.61 W ||PBGA 479 ||14 January 2003 ||RJ80530MZ866256 ||\n|-\n| colspan=\"12\" style=\"text-align:left; background:#127cc1; color:white;\"| '''ultra-low voltage'''\n|-\n|[http://ark.intel.com/Product.aspx?id=27338 Mobile Celeron ULV 650]<ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-650-Mobile-ULV-cpu-no2660.html |title=Mobile Celeron ULV 650 |publisher=X86-guide.com |date=2002-01-21 |accessdate=2016-04-21}}</ref> ||SL6B8 (B1)<br>SL63F (A1)<br> ||650&nbsp;MHz ||256 KB ||100 MT/s ||6.5\u00d7 ||1.1 ||7 W ||[[Socket 479|PBGA 479]] ||21 January 2002 ||RJ80530VY650256 ||\n|-\n|Mobile Celeron ULV 700<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6CZ.html |title=Mobile Celeron ULV 700 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-700-Mobile-ULV-cpu-no2662.html |title=Mobile Celeron ULV 700 |publisher=X86-guide.com |date=2002-09-16 |accessdate=2016-04-21}}</ref> ||SL6CZ (B1) ||700&nbsp;MHz ||256 KB ||100 MT/s ||7\u00d7 ||1.1 ||7 W ||PBGA 479 ||16 September 2002 ||RJ80530VY700256 ||\n|-\n|Mobile Celeron ULV 733<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6D2.html |title=Mobile Celeron ULV 733 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-733-Mobile-ULV-cpu-no2664.html |title=Mobile Celeron ULV 733 |publisher=X86-guide.com |date= |accessdate=2016-04-21}}</ref> ||SL6D2 (B1) ||733&nbsp;MHz ||256 KB ||133 MT/s ||5.5\u00d7 ||1.1 ||7 W ||PBGA 479 ||16 September 2002 ||RJ80530VZ733256 ||\n|-\n|Mobile Celeron ULV 800<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SL6D4.html |title=Mobile Celeron ULV 800 (B1) |publisher=Cpu-world.com |date=2016-03-07 |accessdate=2016-04-21}}</ref><ref>{{cite web|url=http://www.x86-guide.com/en/cpu/Intel-Celeron-800-Mobile-ULV-cpu-no2665.html |title=Mobile Celeron ULV 800 |publisher=X86-guide.com |date=2003-01-14 |accessdate=2016-04-21}}</ref> ||SL6D4 (B1) ||800&nbsp;MHz ||256 KB ||133 MT/s ||6\u00d7 ||1.1 ||7 W ||PBGA 479 ||14 January 2003 ||RJ80530VZ800256 ||\n|}\n\n===Netburst based Celerons===\n\n====Mobile Celeron ''(single-core)''====\n\n===== \"[[Celeron#Northwood-256|Northwood-256]]\" (130 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n{| class=\"wikitable\"\n!Model Number ||sSpec Number ||Frequency ||[[CPU cache#Multi-level caches|L2 Cache]] ||[[Front-side bus|FSB]] ||[[clock multiplier|Mult]] ||[[CPU core voltage|Voltage]] ||[[Thermal design power|TDP]] ||[[CPU socket|Socket]] ||Release Date ||Part Number(s) ||Release Price ([[United States dollar|USD]])\n|-\n|[http://ark.intel.com/Product.aspx?id=27309 Mobile Celeron 1.2] ||SL7MG (D1) ||1200&nbsp;MHz ||256 KB ||400 MT/s ||12\u00d7 ||1.3 V ||20.8 W ||[[Socket 478|PPGA 478]] ||May 2002 ||RH80532NC009256 || \n|-\n|[http://ark.intel.com/Product.aspx?id=27312 Mobile Celeron 1.4] ||SL6FM (B0)<br>SL6M4 (C1) ||1400&nbsp;MHz ||256 KB ||400 MT/s ||14\u00d7 ||1.3 V ||30 W ||PPGA 478 ||24 June 2002 ||RH80532NC017256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27313 Mobile Celeron 1.5] ||SL6FN (B0)<br>SL6M5 (C1) ||1500&nbsp;MHz ||256 KB ||400 MT/s ||15\u00d7 ||1.3 V ||30 W ||PPGA 478 ||24 June 2002 ||RH80532NC021256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27314 Mobile Celeron 1.6] ||SL6J2 (C1) ||1600&nbsp;MHz ||256 KB ||400 MT/s ||16\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC025256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27315 Mobile Celeron 1.7] ||SL6J3 (C1)<br>SL6VG (D1) ||1700&nbsp;MHz ||256 KB ||400 MT/s ||17\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC029256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27316 Mobile Celeron 1.8] ||SL6J4 (C1)<br>SL6VH (D1) ||1800&nbsp;MHz ||256 KB ||400 MT/s ||18\u00d7 ||1.3 V ||30 W ||PPGA 478 ||16 September 2002 ||RH80532NC033256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27317 Mobile Celeron 2.0] ||SL6QH (C1)<br>SL6VJ (D1) ||2000&nbsp;MHz ||256 KB ||400 MT/s ||20\u00d7 ||1.3 V ||32 W ||PPGA 478 ||14 January 2003 ||RH80532NC041256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27318 Mobile Celeron 2.2] ||SL6ZW (C0)<br>SL73Y (D1)<br>SL8SB (D1)||2200&nbsp;MHz ||256 KB ||400 MT/s ||22\u00d7 ||1.3 V ||35 W ||PPGA 478 ||16 April 2003 ||RH80532NC049256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27319 Mobile Celeron 2.4] ||SL75J (D1) ||2400&nbsp;MHz ||256 KB ||400 MT/s ||24\u00d7 ||1.3 V ||35 W ||PPGA 478 ||11 June 2003 ||RH80532NC056256 ||\n|-\n|[http://ark.intel.com/Product.aspx?id=27320 Mobile Celeron 2.5] ||SL75T (D1) ||2500&nbsp;MHz ||256 KB ||400 MT/s ||25\u00d7 ||1.3 V ||35 W ||PPGA 478 ||12 November 2003 ||RH80532NC060256 ||\n|}\n\n===Pentium-M based Celerons===\n\n====Celeron M ''(single-core)''====\n\n===== [[Banias (microprocessor)|\"Banias-512\"]] (130 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|banias|model=Celeron M 310|ark=27138\n|l2=512|fsb=400|mult=12|volt=1.356 V|tdp=24.5|date=January 2004|price=|links=1\n|sspec1=SL79T|step1=B2|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=RJ80535NC009512\n|sspec2=SL79S|step2=B2|sock2=[[Socket 479]]/FC-\u00b5PGA|part2=RH80535NC009512}}\n{{cpulist|p6|banias|model=Celeron M 320|ark=27139\n|l2=512|fsb=400|mult=13|volt=1.356 V|tdp=24.5|date=January 2004|price=$49\n|sspec1=SL6NM|step1=B2|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC013512\n|sspec2=SL8FM|step2=B1|sock2=Socket 479/FC-\u00b5BGA|part2=LE80535NC013512\n|sspec3=SL6N7|step3=B0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC013512\n|sspec4=SL76S|step4=C0|sock=* Socket 479/FC-\u00b5PGA|part4=RH80535NC0131M}}\n{{cpulist|p6|banias|model=Celeron M 330|ark=27140\n|l2=512|fsb=400|mult=14|volt=1.356 V|tdp=24.5|date=April 2004|price=\n|sspec1=SL6NL|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC017512\n|sspec2=SL6N6|step2=B2|sock2=Socket 479/FC-\u00b5PGA|part2=RH80535NC017512\n|sspec3=SL76T|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC0171M}}\n{{cpulist|p6|banias|model=Celeron M 340|ark=27141\n|l2=512|fsb=400|mult=15|volt=1.356 V|tdp=24.5|date=June 2004|price=\n|sspec1=SL7MT|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535NC021512\n|sspec2=SL7ME|step2=B1|sock2=Socket 479/FC-\u00b5PGA|part2=RH80535NC021512\n|sspec3=SL6P6|step3=B2|sock3=Socket 479/FC-\u00b5PGA|part3=RH80535NC0211M}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|banias|model=Celeron M ULV 600|ark=37245\n|l2=512|fsb=400|mult=6|volt=1.004 V|tdp=7|date=June 2004|price=|links=1\n|sspec1=SL7GE|step1=B2|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=RJ80535VC600512\n|sspec2=SL8FN|step2=B1|sock2=Socket 479/FC-\u00b5BGA|part2=LE80535VC600512}}\n{{cpulist|p6|banias|model=Celeron M ULV 800|ark=27162\n|l2=512|fsb=400|mult=8|volt=1.004 V|tdp=7|date=January 2004|price=|links=\n|sspec1=SL7DB|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535VC800512}}\n{{cpulist|p6|banias|model=Celeron M ULV 333|ark=27156\n|l2=512|fsb=400|mult=9|volt=1.004 V|tdp=7|date=January 2004|price=\n|sspec1=SL7DH|step1=B1|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80535VC900512}}\n{{end}}\n\n===== [[Dothan (microprocessor)|\"Dothan-1024\"]] (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]]''\n* ''[[XD bit]] (an [[NX bit]] implementation)'': supported by 360J, 370, 380, 390, 383\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|dothan|model=Celeron M 350|ark=27142\n|l2=1|fsb=400|mult=13|vmin=1.004|vmax=1.292|tdp=21|date=August 2004|price=|links=1\n|sspec1=SL7RA|step1=B0|sock1=[[Socket 479]]/FC-\u00b5PGA|part1=RH80536NC0131M\n|sspec2=SL7R9|step2=B0|sock2=Socket 479/[[BGA2|FC-\u00b5BGA]]|part2=RJ80536NC0131M\n|sspec3=SL86L|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80536NC0131M\n|sspec4=SL86R|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=RJ80536NC0131M\n|sspec=\n* SL8MK&nbsp;(C1)\n* SL8MD&nbsp;(C1)}}\n{{cpulist|p6|dothan|model=Celeron M 360|ark=27143\n|l2=1|fsb=400|mult=14|vmin=1.004|vmax=1.292|tdp=21|date=August 2004|price=\n|sspec1=SL7LS|step1=B0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0171M\n|sspec2=SL7LR|step2=B0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0171M\n|sspec3=SL86K|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=RH80536NC0171M\n|sspec4=SL86Q|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=RJ80536NC0171M\n|sspec=\n* SL8ML&nbsp;(C1)\n* SL8ME&nbsp;(C1)}}\n{{cpulist|p6|dothan|model=Celeron M 370|ark=27145\n|l2=1|fsb=400|mult=15|vmin=1.004|vmax=1.292|tdp=21|date=January 2005|price=\n|sspec1=SL86J|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0211M\n|sspec2=SL86P|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0211M\n|sspec3=SL8MM|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=LE80536NC0211M\n|sspec4=SL86D|step4=C0|sock=\n* Socket 479/FC-\u00b5BGA\n* Socket 479/FC-\u00b5PGA\n* Socket 479/FC-\u00b5BGA|part4=BX80536NC1500EJ\n|sspec=\n* SL8K6&nbsp;(C0)\n* SL8MT&nbsp;(C0)}}\n{{cpulist|p6|dothan|model=Celeron M 380|ark=27146\n|l2=1|fsb=400|mult=16|vmin=1.004|vmax=1.292|tdp=21|date=July 2005|price=\n|sspec1=SL8MN|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0251M\n|sspec2=SL8MG|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0251M\n|sspec3=SL86H|step3=C0|sock3=Socket 479/FC-\u00b5PGA|part3=LE80536NC0251M\n|sspec4=SL8MU|step4=C0|sock=* Socket 479/FC-\u00b5BGA|part4=BX80536NC1600EJ}}\n{{cpulist|p6|dothan|model=Celeron M 390|ark=27147\n|l2=1|fsb=400|mult=17|vmin=1.004|vmax=1.292|tdp=21|date=December 2005|price=\n|sspec1=SL8MP|step1=C0|sock1=Socket 479/FC-\u00b5PGA|part1=RH80536NC0291M\n|sspec2=SL8MH|step2=C0|sock2=Socket 479/FC-\u00b5BGA|part2=RJ80536NC0291M\n|sspec3=SL8MV|step3=C0|sock3=Socket 479/FC-\u00b5BGA|part3=LE80536NC0291M}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|dothan|model=Celeron M ULV 383|ark=27159\n|l2=1|fsb=400|mult=10|vmin=0.876|vmax=0.956|tdp=5.5|date=July 2005|price=|links=1\n|sspec1=SL8BP|step1=C0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC0011M\n|sspec2=SL8LP|step2=C0|sock2=|part2=LE80536VC0011M\n|sspec3=SL8BN|step3=C0\n|sspec4=SL8LV|step4=C0}}\n{{end}}\n\n===== [[Dothan (microprocessor)|\"Dothan-512\"]] (90 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[XD bit]] (an [[NX bit]] implementation)''\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|dothan|model=Celeron 205<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_M/Intel-Celeron%20M%20205%20RJ80536NC009512%20-%20LE80536NC009512.html |title=Celeron 205 |publisher=Cpu-world.com |date=2016-03-15 |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=400|mult=12|volt=1.26 V|tdp=21|date=March 2007|price=|links=1\n|sspec1=SL9PX|step1=B1|sock1=Socket 479/[[BGA2|FC-\u00b5BGA]]|part1=LE80536NC009512\n|sspec2=SL9DB|step2=C0|sock2=|part2=}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|dothan|model=Celeron M ULV 353|ark=27157\n|l2=512|fsb=400|mult=9|vmin=0.876|vmax=0.94|tdp=5|date=July 20, 2004|price=$54|links=1\n|sspec1=SL7F7|step1=B0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC900512\n|sspec2=SL7QX|step2=B0|sock2=|part2=LE80536VC900512\n|sspec=* SLAFK}}\n{{cpulist|p6|dothan|model=Celeron M ULV 373|ark=27158\n|l2=512|fsb=400|mult=10|vmin=0.876|vmax=0.94|tdp=5.5|date=January 2005|price=$74\n|sspec1=SL8A4|step1=C0|sock1=Socket 479/FC-\u00b5BGA|part1=RJ80536VC001512\n|sspec2=SL89S|step2=C0|sock2=|part2=LE80536VC001512\n|sspec=* SL8LW&nbsp;(C0)}}\n{{end}}\n\n===== [[Yonah (microprocessor)|\"Yonah-512\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[XD bit]] (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: C0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|yonah|model=Celeron 215|ark=32240\n|l2=512|fsb=533|mult=10|vmin=1.0|vmax=1.3|tdp=27|date=August 2007|price=$54|links=1\n|sspec1=SLA4L|step1=C0|part1=LE80538NE014512}}\n{{end}}\n\n===== [[Yonah (microprocessor)|\"Yonah-1024\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[XD bit]] (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: C0, D0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|yonah|model=Celeron M 410|ark=27148\n|l2=1|fsb=533|mult=11|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$54|links=1\n|sspec1=SL8W2|step1=C0|part1=LF80538NE0201M}}\n{{cpulist|p6|yonah|model=Celeron M 420|ark=27149\n|l2=1|fsb=533|mult=12|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$107\n|sspec1=SL8VZ|step1=C0|part1=LF80538NE0251M}}\n{{cpulist|p6|yonah|model=Celeron M 430|ark=27150\n|l2=1|fsb=533|mult=13|vmin=1.0|vmax=1.3|tdp=27|date=April 2006|price=$134\n|sspec1=SL92F|step1=C0|part1=LF80538NE0301M\n|sspec2=SL9KV|step2=D0}}\n{{cpulist|p6|yonah|model=Celeron M 440|ark=27151\n|l2=1|fsb=533|mult=14|vmin=1.0|vmax=1.3|tdp=27|date=October 2006|price=$107\n|sspec1=SL9KW|step1=D0|sock1=Socket M|part1=LF80538NE0361ME\n|sspec2=SL9LF|step2=D0|sock2=PBGA479|part2=LE80538NE0361ME\n  <!--|sspec3=SLH9W-->}}\n{{cpulist|p6|yonah|model=Celeron M 450|ark=27152\n|l2=1|fsb=533|mult=15|vmin=1.0|vmax=1.3|tdp=27|date=October 2006|price=$134\n|sspec1=SL9KX|step1=D0|part1=LF80538NE0411ME}}\n{{cpulist|p6|section=ultra-low voltage}}\n{{cpulist|p6|yonah|model=Celeron M ULV 423|ark=27160\n|l2=1|fsb=533|mult=8|vmin=0.95|vmax=0.975|tdp=5.5|sock=FCBGA6|date=April 2006|price=$161|links=1\n|sspec1=SL8XW|step1=C0|part1=LE80538VE0041M\n|sspec2=SL9L7|step2=D0}}\n{{cpulist|p6|yonah|model=Celeron M ULV 443|ark=27978\n|l2=1|fsb=533|mult=9|vmin=0.95|vmax=0.975|tdp=5.5|sock=FCBGA6|date=September 2006|price=$161\n|sspec1=SL9L8|step1=D0|part1=LE80538VE0091ME}}\n{{end}}\n\n===== [[Sossaman (microprocessor)|\"Sossaman\"]] (65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], Enhanced Intel SpeedStep Technology ([[SpeedStep|EIST]]) , [[XD bit]] (an [[NX bit]] implementation), [[Intel VT-x]]''\n* [[Die (integrated circuit)|Die]] size: 90.3&nbsp;mm<sup>2</sup>\n* [[Stepping (version numbers)|Steppings]]: D0\n{{cpulist|p6|head}}\n{{cpulist|p6|section=standard voltage}}\n{{cpulist|p6|sossaman|model=Celeron 1.66|ark=30543\n|l2=1|fsb=667|mult=10|vmin=1.1125|vmax=1.25|tdp=27|date=March 2006|price=$84|links=1\n|sspec1=SL9S3|step1=D0|part1=LF80538KF0281M}}\n{{cpulist|p6|sossaman|model=Celeron 1.83|ark=30544\n|l2=1|fsb=667|mult=11|vmin=1.1125|vmax=1.25|tdp=27|date=January 2007\n|sspec1=SL9S2|step1=D0|part1=LF80538KF0341M}}\n{{end}}\n\n=== Core based Celerons ===\n\n====Celeron M/Celeron ''(single-core)''====\n\n===== [[Merom (microprocessor)|\"Merom\"]], [[Merom (microprocessor)#Merom-L|\"Merom-L\"]] (standard-voltage, 65 nm) {{Anchor|\"Merom-1M\" (standard-voltage, 65 nm)|\"Merom-1024\" (standard-voltage, 65 nm)|\"Merom-512\" (standard-voltage, 65 nm)|\"Merom-L\" (standard-voltage, 65 nm)|\"Merom\" (standard-voltage, 65 nm)}} =====\n<!-- Merom-1M does not exist, this one is Merom -->\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|B2, E1, G0, G2, A1]]\n{{cpulist|core|head}} <!--                   Please convert below to use {{cpulist|core|merom}}      -->\n{{cpulist|core|merom|model=Celeron M 520|ark=27977\n|cores=1|l2=1|fsb=533|mult=12|vmin=0.95|vmax=1.3|tdp=30|sock=[[Socket M]]|date=January, 2007|price=$134|links=1\n|sspec1=SL9WT|step1=B2|part1=LF80537NE0251M\n|sspec2=SL9WN|step2=A1\n}}\n{{cpulist|core|merom|model=Celeron M 530|ark=29733\n|cores=1|l2=1|fsb=533|mult=13|vmin=0.95|vmax=1.3|tdp=30|date=March 2007|price=$134\n|sspec1=SL9UY |step1=B2 |sock1=Socket M | part1=LF80537NE0301M\n|sspec2=SLGFL |step2=G2 |sock2=Socket M | part2=LF80537NE0301M\n|sspec3=SL9VA |step3=A1 |sock3=Socket M  | part3=LF80537NE0301M\n|sspec4=SLA2G |step4=A1 |sock4=Socket M | part4=LF80537NE0301M\n|sspec5=SLA6Y |step5=B2 |sock5=FCBGA6 | part5=LE80537NE0301M\n|sspec6=SLGFY |step6=G2 |sock6=FCBGA6 | part6=LE80537NE0301M\n}}\n{{cpulist|core|merom|model=Celeron 530|ark=33100\n|cores=1|l2=1|fsb=533|mult=13|vmin=0.95|vmax=1.3|tdp=27|sock=[[Socket P]]|date=March 2007|price=$70\n|sspec1=SLA48|step1=E1|part1=LF80537NE0301M\n|sspec2=SLA2G|step2=A1|part2=LF80537NE0301MN\n}}\n{{cpulist|core|merom|model=Celeron 540|ark=30774\n|cores=1|l2=1|fsb=533|mult=14|vmin=0.95|vmax=1.3|tdp=30|sock=Socket P|date=July 2007|price=$134\n|sspec1=SLA47|step1=E1|part1=LF80537NE0361M\n|sspec2=SLA2F|step2=A1\n}}\n{{cpulist|core|merom|model=Celeron 550|ark=31727\n|cores=1|l2=1|fsb=533|mult=15|vmin=0.95|vmax=1.3|tdp=30|date=5 September 2007|price=$134\n|sspec1=SLAJ9|step1=G0|sock1=Socket P|part1=LF80537NE0411M\n|sspec2=SLA2E|step2=A1|sock2=Socket P|part2=LE80537NE0411M\n|sspec3=SLALD|step3=G0|sock3=FCBGA6|part3=LE80537NE0411M\n}}\n{{cpulist|core|merom|model=Celeron 560|ark=34439\n|cores=1|l2=1|fsb=533|mult=16|vmin=0.95|vmax=1.3|tdp=27|sock=Socket P|date=December 2007|price=$134\n|sspec1=SLA2D|step1=A1|part1=LF80537NE0461M}}\n{{cpulist|core|merom|model=Celeron 570|ark=36676\n|cores=1|l2=1|fsb=533|mult=17|vmin=0.95|vmax=1.3|tdp=27|sock=Socket P|date=May 2008|price=$134\n|sspec1=SLA2C|step1=A1|part1=LF80537NE0511M}}\n{{end}}\n\n===== [[Merom (microprocessor)#Merom-2M|\"Merom-2M\"]] (standard-voltage, 65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron 575|ark=36680\n|cores=1|l2=1|fsb=667|mult=12|vmin=1.075|vmax=1.175|tdp=31|sock=[[Socket P]]|date=September 2008|price=$86|links=1\n|sspec1=SLB6M|step1=M0|part1=LF80537NF0411M}}\n{{cpulist|core|merom|model=Celeron 585|ark=36681\n|cores=1|l2=1|fsb=667|mult=13|vmin=1.075|vmax=1.175|tdp=31|sock=Socket P|date=September 2008|price=$107\n|sspec1=SLB6L|step1=M0|part1=LF80537NF0481M}}\n{{end}}\n\n===== [[Merom (microprocessor)#Merom-L|\"Merom-L\"]] (ultra-low-voltage, 65 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|A1, M1]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron M ULV 523|ark=32241\n|cores=1|l2=1|fsb=533|mult=7|vmin=0.85|vmax=1.1|tdp=5.5|sock=FCBGA6|date=September 2007|price=$161|links=1\n|sspec1=SLAHP|step1=A1|part1=LE80537VE9331M}}\n{{cpulist|core|merom|model=Celeron ULV 573|ark=41368\n|cores=1|l2=512|fsb=533|mult=7.5|vmin=0.8|vmax=0.975|tdp=10|sock=FCBGA6 |date=June 2009|price=\n|sspec1=SLGMV|step1=M1|part1=LE80537VE001512}}\n{{end}}\n\n====Celeron ''(single-core)''====\n\n===== [[Penryn (microprocessor)#Penryn-3M|\"Penryn-3M\"]] (45 nm)  {{anchor|\"Penryn-3M\" (standard-voltage, 45 nm)|\"Penryn-3M\" (ultra-low-voltage, 45 nm}} =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* Package size: 35&nbsp;mm<sup>2</sup> (standard voltage), 22&nbsp;mm<sup>2</sup> (low voltage)\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n* [[Die (integrated circuit)|Die]] size: 107&nbsp;mm<sup>2</sup>\n{{cpulist|core|head}}\n{{cpulist|core|section=standard voltage}}\n{{cpulist|core|penryn|model=Celeron 900|ark=41498\n|sspec1=SLGLQ|step1=R0|cores=1|l2=1|fsb=800|mult=11|vmin=1|vmax=1.25|tdp=35|sok=|date=March 2009|part1=AW80585NG0491MA|price=$70|links=1}}\n{{cpulist|core|penryn|model=Celeron 925<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron/Intel-Mobile%20Celeron%20925%20-%20AW80585NG0521MA.html |title=Mobile Celeron 925 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=53692\n|sspec1=SLGLN|step1=R0|cores=1|l2=1|fsb=800|mult=11.5|vmin=1|vmax=1.25|tdp=35|sok=|date=January 2011|part1=AW80585NG0521MA|price=$70}}\n{{cpulist|core|section=ultra-low voltage}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 722|ark=36749\n|sspec1=SLGAT|step1=M0|sspec2=SLGAN|step2=R0|cores=1|l2=1|fsb=800|mult=6|vmin=0.775|vmax=1.1|tdp=5.5|date=September 2008|part1=AV80585VG0091MP|links=1}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 723|ark=36685\n|sspec1=SLGAS|step1=M0|sspec2=SLGAM|step2=R0|cores=1|l2=1|fsb=800|mult=6|vmin=1.05|vmax=1.15|tdp=10|date=September 2008|part1=AV80585VG0091M|price=$107}}\n{{cpulist|core|penrynulv|model=Celeron M ULV 743|ark=37135\n|sspec1=SLGEV|step1=R0|cores=1|l2=1|fsb=800|mult=6.5|vmin=1.05|vmax=1.15|tdp=10|date=September 2009|part1=AV80585VG0131M|price=$107}}\n{{cpulist|core|penrynulv|model=Celeron ULV 763|ark=53691\n|sspec1=SLGQQ|step1=R0|cores=1|l2=1|fsb=800|mult=7|vmin=1.05|vmax=1.15|tdp=10|date=January 2011|part1=AV80585VG0171M|price=$107}}\n{{end}}\n* Note that 900 has also been used for three earlier models of Intel Celeron microprocessors with different microarchitectures.\n* Intel initially listed the Celeron 900 as Dual-Core and with Virtualization Technology in its Processorfinder and ARK databases, which caused confusion among customers.\n* ULV 723 possibly supports [[EIST]], but Intel's web site is inconsistent about this.\n\n====Celeron ''(dual-core)''====\n\n===== [[Merom (microprocessor)#Merom-2M|\"Merom-2M\"]] (65 nm) =====\n<!-- Merom-512 and Merom-1024 do not exist, please do not change the title back -->\n{{Anchor|\"Merom-2M\" (standard-voltage, 65 nm)|\"Merom-512\" (standard-voltage, 65 nm)|\"Merom-1024\" (standard-voltage, 65 nm)|Celeron T1000}}\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 65nm process|M0]]\n{{cpulist|core|head}}\n{{cpulist|core|merom|model=Celeron T1400<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SLAQL.html |title=Celeron T1400 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=533|mult=13|vmin=1.075|vmax=1.175|sock=[[Socket P]]|date=July 2008|links=1\n|sspec1=SLAQL|step1=M0|part1=LF80537NE030512}}\n{{cpulist|core|merom|model=Celeron T1500<ref>{{cite web|url=http://www.cpu-world.com/sspec/SL/SLAQK.html |title=Celeron T1500 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=512|fsb=533|mult=14|vmin=1.075|vmax=1.175|sock=Socket P|date=July 2008|price=$59\n|sspec1=SLAQK|step1=M0|part1=LF80537NE036512}}\n{{cpulist|core|merom|model=Celeron T1600|ark=38979\n|l2=1|fsb=667|mult=10|vmin=1.075|vmax=1.175|sock=Socket P|date=December 2008|price=$80\n|sspec1=SLB6J|step1=M0|part1=LF80537NF0281MN}}\n{{cpulist|core|merom|model=Celeron T1700|ark=37119\n|l2=1|fsb=667|mult=11|vmin=1.075|vmax=1.175|sock=Socket P|date=December 2008|price=$86\n|sspec1=SLB6H|step1=M0|part1=LF80537NF0341MN}}\n{{end}}\n* Note that Intel has also released Core Solo microprocessors with the model numbers T1400, T1500, and T1600.\n* T1700 possibly supports [[EIST]], but Intel's web site is inconsistent about this.\n\n===== [[Penryn (microprocessor)#Penryn-3M|\"Penryn-3M\"]] (45 nm)  {{anchor|\"Penryn-3M\" (standard-voltage, 45 nm)|\"Penryn-3M\" (ultra-low-voltage, 45 nm)|Celeron T3000|Celeron SU2000}} =====\n* Based on [[Core (microarchitecture)|Core microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[Intel 64]], XD bit (an [[NX bit]] implementation)''\n* [[Stepping (version numbers)|Steppings]]: [[Core (microarchitecture)#Steppings using 45nm process|R0]]\n{{cpulist|core|head}}\n{{cpulist|core|section=standard voltage}}\n{{cpulist|core|penryn|model=Celeron T3000<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_Dual-Core/Intel-Mobile%20Celeron%20Dual-Core%20T3000%20AW80577GG0331ML.html |title=Celeron Dual-Core T3000 |publisher=Cpu-world.com |date= |accessdate=2016-04-21}}</ref>|ark=\n|l2=1|fsb=800|mult=9|vmin=1|vmax=1.25|date=June 2009|price=$80|links=1\n|sspec1=SLGMY|step1=R0|part1=AW80577GG0331ML}}\n{{cpulist|core|penryn|model=Celeron T3100|ark=37258\n|l2=1|fsb=800|mult=9.5|vmin=1|vmax=1.25|date=June 2009|sock=Socket P<br>[[BGA479]]|price=$80<br>$86\n|sspec1=SLGEY|step1=R0|part1=AW80577GG0371ML\n|sspec2=SLGVS|step2=R0|part2=AV80577NG0371M}}\n{{cpulist|core|penryn|model=Celeron T3300|ark=47511\n|l2=1|fsb=800|mult=10|vmin=1|vmax=1.25|date=January 2010|sock=Socket P<br>[[BGA479]]|price=$86\n|sspec1=SLGJW|step1=R0|part1=AW80577GG0411ML\n|sspec2=SLG92|step2=R0|part2=AW80577NG0411M}}\n{{cpulist|core|penryn|model=Celeron T3500|ark=42104\n|l2=1|fsb=800|mult=10.5|vmin=1|vmax=1.25|date=September 2010|sock=Socket P<br>[[BGA479]]|price=$80\n|sspec1=SLGJV|step1=R0|part1=AW80577GG0451ML\n|sspec2=|step2=R0|part2=}}\n{{cpulist|core|section=ultra-low voltage}}\n{{cpulist|core|penrynulv|model=Celeron SU2300|ark=42779\n|l2=1|fsb=800|mult=6|vmin=1.05|vmax=1.15|date=September 2009|price=$134|links=1\n|sspec1=SLGSB|step1=R0|part1=AV80577UG0091M\n|sspec2=SLGYW|step2=R0|part2=AV80577UG0091ML}}\n<!--\n{{cpulist|core|penrynulv|model=Celeron SU2500\n |l2=1|fsb=800|mult=6.5|date=September 2009\n |sspec1=SLGSA|step1=R0|part1=AV80577UG0131M}}\n{{cpulist|core|penrynulv|model=Celeron SU2600\n |l2=1|fsb=800|mult=7|date=September 2009\n |sspec1=SLGS9|step1=R0|part1=AV80577UG0171M}}\n-->\n{{end}}\n* Note that the [[List of Intel Pentium Dual-Core microprocessors#\"Merom-2M\" (65 nm)|Pentium T3x00]] processors have a similar number but are based on the older Merom-2M chips.\n* Note that the [[List of Intel Pentium microprocessors#\"Penryn-L\" (ultra-low voltage, 45 nm)|Pentium SU2xxx]] processors have a similar number but are single-core processors.\n\n=== Westmere based Celerons ===\n\n====Celeron ''(dual-core)''====\n\n===== [[Arrandale (microprocessor)|\"Arrandale\"]] ([[Multi-chip package|MCP]], 32 nm)  {{anchor|\"Arrandale\" (standard-voltage, 32 nm)|\"Arrandale\" (ultra-low voltage; 32 nm)}} =====\n* Based on [[Westmere (microarchitecture)|Westmere microarchitecture]]\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Smart Cache]]''\n* P4505 and U3405 support memory [[ECC RAM]] and PCIe bifurcation.\n* FSB has been replaced with DMI.\n* Contains 45&nbsp;nm \"Ironlake\" [[graphics processing unit|GPU]].\n* [[Die (integrated circuit)|Die]] size: 81&nbsp;mm<sup>2</sup>\n* Graphics and Integrated Memory Controller die size: 114&nbsp;mm<sup>2</sup>\n* [[Stepping (version numbers)|Steppings]]: C2, K0\n{{cpulist|nehgfx|head}}\n{{cpulist|nehgfx|section=standard power}}\n{{cpulist|nehgfx|arrandale|ark=47552|model=Celeron P4500\n|mult=14|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=March 2010|price=$86|links=1\n|sspec1=SLBNL|sspec2=SLBUX|step1=C2|step2=K0|sock1=[[Socket&nbsp;G1]]|part1=CP80617004803AA}}\n{{cpulist|nehgfx|arrandale|ark=48141|model=Celeron P4505\n|mult=14|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=March 2010|price=OEM\n|sspec1=SLBQB|sspec2=SLBXG|step1=C2|step2=K0|sock1=[[BGA-1288]]|part1=CN80617004545AF}}\n{{cpulist|nehgfx|arrandale|ark=52301|model=Celeron P4600\n|mult=15|memspeed=1066|turbo={{n/a}}|gfxclock=500\u2013667|l3=2|vmin=0.775|vmax=1.4|date=September 2010|price=$86\n|sspec1=SLBZY|step1=K0|sock1=Socket G1|part1=CP80617005307AB}}\n{{cpulist|nehgfx|section=ultra-low power}}\n{{cpulist|nehgfx|arrandale|ark=49157|model=Celeron U3400\n|mult=8|memspeed=800|tdp=18|turbo={{n/a}}|gfxclock=166\u2013500|l3=2|vmin=0.725|vmax=1.4|date=May 2010|price=$134|links=1\n|sspec1=SLBUE|step1=K0|sock=1288|part1=CN80617006039AA}}\n{{cpulist|nehgfx|arrandale|ark=50155|model=Celeron U3405\n|mult=8|memspeed=1066|turbo={{n/a}}|gfxclock=166-500|l3=2|tdp=18|vmin=0.725|vmax=1.4|date=August 2010|price=OEM\n|sspec1=SLBWX|step1=K0|sock=BGA-1288|part1=CN80617006201AA}}\n{{cpulist|nehgfx|arrandale|ark=50030|model=Celeron U3600\n|mult=9|memspeed=800|tdp=18|turbo={{n/a}}|gfxclock=166\u2013500|l3=2|vmin=0.725|vmax=1.4|date=January 2011|price=$134\n|sspec1=SLBSP|step1=K0|sock=1288|part1=CN80617005199AB}}\n{{end}}\n\n=== Sandy Bridge based Celerons ===\n\n==== \"[[Sandy Bridge (microarchitecture)|Sandy Bridge]]\" (32 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache.''\n* (Embedded) Celeron B810E, Celeron B847E does not support ''XD bit(Execute Disable Bit), nor SSE4.1 and SSE4.2 instructions.''\n* (Embedded) Celeron B810E, Celeron B847E has support for ECC memory.\n* [[HD Graphics]] (Sandy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2000, but does not support the following technologies: [[Intel Quick Sync Video]], InTru 3D, Clear Video HD, Wireless Display, and it doesn't support 3D Video.{{citation needed|date=September 2011}}\n* Transistors: 624 or 504 million\n* [[Die (integrated circuit)|Die]] size: 149 or 131&nbsp;mm<sup>2</sup>\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|sandybridge|model=Celeron B710|ark=59569\n|cores=1|l3=1.5|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=$70|links=1\n|sspec1=SR0DS|sspec2=SR0EB|step1=J1|step2=Q0|sock1=[[Socket&nbsp;G2]]|part1=FF8062701078501|part2=FF8062701084201}}\n{{cpulist|bridge|sandybridge|model=Celeron B720|ark=63920\n|cores=1|l3=1.5|mult=17|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2012|price=$70\n|sspec1=SR0DT|sspec2=SR0EA|step1=J1|step2=Q0|sock1=Socket G2|part1=FF8062701078601|part2=FF8062701084101}}\n{{cpulist|bridge|sandybridge|model=Celeron B730|ark=\n |cores=1|l3=1.5|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=July 2012|price=$70\n |sspec1=SR0QA|step1=Q0|sock1=Socket G2|part1=FF8062701084002|part2=FF8062701148002}}\n{{cpulist|bridge|sandybridge|model=Celeron B800|ark=59570\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=$80\n|sspec1=SR0EW |step1=Q0|sock1=Socket G2|part1=FF8062701142600}}\n{{cpulist|bridge|sandybridge|model=Celeron B810|ark=55657\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u2013950|tdp=35|date=March 2011|price=$86\n|sspec1=SR088|step1=Q0|sock1=Socket G2|part1=FF8062700848800}}\n{{cpulist|bridge|sandybridge|model=Celeron B815|ark=63919\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=January 2012|price=$86\n|sspec1=SR0HZ|step1=Q0|sock1=Socket G2|part1=FF8062701159901}}\n{{cpulist|bridge|sandybridge|model=Celeron B820|ark=67193\n |cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=July 2012|price=$86\n |sspec1=SR0HQ|step1=Q0|sock1=Socket G2|part1=FF8062700848602}}\n{{cpulist|bridge|sandybridge|model=Celeron B830|ark=71141\n |cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131050|tdp=35|date=September 2012|price=$86\n |sspec1=SR0HR|step1=Q0|sock1=Socket G2|part1=FF8062700848702}}\n{{cpulist|bridge|sandybridge|model=Celeron B840|ark=59801\n|cores=2|l3=2|mult=19|turbo={{n/a}}||gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=July 2011|price=$86\n|sspec1=SR0EN|step1=Q0|sock1=Socket G2|part1=FF8062700998301}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron B810E|ark=55762\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2011|price=OEM\n|sspec1=SR0BT|step1=Q0|sock1=BGA-1023|part1=AV8062700849802}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|sandybridge|model=Celeron 787|ark=59571\n|cores=1|l3=1.5|mult=13|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=July 2011|price=$107\n|sspec1=SR0EC|sspec2=SR0VJ|step1=J1|step2=Q0|sock1=BGA-1023|part1=AV8062701079501|part2=AV8062701345400}}\n{{cpulist|bridge|sandybridge|model=Celeron 797|ark=63917\n|cores=1|l3=1.5|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=January 2012|price=$107\n|sspec1=SR0ED|sspec2=SR0VK|step1=J1|step2=Q0|sock1=BGA-1023|part1=AV8062701079601|part2=AV8062701345500}}\n{{cpulist|bridge|sandybridge|model=Celeron 807|ark=67818\n|cores=1|l3=1.5|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013950|tdp=17|date=July 2012|price=$70\n|sspec1=SR0EE|sspec2=SR0PW|sspec3=SR0VL|step1=J1|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701079701|part2=AV8062701079702|part3=AV8062701345600}}\n{{cpulist|bridge|sandybridge|model=Celeron 847|ark=56056\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=June 2011|price=$134\n|sspec1=SR08N|step1=Q0|sock1=BGA-1023|part1=AV8062700852800}}\n{{cpulist|bridge|sandybridge|model=Celeron 857|ark=59572\n|cores=2|l3=2|mult=12|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=July 2011|price=$134\n|sspec1=SR0EZ|sspec2=SR0FL|sspec3=SR0V2|step1=Q0|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701022701|part2=AV8062701149001}}\n{{cpulist|bridge|sandybridge|model=Celeron 867|ark=63918\n|cores=2|l3=2|mult=13|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2012|price=$134\n|sspec1=SR0F0|sspec2=SR0FK|sspec3=SR0V3|step1=J1|step2=J1|step3=Q0|sock1=BGA-1023|part1=AV8062701022801|part2=AV8062701148901|part3=AV8062701022801}}\n{{cpulist|bridge|sandybridge|model=Celeron 877|ark=67192\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=July 2012|price=$86\n|sspec1=SR08U|sspec2=SR0F8|sspec3=SR0FD|sspec4=SR0VB|step1=Q0|step2=Q0|step3=J1|step4=Q0|sock1=BGA-1023|part1=AV8062701085500|part2=AV8062701085501|part3=AV8062701148001|part4=AV8062701085501}}\n{{cpulist|bridge|sandybridge|model=Celeron 887|ark=69361\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=September 2012|price=$86\n|sspec1=SR090|sspec2=SR0F7|sspec3=SR0FE|sspec4=SR0VA|step1=Q0|step2=Q0|step3=J1|step4=Q0|sock1=BGA-1023|part1=AV8062701085400|part2=AV8062701085401|part3=AV8062701148101|part4=AV8062701085401}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron 827E|ark=55770\n|cores=1|l3=1.5|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=July 2011|price=OEM\n|sspec1=SR0C6|step1=Q0|sock1=BGA-1023|part1=AV8062701082300}}\n{{cpulist|bridge|sandybridge|model=Celeron 847E|ark=55764\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=17|date=June 2011|price=OEM\n|sspec1=SR0BU|step1=Q0|sock1=BGA-1023|part1=AV8062700849902}}\n{{cpulist|bridge|section=ultra-low power, embedded}}\n{{cpulist|bridge|sandybridge|model=Celeron 807UE|ark=63572\n|cores=1|l3=1|mult=10|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=10|date=December 2011|price=OEM\n|sspec1=SR0NB|step1=Q0|sock1=BGA-1023|part1=AV8062701188200}}\n{{end}}\n\n==== \"[[Ivy Bridge (microarchitecture)|Ivy Bridge]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT|Intel VT-x]], Smart Cache.''\n* [[Intel HD Graphics|HD Graphics]] (Ivy Bridge) contain 6 [[Execution unit|EUs]] as well as HD Graphics 2500, but does not support the following technologies: Intel Quick Sync Video, InTru 3D, Clear Video HD, Wireless Display, Intel Insider.\n* Embedded models have support for ECC memory.\n{{cpulist|bridge|head}}\n{{cpulist|bridge|section=standard power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1000M|ark=72060\n|cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86|links=1\n|sspec1=SR102|step1=P0|sock1=Socket G2|part1=AW8063801120200|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1005M|ark=75193\n|cores=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=June 2013|price=$86\n|sspec1=SR103|step1=P0|sock1=Socket G2|part1=AW8063801121200|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1020M|ark=71994\n|cores=2|l3=2|mult=21|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86\n|sspec1=SR0ZY|sspec2=SR13U|step1=E1|step2=P0|sock1=Socket G2|part1=AW8063801443700|part2=AW8063801524200|part3=}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|bridge|ivybridge|model=Celeron 1020E|ark=74344\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=6eu|gfxclock=650\u20131000|tdp=35|date=January 2013|price=$86\n|sspec1=SR10D|step1=P0|sock1=Socket G2|part1=AW8063801117700\n|sspec2=SR0VR|step2=P0|sock2=BGA-1023|part2=AV8063801276200}}\n{{cpulist|bridge|section=low power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1007U|ark=72061\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2013|price=$86\n|sspec1=SR109|step1=P0|sock1=BGA-1023|part1=AV8063801118700|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1017U|ark=75192\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=June 2013|price=$86\n|sspec1=SR10A|step1=P0|sock1=BGA-1023|part1=AV8063801130300|part2=|part3=}}\n{{cpulist|bridge|ivybridge|model=Celeron 1037U|ark=71995\n|cores=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u20131000|tdp=17|date=January 2013|price=$86\n|sspec1=SR108|step1=P0|sock1=BGA-1023|part1=AV8063801442900|part2=|part3=}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|bridge|ivybridge|model=Celeron 927UE|ark=74346\n|cores=1|l3=1|mult=15|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013900|tdp=17|date=January 2013|price=$107\n|sspec1=SR10F|step1=P0|sock1=BGA-1023|part1=AV8063801129600}}\n{{cpulist|bridge|ivybridge|model=Celeron 1047UE|ark=74345\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013900|tdp=17|date=January 2013|price=$134\n|sspec1=SR10E|step1=P0|sock1=BGA-1023|part1=AV8063801116300}}\n{{cpulist|bridge|section=ultra-low power}}\n{{cpulist|bridge|ivybridge|model=Celeron 1019Y|ark=75102\n|cores=2|l3=2|mult=10|turbo={{n/a}}|gfxmodel=6eu|gfxclock=350\u2013800|tdp=10|date=April 2013|price=$153\n|sspec1=SR13W|step1=P0|sock1=BGA-1023|part1=AV8063801443502|part2=|part3=}}\n{{end}}\n\n=== Haswell based Celerons ===\n\n==== \"[[Haswell (microarchitecture)|Haswell-MB]]\" (22 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2950M|ark=77403\n|cores=2|l3=2|mult=20|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u20131100|tdp=37|date=September 2013|price=$86|links=1\n|sspec1=SR1HF|step1=C0|sock=946B|part1=CW8064701487007}}\n{{cpulist|haswell|haswell|model=Celeron 2970M|ark=81014\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u20131100|tdp=37|date=April 2014|price=$75\n|sspec1=SR1LF|step1=C0|sock=946B|part1=CW8064701487001}}\n{{end}}\n\n==== \"Haswell-ULT\" ([[system in package|SiP]], 22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* 2957U and 2981U also support ''[[WiDi|Intel Wireless Display]]''.\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2955U|ark=75608\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=September 2013|price=$132|links=1\n|sspec1=SR16Y|sspec2=SR1DU|step1=C0|step2=D0|sock1=BGA-1168|part1=CL8064701523900|part2=CL8064701567500}}\n{{cpulist|haswell|haswell|model=Celeron 2957U|ark=78942\n|cores=2|l3=2|mult=14|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=December 2013|price=$132\n|sspec1=SR1DV|step1=D0|sock1=BGA-1168|part1=CL8064701570000}}\n{{cpulist|haswell|haswell|model=Celeron 2980U|ark=76620\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=September 2013|price=$137\n|sspec1=SR1DM|step1=D0|sock1=BGA-1168|part1=CL8064701479801}}\n{{cpulist|haswell|haswell|model=Celeron 2981U|ark=78944\n|cores=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u20131000|tdp=15|date=December 2013|price=$132\n|sspec1=SR1DX|step1=D0|sock1=BGA-1168|part1=CL8064701570200}}\n{{end}}\n\n==== \"Haswell-ULX\" ([[system in package|SiP]], 22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 2961Y|ark=78943\n|cores=2|l3=2|mult=11|turbo={{n/a}}|gfxmodel=10eu|gfxclock=200\u2013850|tdp=11.5|date=December 2013|price=|links=1\n|sspec1=SR1DK|step1=D0|sock1=BGA-1168|part1=CL8064701568400}}\n{{end}}\n\n==== \"Haswell-H\" (22 nm) ====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], Smart Cache.''\n* Transistors: 1.3 billion\n* [[Die (integrated circuit)|Die]] size: 181&nbsp;mm<sup>2</sup>\n* Embedded models support ECC memory\n{{cpulist|haswell|head}}\n{{cpulist|bridge|section=standard power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron 2000E|ark=76295\n|cores=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u2013900|tdp=37|date=January 2014|price=$86\n|sspec1=SR17S|step1=C0|sock=1364|part1= CL8064701528700}}\n{{cpulist|bridge|section=low power, embedded}}\n{{cpulist|haswell|haswell|model=Celeron 2002E|ark=76296\n|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=10eu|gfxclock=400\u2013900|tdp=25|date=January 2014|price=$86\n|sspec1=SR17P|step1=C0|sock=1364|part1= CL8064701484102}}\n{{end}}\n\n==== \"[[Broadwell (microarchitecture)|Broadwell-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], Smart Cache, [[WiDi|Intel Wireless Display]]'', and [[configurable TDP]] (cTDP) down\n{{cpulist|haswell|head}}\n{{cpulist|haswell|haswell|model=Celeron 3205U|ark=84809|cores=2|l3=2|mult=15|turbo={{n/a}}|gfxmodel=12eu|gfxclock=100\u2013800|tdp=15|date=January 2015|price=$107|links=1|sspec1=SR215|step1=E0|sock=1168|part1= FH8065801882800}}\n{{cpulist|haswell|haswell|model=Celeron 3215U|ark=84810|cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=12eu|gfxclock=300\u2013850|tdp=15|date=June 2015|price=$107|sspec1=SR243|step1=F0|sock=1168|part1= FH8065801882802}}\n{{cpulist|haswell|haswell|model=Celeron 3755U|ark=84811|cores=2|l3=2|mult=17|turbo={{n/a}}|gfxmodel=12eu|gfxclock=100\u2013800|tdp=15|date=January 2015|price=$107|sspec1=SR211|step1=E0|sock=1168|part1= FH8065801620801}}\n{{cpulist|haswell|haswell|model=Celeron 3765U|ark=84812|cores=2|l3=2|mult=19|turbo={{n/a}}|gfxmodel=12eu|gfxclock=300\u2013850|tdp=15|date=June 2015|price=$107|sspec1=SR242|step1=F0|sock=1168|part1= FH8065801620803}}\n{{end}}\n\n=== Silvermont based Celerons ===\n\n====\"[[Silvermont|Bay Trail-M]]\" (22 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Ivy Bridge (microarchitecture)|Ivy Bridge]] [[Intel HD Graphics]], with 4 execution units, and supports DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1.\n* Package size:  25&nbsp;mm \u00d7 27&nbsp;mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|section=ultra-low power}}\n{{cpulist|silvermont|baytrail|model=Celeron N2805|ark=76754|cores=2|freq=1.46|burst=1.5|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1066\n|gfxclock=313-667|l2=1|tdp=4.3|sdp=2.5|sock1=FC-BGA 1170|date=September 2013|price=$132|links=1\n  |sspec1=SR1LY|sspec2=SR1HS|step1=B2|step2=B2|part1=FH8065301564500}}\n{{cpulist|silvermont|baytrail|model=Celeron N2806|ark=79050|cores=2|freq=1.6|burst=2|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=4.5|sdp=2.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SH|step1=B3|part1=FH8065301616703}}\n{{cpulist|silvermont|baytrail|model=Celeron N2807|ark=81072|cores=2|freq=1.58|burst=2.16|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1333\n|gfxclock=313-750|l2=1|tdp=4.3|sdp=2.5|sock1=FC-BGA 1170|date=March 2014|price=$107\n  |sspec1=SR1W5|step1=C0|part1=FH8065301730502\n  |sspec2=SR3V8|step2=D1|part2=FH8065301730502}}\n{{cpulist|silvermont|baytrail|model=Celeron N2808|ark=82102|cores=2|freq=1.58|burst=2.25|gfxmodel=4eu|mem=1 \u00d7 DDR3L-1333\n|gfxclock=311-792|l2=1|tdp=4.5|sdp=3|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YH|step1=C0|part1=FH8065301903500}}\n{{cpulist|silvermont|section=standard power}}\n{{cpulist|silvermont|baytrail|model=Celeron N2810|ark=76753|cores=2|freq=2|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=September 2013|price=$132\n  |sspec1=SR1LX|sspec2=SR1HR|step1=B2|step2=B2|part1=FH8065301564501}}\n{{cpulist|silvermont|baytrail|model=Celeron N2815|ark=79051|cores=2|freq=1.86|burst=2.13|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SJ|step1=B3|part1=FH8065301619509}}\n{{cpulist|silvermont|baytrail|model=Celeron N2820|ark=79052|cores=2|freq=2.13|burst=2.39|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2014|price=$132\n  |sspec1=SR1SG|step1=B3|part1=FH8065301616603}}\n{{cpulist|silvermont|baytrail|model=Celeron N2830|ark=81071|cores=2|freq=2.16|burst=2.41|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-750|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=February 2014|price=$107\n  |sspec1=SR1W4|step1=C0|part1=FH8065301729602}}\n{{cpulist|silvermont|baytrail|model=Celeron N2840|ark=82103|cores=2|freq=2.16|burst=2.58|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-792|l2=1|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YJ|step1=C0|part1=FH8065301903600}}\n{{cpulist|silvermont|baytrail|model=Celeron N2910|ark=76752|cores=4|freq=1.6|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-756|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=September 2013|price=$132\n  |sspec1=SR1LW|sspec2=SR1HQ|step1=B2|step2=B2|part1=FH8065301546402}}\n{{cpulist|silvermont|baytrail|model=Celeron N2920|ark=79053|cores=4|freq=1.86|burst=2.1|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1066\n|gfxclock=313-844|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=November 2013|price=$132\n  |sspec1=SR1SF|step1=B3|part1=FH8065301616203}}\n{{cpulist|silvermont|baytrail|model=Celeron N2930|ark=81073|cores=4|freq=1.83|burst=2.16|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-854|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=February 2014|price=$107\n  |sspec1=SR1W3|step1=C0|part1=FH8065301729501\n  |sspec2=SR3V7|step2=D1|part2=FH8065301729501}}\n{{cpulist|silvermont|baytrail|model=Celeron N2940|ark=82104|cores=4|freq=1.83|burst=2.25|gfxmodel=4eu|mem=2 \u00d7 DDR3L-1333\n|gfxclock=313-854|tdp=7.5|sdp=4.5|sock1=FC-BGA 1170|date=July 2014|price=$107\n  |sspec1=SR1YV|step1=C0|part1=FH8065301919600}}\n{{end}}\n\n====\"[[Silvermont|Braswell]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Broadwell (microarchitecture)|Broadwell]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 11.2, OpenGL 4.3, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 27 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N3000|ark=87259|cores=2|mult=12.5|burst=2.08|gfxmodel=12eu\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=4|sdp=3|sock1=FC-BGA 1170|date=March 2015|price=$107|links=1\n  |sspec1=SR29J|sspec2=|step1=C0|step2=|part1=FH8066501715915}}\n{{cpulist|silvermont|baytrail|model=Celeron N3010|ark=91710|cores=2|mult=12.5|burst=2.24|gfxmodel=400\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=4|sdp=3|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KM|step1=D1|part1=FH8066501715938}}\n{{cpulist|silvermont|baytrail|model=Celeron N3050|ark=87257|cores=2|mult=19.2|burst=2.16|gfxmodel=12eu\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=March 2015|price=$107\n  |sspec1=SR29H|sspec2=SR2A9|step1=C0|step2=C0|part1=FH8066501715914|part2=FH8066501715925}}\n{{cpulist|silvermont|baytrail|model=Celeron N3060|ark=91832|cores=2|mult=19.2|burst=2.48|gfxmodel=400\n|gfxclock=320-600|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KN|sspec2=SR2ZN|step1=D1|step2=D1|part1=FH8066501715929|part2=FH8066501715949}}\n{{cpulist|silvermont|baytrail|model=Celeron N3150|ark=87258|cores=4|mult=19.2|burst=2.08|gfxmodel=12eu\n|gfxclock=320-640|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=0.4|vmax=1.14|tdp=6|sdp=4|sock1=FC-BGA 1170|date=March 2015|price=$107\n  |sspec1=SR29F|sspec2=SR2A8|step1=C0|step2=C0|part1=FH8066501715913|part2=FH8066501715924}}\n{{cpulist|silvermont|baytrail|model=Celeron N3160|ark=91831|cores=4|mult=19.2|burst=2.24|gfxmodel=400\n|gfxclock=320-640|l2=2|mem=2 \u00d7 DDR3L-1600|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1170|date=January 2016|price=$107\n  |sspec1=SR2KP|step1=D1|part1=FH8066501715928}}\n{{end}}\n\n=== Skylake based Celerons ===\n\n==== \"[[Skylake (microarchitecture)|Skylake-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache, [[WiDi|Intel Wireless Display]]'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3855U|sock=1356|ark=92211|cores=2|threads=2|l3=2|mult=16|turbo={{n/a}}|gfxmodel=510|gfxclock=300\u2013900|tdp=15|date=December 2015|sspec1=SR2EV|step1=D1|part1=FJ8066201931008|price=$107|links=1}}\n{{cpulist|skylake|skylake|model=Celeron 3955U|sock=1356|ark=92213|cores=2|threads=2|l3=2|mult=20|turbo={{n/a}}|gfxmodel=510|gfxclock=300\u2013900|tdp=15|date=December 2015|sspec1=SR2EW|step1=D1|part1=FJ8066201931006|price=$107}}\n{{end}}\n\n=== Goldmont based Celerons ===\n\n====\"[[Goldmont|Apollo Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Skylake (microarchitecture)|Skylake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 24 mm \u00d7 31 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N3350|ark=95598|cores=2|mult=13.2|burst=2.4|gfxmodel=500\n|gfxclock=200-650|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1296|date=September 2016|price=$107|links=1\n  |sspec1=SR2YB|sspec2=SR2Z7|sspec3=SR36M|sspec4=SREKH|step1=B0|step2=B1|step3=|step4=F1|part1=FH8066802980002}}\n{{cpulist|silvermont|baytrail|model=Celeron N3450|ark=95596|cores=4|mult=13.2|burst=2.2|gfxmodel=500\n|gfxclock=200-700|l2=2|mem=2 \u00d7 DDR3L-1866<br />2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4|sock1=FC-BGA 1296|date=September 2016|price=$107\n  |sspec1=SR2YA|sspec2=SR2Z6|sspec3=SR36L|step1=B0|step2=B1|part1=FH8066802979803}}\n{{end}}\n\n=== Goldmont Plus based Celerons ===\n\n====\"[[Goldmont Plus|Gemini Lake]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 24 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N4000|ark=128988|cores=2|mult=13.2|burst=2.6|gfxmodel=600\n|gfxclock=200-650|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=December 2017|price=$107|links=1\n  |sspec1=SR3S1|step1=B0|part1=FH8068003067417}}\n{{cpulist|silvermont|baytrail|model=Celeron N4100|ark=128983|cores=4|mult=13.2|burst=2.4|gfxmodel=600\n|gfxclock=200-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=December 2017|price=$107\n  |sspec1=SR3S0|step1=B0|part1=FH8068003067408}}\n{{end}}\n\n====\"[[Goldmont Plus|Gemini Lake Refresh]]\" (14 nm)====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel SGX]], [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]]''.\n* GPU and memory controller are integrated onto the processor die\n* GPU is based on [[Kaby Lake (microarchitecture)|Kaby Lake]] [[Intel HD Graphics]], with 12 execution units, and supports DirectX 12, OpenGL 4.5, OpenGL ES 3.0 and OpenCL 1.2 (on Windows).\n* Package size: 25 mm \u00d7 24 mm\n{{cpulist|silvermont|head}}\n{{cpulist|silvermont|baytrail|model=Celeron N4020|ark=197310|cores=2|mult=13.2|burst=2.8|gfxmodel=600\n|gfxclock=200-650|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=November 2019|price=$107|links=1\n  |sspec1=SRET0|step1=R0|part1=FH8068003067426}}\n{{cpulist|silvermont|baytrail|model=Celeron N4120|ark=197309|cores=4|mult=13.2|burst=2.6|gfxmodel=600\n|gfxclock=200-700|l2=4|mem=2 \u00d7 LPDDR4-2400|vmin=|vmax=|tdp=6|sdp=4.8|sock1=FC-BGA 1090|date=November 2019|price=$107\n  |sspec1=SRESZ|step1=R0|part1=FH8068003067400}}\n{{end}}\n\n=== Kaby Lake based Celerons ===\n\n==== \"[[Kaby Lake|Kaby Lake-U]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Intel SGX|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3865U|sock=1356|ark=96507|cores=2|threads=2|l3=2|mult=18|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2017|sspec1=SR349|step1=H0|part1=FJ8067702739933|price=$107|links=1}}\n{{cpulist|skylake|skylake|model=Celeron 3965U|sock=1356|ark=96506|cores=2|threads=2|l3=2|mult=22|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2017|sspec1=SR34A|step1=H0|part1=FJ8067702739934|price=$107}}\n{{end}}\n\n==== \"[[Kaby Lake|Kaby Lake-Y]]\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Intel SGX|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], Smart Cache'', and [[configurable TDP]] (cTDP) down\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3965Y |sock=1515 |ark=122698|cores=2 |threads=2 |l3=2 |mult=15 |turbo={{n/a}} |gfxmodel=615 |gfxclock=300\u2013850 |tdp=6 |date=June 2017 |sspec1=SR3GG |step1=H0 |part1=HE8067702740021 |price=$107}}\n{{end}}\n\n==== \"Kaby Lake Refresh\" (14 nm) ====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Software Guard Extensions|SGX]], [[Intel MPX|MPX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[AES instruction set|AES-NI]], [[Smart Cache]]'', and [[configurable TDP]] (cTDP) down.<ref>{{cite web|url=http://www.cpu-world.com/CPUs/Celeron_Dual-Core/Intel-Celeron%203867U.html |title=Intel Celeron 3867U Mobile processor |publisher=Cpu-world.com |date= |accessdate=2019-08-06}}</ref>\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 3867U|ark=189270|cores=2|l3=2|threads=2|mult=18|turbo={{n/a}}|gfxmodel=610|gfxclock=300\u2013900|tdp=15|date=January 2019|price=$107\n|sspec1=SRESK|step1=Y0|sock=1356|part1=FJ8067703283011}}\n{{end}}\n\n=== Coffee Lake based Celerons ===\n\n==== \"Whiskey Lake-U\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|silvermont|section=ultra-low power}}\n{{cpulist|skylake|skylake|model=Celeron 4205U|ark=189309|cores=2|l3=2|threads=2|mult=18|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=January 2019|price=$107|sspec1=SRESP|step1=W0|sock=1528|part1=CL8068404080803|sspec2=SRFG2|step2=V0|part2=CL8068404080807}}\n{{cpulist|skylake|skylake|model=Celeron 4305U|ark=193561|cores=2|l3=2|threads=2|mult=22|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=April 2019|price=$107|sspec1=SRFA5|step1=V0|sock=1528|part1=CL8068404066103}}\n{{cpulist|silvermont|section=ultra-low power, embedded}}\n{{cpulist|skylake|skylake|model=Celeron 4305UE|ark=193565|cores=2|l3=2|threads=2|mult=20|turbo={{n/a}}|gfxmodel=U620|gfxclock=300\u20131000|tdp=15|date=June 2019|price=$107|sspec1=SRFDZ|step1=V0|sock=1528|part1=CL8068404210005}}\n{{end}}\n\n=== Comet Lake based Celerons ===\n\n==== \"[[Comet Lake|Comet Lake-U]]\" (14 nm) ====\n{{cpulist|skylake|head}}\n{{cpulist|skylake|skylake|model=Celeron 5205U|ark=197890|cores=2|l3=2|threads=2|mult=19|turbo={{n/a}}|gfxmodel=U610|gfxclock=300\u2013900|tdp=15|date=October 2019|price=$107|sspec1=SRGL3|step1=V0|sock=1528|part1=FJ8070104307803}}\n{{end}}\n\n== Embedded Processors ==\n\n=== Nehalem based Celerons ===\n\n====Celeron ''(single-core)''====\n\n===== \"[[Xeon#C3500/C5500-series \"Jasper Forest\"|Jasper Forest]]\" (45 nm) =====\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Intel VT-d]], [[HyperThreading]], Smart Cache, ECC memory.\n* Single-Core version of Xeon C3500-Series\n{{cpulist|nehalem|head}}\n{{cpulist|nehalem|jasperforest|model=Celeron P1053|ark=47647\n|mult=10|cores=1|turbo={{n/a}}|l2=1 \u00d7 256|l3=2|memspeed=800|dmi=2.5|vmin=1.0|vmax=1.5|tdp=30|date=February 2010|price=$160|links=1\n|sspec1=SLBWN|step1=B0|part1=AT80612004743AA}}\n{{end}}\n\n===Sandy Bridge based Celerons===\n\n====Celeron ''(single-core)''====\n\n=====\"Gladden\" (32 nm)=====\n\n* All models support: ''[[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4.1]], [[SSE4.2]], [[Advanced Vector Extensions|AVX]], Enhanced Intel [[SpeedStep]] Technology (EIST), [[Intel 64]], XD bit (an [[NX bit]] implementation), [[Intel VT-x]], [[Extended Page Table|EPT]], [[Hyper-threading]], Smart Cache, ECC memory.''\n* Transistors:\n* [[Die (integrated circuit)|Die]] size:\n{{cpulist|bridge-e|head}}\n{{cpulist|bridge-e|section=standard power}}\n{{cpulist|bridge-e|sandybridge|model=Celeron 725C|ark=68334\n|cores=1|l3=1.5|mult=13|turbo={{n/a}}|tdp=10|mem=1 \u00d7 DDR3-1333|date=Q2 2012|price=$74|links=1\n|sspec1=SR0NX|step1=Q0|sock1=FC-BGA10|part1=AV8062701147000}}\n{{end}}\n\n== See also ==\n* [[Intel Celeron]]\n* [[List of Intel Pentium microprocessors]]\n* [[List of Intel Core i3 microprocessors]]\n* [[List of Intel Core i5 microprocessors]]\n* [[List of Intel Core i7 microprocessors]]\n* [[List of Intel Core i9 microprocessors]]\n\n==Notes==\n{{reflist|group=note}}\n\n== References ==\n{{Reflist}}\n*{{Note|Celeron220}} [http://xtreview.com/addcomment-id-3556-view-new-celeron-220.html New Celeron 220], Xtreview 15 October 2007\n\n==External links==\n* [http://qdms.intel.com/MDDS/MDDSView.aspx Search MDDS Database]\n* [http://ark.intel.com/ Intel ARK Database]\n* [http://www.reghardware.co.uk/2006/04/11/yonah_celeron_ms_ship/ 'Yonah' Celeron M 420, 430 ship in Japan]\n* [http://pc.watch.impress.co.jp/img/pcw/docs/360/112/html/1.jpg.html Intel CPU Transition Roadmap 2008-2013]\n* [http://pc.watch.impress.co.jp/img/pcw/docs/360/112/html/2.jpg.html Intel Desktop CPU Roadmap 2004-2011]\n* [http://www.intel.com/support/processors/celeron/sb/cs-007445.htm Intel Celeron desktop processor product order code table]\n* [http://www.intel.com/support/processors/mobile/celeron/sb/cs-007472.htm Intel Celeron mobile processor product order code table]\n{{Intel processors|*}}\n\n[[Category:Intel x86 microprocessors|*Celeron]]\n[[Category:Lists of microprocessors|Intel Celeron]]\n", "name_user": "LThecross", "label": "safe", "comment": "\u2192\u200e\"Tualatin-256\" (130 nm)", "url_page": "//en.wikipedia.org/wiki/List_of_Intel_Celeron_microprocessors"}
{"title_page": "Green Party of Vancouver", "text_new": "{{Use mdy dates|date=April 2020}}\n{{Infobox political party\n| name          = Green Party of Vancouver\n| native_name   = \n| _subheader    = Active&nbsp;municipal&nbsp;party\n| logo          = Green Party of Vancouver Logo.png\n| leader        = [[Adriane Carr]] (''de facto'')\n| president     = \n| chairman      = \n| chairperson   = Anthony Hughes<ref name= \"Contact\">{{cite web|url=http://www.vangreens.ca/contact |title=Contact |publisher=Green Party of Vancouver |date= |accessdate=July 25, 2018}}</ref>\n| spokesperson  = \n| leader1_title =  \n| leader1_name  =  \n| foundation    = 1984<ref name= \"About\">{{cite web|url=http://www.vangreens.ca/about |title=About |publisher=Green Party of Vancouver |date= |accessdate=August 2, 2016}}</ref>\n| dissolution   = \n| merger        = \n| split         = \n| predecessor   = \n| merged        = \n| successor     = \n| headquarters  = 403-207 [[Hastings Street (Vancouver)|West Hastings Street]], [[Vancouver|Vancouver, British Columbia]], [[Canada]]<ref name= \"Contact\" />\n| ideology      = [[Green politics]]\n| position      = [[Centre-left]]\n| national      = [[Green Party of Canada]]\n| international = \n| student_wing  = \n| youth_wing    = \n| membership    = \n| membership_year = \n| colours       = Green\n| colors        = \n| colorcode     = {{Canadian party colour|VAN|Green}}\n| blank1_title  = Fiscal policy\n| blank1        = \n| blank2_title  = Social policy\n| blank2        = \n| seats1_title  = Seats in the House of Commons\n| seats1        = \n| seats2_title  = Seats in the Senate\n| seats2        = \n| seats3_title  = Seats on [[Vancouver City Council|City Council]]\n| seats3        = {{Composition bar|3|11|hex={{Canadian party colour|VAN|Green}} }}\n| seats4_title  = Seats on [[Vancouver Park Board|Park Board]]\n| seats4        = {{Composition bar|3|7|hex={{Canadian party colour|VAN|Green}} }}\n| seats5_title  = Seats on [[Vancouver School Board|School Board]]\n| seats5        = {{Composition bar|3|9|hex={{Canadian party colour|VAN|Green}} }}\n| website       = {{url|www.vangreens.ca}}\n| country       = Canada\n| state         = Vancouver\n| parties_dab1  = Municipal political parties in Vancouver\n| elections_dab1= Municipal elections in Vancouver\n| footnotes     = \n}}\n\nThe '''Green Party of Vancouver''', founded in 1984,<ref name= \"About\"/> is a municipal [[political party]] in [[Vancouver]]. It is affiliated with both the provincial [[Green Party of British Columbia]], and the national [[Green Party of Canada]].\n\nRoslyn Cassells was the first elected Green in Canada and was elected to the Vancouver Park Board in the [[1999 Vancouver municipal election]]. In 2002, [[Andrea Reimer]] was elected to the [[Vancouver School Board]] as a Trustee, and in 2008 Stuart Mackinnon was elected a Park Board Commissioner.\n\nThe party nominated [[Green Party of Canada]] deputy leader [[Adriane Carr]] as their sole nominee for [[Vancouver City Council]] during the [[2011 Vancouver municipal election]].<ref name=\"VSun\">{{cite web|url=https://vancouversun.com/news/Adriane+Carr+hopes+Vancouver+council+Greens+alone/5390340/story.html|title=Adriane Carr hopes to run for Vancouver council as Greens go it alone|last=Lee|first=Jeff|date=September 12, 2011|publisher=[[Vancouver Sun]]|accessdate=September 18, 2011}}</ref> Carr subsequently won the seat.<ref name=\"VO1\">{{cite web\n |url=http://www.vancouverobserver.com/politics/2011/11/19/carr-takes-surprise-council-seat-final-poll-goes-green \n |title=Carr takes surprise council seat as final poll goes Green \n |last=Montgomery \n |first=Christina \n |date=November 19, 2011 \n |newspaper=Vancouver Observer \n |accessdate=November 20, 2011 \n |location=Vancouver, British Columbia \n |archiveurl=https://www.webcitation.org/63L8XEWyx?url=http://www.vancouverobserver.com/politics/2011/11/19/carr-takes-surprise-council-seat-final-poll-goes-green \n |archivedate=November 20, 2011 \n |url-status=dead \n  \n}}</ref><ref name=\"GS1\">{{cite web|url=https://www.straight.com/article-544211/vancouver/greens-adriane-carr-elected-vancouver-city-council |title=Greens' Adriane Carr elected to Vancouver city council |last=Hui |first=Stephen |date=November 19, 2011 |newspaper=[[The Georgia Straight]] |accessdate=November 20, 2011 |location=Vancouver, British Columbia |archiveurl=https://www.webcitation.org/63L9lCLhM?url=http://www.straight.com/article-544211/vancouver/greens-adriane-carr-elected-vancouver-city-council |archivedate=November 20, 2011 |url-status=dead  }}</ref> Carr retained her council seat during the [[2014 Vancouver municipal election]], winning with the highest number of votes of any council candidate.<ref>{{cite web|url=https://www.theglobeandmail.com/news/british-columbia/greens-grow-in-power-despite-one-win-on-council/article21608066/ |title=Green Party of Vancouver grows in power despite one win on council |author1=Stueck, W |author2=Holdsworth, P |publisher=The Globe and Mail Inc. |date=November 16, 2014 |accessdate=August 2, 2016}}</ref> School board candidate Janet Fraser and Park Board candidates Michael Wiebe and Stuart Mackinnon were also elected.\n\nThe Green Party of Vancouver further increased its seat count following the [[2017 Vancouver municipal by-election]] where all three of the party's school board candidates were elected. The party elected nine candidates in the [[2018 Vancouver municipal election]].\n\n==Platform==\n\nFor the 2014 Vancouver municipal election, the Green Party of Vancouver focused on the following aspects in its [[Party platform|platform]]:\n\n===Council===\n\n*[[Public interest]] first\n*Real affordable housing\n*A compassionate, safe, and inclusive city\n*People-centred planning\n*Practical transportation solutions\n*A robust and resilient local economy\n*A genuine [[Sustainable city|green city]]<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/council |title=Green Party of Vancouver Council Platform |publisher=Green Party of Vancouver |date= |accessdate=August 2, 2016}}</ref>\n\n===Park Board===\n\n*Community-driven planning  \n* Accessible, safe [[public space]]s for everyone \n* Strengthening stakeholder communication \n* Maximizing facility usage with a stronger digital strategy \n* Green initiatives: [[zero waste]], local food systems, and access to nature \n* Parks that focus on natural features\n* Revitalized facility and [[park]] infrastructure \n* Outdoor pools and [[National Historic Sites of Canada|heritage buildings]]<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/parks |title=Green Party of Vancouver Park Board Platform  |publisher=Green Party of Vancouver |date= |accessdate=August 2, 2016}}</ref>\n\n===School Board===\n\n* Fully funded [[State school|public schools]]\n* Inclusive schools to support vulnerable students\n* Schools as the heart of the community\n* Safe schools for everyone\n* Financial sustainability and transparency\n* Healthy schools\n* Genuine green schools<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/schools |title=Green Party of Vancouver School Board Platform |publisher=Green Party of Vancouver |date= |accessdate=August 2, 2016}}</ref>\n\n==Election results==\n\n{| class=\"wikitable\"\n|-\n! Election !! Mayor !! Council !!  School Board !! Park Board !! Seat change\n|-\n| [[1996 Vancouver municipal election]] || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[1999 Vancouver municipal election]] || - || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|3|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}1\n|-\n| [[2002 Vancouver municipal election]] || - || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|4|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[2005 Vancouver municipal election]] || - || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{decrease}}1\n|-\n| [[2008 Vancouver municipal election]] || - || - || - || {{Composition bar|1|1|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}1\n|-\n| [[2011 Vancouver municipal election]] || - || {{Composition bar|1|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[2014 Vancouver municipal election]] || - || {{Composition bar|1|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|2|2|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}3\n|-\n| [[2018 Vancouver municipal election]] || - ||{{Composition bar|3|4|hex={{Canadian party colour|VAN|Green}}}}||{{Composition bar|3|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|3|3|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}5\n|}\n\n===Prior to 2014===\n\nRoslyn Cassels was the first elected Green in Canada and was elected to the Vancouver Park Board in the [[1999 Vancouver municipal election]]. In 2002, [[Andrea Reimer]] was elected to the [[Vancouver School Board]] as a Trustee, and in 2008 Stuart Mackinnon was elected a Park Board Commissioner.<ref>{{cite web|title=Election Results: November 15, 2008|url=http://former.vancouver.ca/electionresults2008/index.htm|website=City of Vancouver|accessdate=July 25, 2018}}</ref> Adriane Carr was elected in 2011 as the first Green city councillor.<ref name=\"VO1\" />\n\n===2014 municipal election===\n\nThe Green Party of Vancouver nominated seven candidates for the 2014 Vancouver municipal election, held on November 15, 2014. [[Adriane Carr]] received the most votes of any council candidate.<ref>{{cite web|title=Official results of the 2014 civic election|url=https://vancouver.ca/election/2014/results.aspx|website=City of Vancouver|accessdate=July 25, 2018}}</ref>\n\nSchool board candidate Janet Fraser and Park Board candidates Michael Wiebe and Stuart Mackinnon were also elected.\n\n===2017 municipal by-election===\n\nThe [[2017 Vancouver municipal by-election]] was called to replace a single vacant council seat, due to [[Geoff Meggs]]' departure to take on the role of Premier [[John Horgan]]'s chief of staff. The by-election was also meant to elect a new board of school trustees, who had been dismissed by provincial education minister [[Mike Bernier]] after failing to pass a balanced budget and allegations of workplace harassment arose.\n\nThe Green Party of Vancouver ran [[Pete Fry]] for council and Janet Fraser, Estrellita Gonzalez and Judy Zaichkowsky for school board. All three school trustee candidates were elected, finishing in the top three spots.<ref>{{cite web|title=2017 by-election results|url=https://vancouver.ca/election/2017/results.aspx|website=City of Vancouver|accessdate=July 25, 2018}}</ref> [[Non-Partisan Association]] candidate [[Hector Bremner]] was elected to council, and Fry finished a close third behind anti-poverty activist [[Jean Swanson]].\n\n===2018 municipal election===\n\nThe Green Party of Vancouver nominated 11 candidates to run in the 2018 Vancouver municipal election on June 28, 2018.<ref name=\"vangreens.ca\">{{cite web|title=Vancouver Greens Nominate 11 Candidates for Civic Election|url=https://www.vangreens.ca/vancouver_greens_nominate_11_candidates_for_civic_election|website=www.vangreens.ca|accessdate=July 25, 2018}}</ref> School board candidate Nicholas Chernen resigned on July 9, 2018 after it was discovered that he had failed to disclose his involvement in a pending lawsuit to the party,<ref>{{cite web|title=GREEN PARTY OF VANCOUVER ACCEPTS RESIGNATION OF SCHOOL BOARD CANDIDATE NICHOLAS CHERNEN|url=https://www.vangreens.ca/180709_media_advisory_nicholas_chernen|website=www.vangreens.ca|accessdate=July 25, 2018}}</ref> resulting in the party running four council candidates, three school board candidates, and three park board candidates. Prior to the election, both the Vancouver School Board and Park Board were chaired by Green Party [[incumbents]].<ref name=\"vangreens.ca\"/>\n\n====City Council====\n\n* [[Adriane Carr]] (incumbent)\n* [[Pete Fry]]\n* [[Michael Wiebe]]\n* David Wong\n\n====Parks Board====\n\n* Dave Demers\n* Camil Dumont\n* Stuart Mackinnon (incumbent)\n\n====School Board====\n\n* Lois Chan-Pedley\n* Janet Fraser (incumbent)\n* Estrellita Gonzalez (incumbent)\n\nThe Green Party elected nine candidates in the municipal election. Carr, Fry and Wiebe were elected to city council and all the party's school and parks board candidates were elected.<ref>{{Cite news|url=https://www.vancourier.com/news/vancouver-goes-green-on-council-school-and-park-board-1.23471275|title=Vancouver goes Green on council, school and park board|last=O\u2019Connor|first=Naoibh|work=Vancouver Courier|access-date=October 22, 2018}}</ref>\n\n==References==\n{{reflist}}\n\n==External links==\n*{{official website}}\n\n{{GPC}}\n{{Vancouver political parties}}\n\n[[Category:1984 establishments in British Columbia]]\n[[Category:Green Party of British Columbia|Vancouver]]\n[[Category:Municipal green political parties in Canada|Vancouver]]\n[[Category:Municipal political parties in Vancouver]]\n[[Category:Political parties established in 1984]]\n", "text_old": "{{Use dmy dates|date=October 2019}}\n{{Infobox political party\n| name          = Green Party of Vancouver\n| native_name   = \n| _subheader    = Active&nbsp;municipal&nbsp;party\n| logo          = [[File:Green_Party_of_Vancouver_Logo.png|frameless|upright=1.3]] <!-- logo size - if only all these infobox templates would make 'upright' available -->\n| leader        = [[Adriane Carr]]<small> (''de facto'')</small>\n| president     = \n| chairman      = \n| chairperson   = Anthony Hughes<ref name= \"Contact\">{{cite web|url=http://www.vangreens.ca/contact |title=Contact |publisher=Green Party of Vancouver |date= |accessdate=25 July 2018}}</ref>\n| spokesperson  = \n| leader1_title =  \n| leader1_name  =  \n| foundation    = 1984<ref name= \"About\">{{cite web|url=http://www.vangreens.ca/about |title=About |publisher=Green Party of Vancouver |date= |accessdate=2 August 2016}}</ref>\n| dissolution   = \n| merger        = \n| split         = \n| predecessor   = \n| merged        = \n| successor     = \n| headquarters  = 403-207 [[Hastings Street (Vancouver)|West Hastings Street]], [[Vancouver|Vancouver, British Columbia]], [[Canada]]<ref name= \"Contact\" />\n| ideology      = [[Green politics]]\n| position      = [[Centre-left]]\n| national      = [[Green Party of Canada]]\n| international = \n| student_wing  = \n| youth_wing    = \n| membership    = \n| membership_year = \n| colours       = Green\n| colors        = \n| colorcode     = {{Canadian party colour|VAN|Green}}\n| blank1_title  = Fiscal policy\n| blank1        = \n| blank2_title  = Social policy\n| blank2        = \n| seats1_title  = Seats in the House of Commons\n| seats1        = \n| seats2_title  = Seats in the Senate\n| seats2        = \n| seats3_title  = Seats on [[Vancouver City Council|City Council]]\n| seats3        = {{Composition bar|3|11|hex={{Canadian party colour|VAN|Green}} }}\n| seats4_title  = Seats on [[Vancouver Park Board|Park Board]]\n| seats4        = {{Composition bar|3|7|hex={{Canadian party colour|VAN|Green}} }}\n| seats5_title  = Seats on [[Vancouver School Board|School Board]]\n| seats5        = {{Composition bar|3|9|hex={{Canadian party colour|VAN|Green}} }}\n| website       = {{url|www.vangreens.ca}}\n| country       = Canada\n| state         = Vancouver\n| parties_dab1  = Municipal political parties in Vancouver\n| elections_dab1= Municipal elections in Vancouver\n| footnotes     = \n}}\n\nThe '''Green Party of Vancouver''', founded in 1984,<ref name= \"About\"/> is a municipal [[political party]] in [[Vancouver]]. It is affiliated with both the provincial [[Green Party of British Columbia]], and the national [[Green Party of Canada]].\n\nRoslyn Cassells was the first elected Green in Canada and was elected to the Vancouver Park Board in the [[1999 Vancouver municipal election]]. In 2002, [[Andrea Reimer]] was elected to the [[Vancouver School Board]] as a Trustee, and in 2008 Stuart Mackinnon was elected a Park Board Commissioner.\n\nThe party nominated [[Green Party of Canada]] deputy leader [[Adriane Carr]] as their sole nominee for [[Vancouver City Council]] during the [[2011 Vancouver municipal election]].<ref name=\"VSun\">{{cite web|url=https://vancouversun.com/news/Adriane+Carr+hopes+Vancouver+council+Greens+alone/5390340/story.html|title=Adriane Carr hopes to run for Vancouver council as Greens go it alone|last=Lee|first=Jeff|date=12 September 2011|publisher=[[Vancouver Sun]]|accessdate=18 September 2011}}</ref> Carr subsequently won the seat.<ref name=\"VO1\">{{cite web\n |url=http://www.vancouverobserver.com/politics/2011/11/19/carr-takes-surprise-council-seat-final-poll-goes-green \n |title=Carr takes surprise council seat as final poll goes Green \n |last=Montgomery \n |first=Christina \n |date=19 November 2011 \n |newspaper=Vancouver Observer \n |accessdate=20 November 2011 \n |location=Vancouver, British Columbia \n |archiveurl=https://www.webcitation.org/63L8XEWyx?url=http://www.vancouverobserver.com/politics/2011/11/19/carr-takes-surprise-council-seat-final-poll-goes-green \n |archivedate=20 November 2011 \n |url-status=dead \n  \n}}</ref><ref name=\"GS1\">{{cite web|url=https://www.straight.com/article-544211/vancouver/greens-adriane-carr-elected-vancouver-city-council |title=Greens' Adriane Carr elected to Vancouver city council |last=Hui |first=Stephen |date=19 November 2011 |newspaper=[[The Georgia Straight]] |accessdate=20 November 2011 |location=Vancouver, British Columbia |archiveurl=https://www.webcitation.org/63L9lCLhM?url=http://www.straight.com/article-544211/vancouver/greens-adriane-carr-elected-vancouver-city-council |archivedate=20 November 2011 |url-status=dead  }}</ref> Carr retained her council seat during the [[2014 Vancouver municipal election]], winning with the highest number of votes of any council candidate.<ref>{{cite web|url=https://www.theglobeandmail.com/news/british-columbia/greens-grow-in-power-despite-one-win-on-council/article21608066/ |title=Green Party of Vancouver grows in power despite one win on council |author1=Stueck, W |author2=Holdsworth, P |publisher=The Globe and Mail Inc. |date=16 November 2014 |accessdate=2 August 2016}}</ref> School board candidate Janet Fraser and Park Board candidates Michael Wiebe and Stuart Mackinnon were also elected.\n\nThe Green Party of Vancouver further increased its seat count following the [[2017 Vancouver municipal by-election]] where all three of the party's school board candidates were elected. The party elected nine candidates in the [[2018 Vancouver municipal election]].\n\n==Platform==\n\nFor the 2014 Vancouver municipal election, the Green Party of Vancouver focused on the following aspects in its [[Party platform|platform]]:\n\n===Council===\n\n*[[Public interest]] first\n*Real affordable housing\n*A compassionate, safe, and inclusive city\n*People-centred planning\n*Practical transportation solutions\n*A robust and resilient local economy\n*A genuine [[Sustainable city|green city]]<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/council |title=Green Party of Vancouver Council Platform |publisher=Green Party of Vancouver |date= |accessdate=2 August 2016}}</ref>\n\n===Park Board===\n\n*Community-driven planning  \n* Accessible, safe [[public space]]s for everyone \n* Strengthening stakeholder communication \n* Maximizing facility usage with a stronger digital strategy \n* Green initiatives: [[zero waste]], local food systems, and access to nature \n* Parks that focus on natural features\n* Revitalized facility and [[park]] infrastructure \n* Outdoor pools and [[National Historic Sites of Canada|heritage buildings]]<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/parks |title=Green Party of Vancouver Park Board Platform  |publisher=Green Party of Vancouver |date= |accessdate=2 August 2016}}</ref>\n\n===School Board===\n\n* Fully funded [[State school|public schools]]\n* Inclusive schools to support vulnerable students\n* Schools as the heart of the community\n* Safe schools for everyone\n* Financial sustainability and transparency\n* Healthy schools\n* Genuine green schools<ref>{{cite web|url=http://campaign-vangreens.nationbuilder.com/schools |title=Green Party of Vancouver School Board Platform |publisher=Green Party of Vancouver |date= |accessdate=2 August 2016}}</ref>\n\n==Election results==\n\n{| class=\"wikitable\"\n|-\n! Election !! Mayor !! Council !!  School Board !! Park Board !! Seat change\n|-\n| [[1996 Vancouver municipal election]] || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[1999 Vancouver municipal election]] || - || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|3|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}1\n|-\n| [[2002 Vancouver municipal election]] || - || {{Composition bar|0|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|4|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[2005 Vancouver municipal election]] || - || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|2|hex={{Canadian party colour|VAN|Green}}}} || {{decrease}}1\n|-\n| [[2008 Vancouver municipal election]] || - || - || - || {{Composition bar|1|1|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}1\n|-\n| [[2011 Vancouver municipal election]] || - || {{Composition bar|1|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|0|1|hex={{Canadian party colour|VAN|Green}}}} || {{steady}}\n|-\n| [[2014 Vancouver municipal election]] || - || {{Composition bar|1|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|1|2|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|2|2|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}3\n|-\n| [[2018 Vancouver municipal election]] || - ||{{Composition bar|3|4|hex={{Canadian party colour|VAN|Green}}}}||{{Composition bar|3|3|hex={{Canadian party colour|VAN|Green}}}} || {{Composition bar|3|3|hex={{Canadian party colour|VAN|Green}}}} || {{increase}}5\n|}\n\n===Prior to 2014===\n\nRoslyn Cassels was the first elected Green in Canada and was elected to the Vancouver Park Board in the [[1999 Vancouver municipal election]]. In 2002, [[Andrea Reimer]] was elected to the [[Vancouver School Board]] as a Trustee, and in 2008 Stuart Mackinnon was elected a Park Board Commissioner.<ref>{{cite web|title=Election Results: November 15, 2008|url=http://former.vancouver.ca/electionresults2008/index.htm|website=City of Vancouver|accessdate=25 July 2018}}</ref> Adriane Carr was elected in 2011 as the first Green city councillor.<ref name=\"VO1\" />\n\n===2014 municipal election===\n\nThe Green Party of Vancouver nominated seven candidates for the 2014 Vancouver municipal election, held on 15 November 2014. [[Adriane Carr]] received the most votes of any council candidate.<ref>{{cite web|title=Official results of the 2014 civic election|url=https://vancouver.ca/election/2014/results.aspx|website=City of Vancouver|accessdate=25 July 2018}}</ref>\n\nSchool board candidate Janet Fraser and Park Board candidates Michael Wiebe and Stuart Mackinnon were also elected.\n\n===2017 municipal by-election===\n\nThe [[2017 Vancouver municipal by-election]] was called to replace a single vacant council seat, due to [[Geoff Meggs]]' departure to take on the role of Premier [[John Horgan]]'s chief of staff. The by-election was also meant to elect a new board of school trustees, who had been dismissed by provincial education minister [[Mike Bernier]] after failing to pass a balanced budget and allegations of workplace harassment arose.\n\nThe Green Party of Vancouver ran [[Pete Fry]] for council and Janet Fraser, Estrellita Gonzalez and Judy Zaichkowsky for school board. All three school trustee candidates were elected, finishing in the top three spots.<ref>{{cite web|title=2017 by-election results|url=https://vancouver.ca/election/2017/results.aspx|website=City of Vancouver|accessdate=25 July 2018}}</ref> [[Non-Partisan Association]] candidate [[Hector Bremner]] was elected to council, and Fry finished a close third behind anti-poverty activist [[Jean Swanson]].\n\n===2018 municipal election===\n\nThe Green Party of Vancouver nominated 11 candidates to run in the 2018 Vancouver municipal election on 28 June 2018.<ref name=\"vangreens.ca\">{{cite web|title=Vancouver Greens Nominate 11 Candidates for Civic Election|url=https://www.vangreens.ca/vancouver_greens_nominate_11_candidates_for_civic_election|website=www.vangreens.ca|accessdate=25 July 2018}}</ref> School board candidate Nicholas Chernen resigned on 9 July 2018 after it was discovered that he had failed to disclose his involvement in a pending lawsuit to the party,<ref>{{cite web|title=GREEN PARTY OF VANCOUVER ACCEPTS RESIGNATION OF SCHOOL BOARD CANDIDATE NICHOLAS CHERNEN|url=https://www.vangreens.ca/180709_media_advisory_nicholas_chernen|website=www.vangreens.ca|accessdate=25 July 2018}}</ref> resulting in the party running four council candidates, three school board candidates, and three park board candidates. Prior to the election, both the Vancouver School Board and Park Board were chaired by Green Party [[incumbents]].<ref name=\"vangreens.ca\"/>\n\n====City Council====\n\n* [[Adriane Carr]] (incumbent)\n* [[Pete Fry]]\n* [[Michael Wiebe]]\n* David Wong\n\n====Parks Board====\n\n* Dave Demers\n* Camil Dumont\n* Stuart Mackinnon (incumbent)\n\n====School Board====\n\n* Lois Chan-Pedley\n* Janet Fraser (incumbent)\n* Estrellita Gonzalez (incumbent)\n\nThe Green Party elected nine candidates in the municipal election. Carr, Fry and Wiebe were elected to city council and all the party's school and parks board candidates were elected.<ref>{{Cite news|url=https://www.vancourier.com/news/vancouver-goes-green-on-council-school-and-park-board-1.23471275|title=Vancouver goes Green on council, school and park board|last=O\u2019Connor|first=Naoibh|work=Vancouver Courier|access-date=22 October 2018}}</ref>\n\n==References==\n{{reflist}}\n\n==External links==\n*{{official website}}\n\n{{GPC}}\n{{Vancouver political parties}}\n\n[[Category:1984 establishments in British Columbia]]\n[[Category:Green Party of British Columbia|Vancouver]]\n[[Category:Municipal green political parties in Canada|Vancouver]]\n[[Category:Municipal political parties in Vancouver]]\n[[Category:Political parties established in 1984]]\n", "name_user": "CentreLeftRight", "label": "safe", "comment": "date formats perMOS:DATEFORMATbyscript", "url_page": "//en.wikipedia.org/wiki/Green_Party_of_Vancouver"}
{"title_page": "Schlachtgeschwader 2", "text_new": "{{DISPLAYTITLE:''Schlachtgeschwader'' 2}}\n{{Infobox military unit\n|unit_name=Schlachtgeschwader 2\n|image=\n|caption=\n|dates=1943\u201345\n|country={{flag|Nazi Germany}}\n|branch={{Luftwaffe}}\n|type=[[Dive bomber]]\n|role=[[Close air support]]\n|size=Air Force Wing\n|command_structure=\n|garrison=\n|nickname=''Immelmann''\n|patron=[[Max Immelmann]]\n|motto=\n|colors=\n<!-- Insignia -->\n|identification_symbol=\n|identification_symbol_label=\n|identification_symbol_2='''T6'''\n|march=\n|mascot=\n|battles=\n|notable_commanders=[[Hans-Ulrich Rudel]]\n<!-- Aircraft -->\n|aircraft_attack= [[Ju 87]], [[Fw 190]]\n}}\n\n'''''Schlachtgeschwader'' 2 (SG 2) ''Immelmann'' ''' was a [[Luftwaffe]] [[dive-bomber]] [[wing (air force unit)|wing]] of [[World War II]]. It was named after [[Max Immelmann]], the first German pilot to earn the [[Pour le M\u00e9rite]].\n\nThis close-support ''Stuka'' unit fought principally in the southern sector of the Eastern Front in places like [[Stalingrad]] and the [[Caucasus]]. The early two Schlachtgeschwader 1 and 2 were abbreviated SchlG, the reformed Stukageschwader in 1943 were abbreviated SG. The 4 SchlG Gruppen were integrated into the former Stuka (StG) and Schnellkampfgeschwader (SKG) to form SG 2, 4, 77 and 10.\n\n==History==\nSchlachtgeschwader 2 \"Immelmann\" was formed on 18 October 1943 from [[Sturzkampfgeschwader 2]]. I./SG 2 was I./StG 2, II./SG 2 was created from the II./[[Schlachtgeschwader 1]], III./SG 2 was II./StG 2.\n\nIn 1941, Stukageschwader 2 was transferred to the [[Eastern Front (World War II)|Eastern Front]]. On 26 June 1941, Stuka Geschwader 2 attacked 60 Soviet tanks south of [[Grodno]], and later discovered that only one T-34 had been knocked out.  During the rest of 1941 and 1942, the inadequacy of dive-bombing tanks became more evident. The most effective way to assault tanks from the air would appear with SG 2 in 1943.\n\nOn 23 September 1941, StG 2 attacked the [[Baltic Fleet|Baltic Red Banner Fleet]] docked in [[Kronstadt]] harbour. During the attack, Oblt. Rudel crippled the soviet [[Russian battleship Petropavlovsk (1911)|Battleship ''Marat'']] with a 1000&nbsp;kg bomb.\n\n[[File:Bundesarchiv Bild 101I-393-1402-06A, Russland, Junkers Ju 87.jpg|thumb|Ju 87 of SG 2 in Russia, January 1942]]\nIn late 1942, a ''Panzerj\u00e4ger Staffel'' was formed within StG 2, which enjoyed such success that, after October 1943, a similar unit was added to each Stuka Geschwader. During the spring of 1943 SG 2 worked up with modified Ju 87 G-1 'tank-busters' armed with two Rheinmetall-Borsig 37mm Flak 18 guns mounted under each wing. Prototypes were first used against Russian landing craft in the Black Sea area. In March 1943 Rudel knocked out the first tank with the new Stuka.\nThe Ju 87 G-2, based on the Ju 87 D-5 with extended wingtips, replaced the Ju 87 G-1 during 1944. This was a dedicated tank-buster, with no secondary dive-bombing role.\n[[Image:Bundesarchiv Bild 101I-655-5976-04, Russland, Sturzkampfbomber Junkers Ju 87 G.jpg|thumb|left|Ju 87 G-2 '''\"Kanonenvogel\"''' with its twin [[BK 37|''Bordkanone'' BK 3.7]], 37 mm guns.]]\n\nWhile II./SG 2, formerly II./SchlG 1, had been equipped with [[Focke-Wulf Fw 190]] since late 1942, I./SG 2 was converted to the new machine in June 1944. III./SG 2 kept on flying the outdated [[Junkers Ju 87]] until the end of World War II. By early 1944 II./SG 2 was covering the gradual Wehrmacht withdrawal around [[Kirovograd]] with II./[[JG 52]].\n\nAs one of only two F w190 equipped ground-attack unit on the Eastern Front, II./SG 2 took part in the 6-month Crimean campaign during 1944, and in addition to its usual ground-attack work flew numerous interception sorties, claiming some 247 Soviet aircraft shot down. By May 1944 the depleted II./SG 2 withdrew to [[Romania]].\n\nBy April 1945 Stab and II./SG 2 were based at [[Kummer, Mecklenburg-Vorommern|Kummer]], in northern Bohemia, while I./SG 2 was in Austria, and III./SG 2 near Prague.\n\nAt the end of the war, the commanding officer and a few other pilots flew their aircraft west and surrendered to the American forces. The transport column traveling on roads was destroyed.\n\n==Commanding officers==\n*Oberstleutnant [[Hans-Karl Stepp]], 18 October 1943 \u2013 30 September 1944{{sfn|Br\u00fctting|1992|p=266}}\n*Oberstleutnant [[Hans-Ulrich Rudel]], 1 October 1944 \u2013 8 February 1945\n*Major [[Friedrich Lang]] (acting), 9 February 1945 \u2013 13 March 1945\n*Oberstleutnant [[Kurt Kuhlmey]] (acting), 14 March 1945 \u2013 20 April 1945\n*Oberst [[Hans-Ulrich Rudel]], April 1945 \u2013 8 \n\n==Bibliography==\n{{Reflist}}\n{{Refbegin|30em}}\n* {{Cite book\n  |last1=Bergstr\u00f6m\n  |first1=Christer\n  |last2=Mikhailov\n  |first2=Andrey\n  |authorlink=\n  |year=2001\n  |title=Black Cross / Red Star: Air War Over the Eastern Front, Volume II, Resurgence January\u2013June 1942\n  |location=\n  |publisher=Pacifica Military History\n  |isbn=978-0-935553-51-2\n  |ref=harv\n}}\n* {{Cite book\n  |last=Bergstr\u00f6m\n  |first=Christer \n  |year=2007c\n  |title=Kursk - The Air Battle: July 1943\n  |location=London\n  |publisher=Chevron/Ian Allan\n  |isbn=978-1-903223-88-8\n  |ref=harv\n}}\n* {{cite book |last=Bergstr\u00f6m |first=Christer |date=2008 |title=Bagration to Berlin - The Final Air Battles in the East: 1944 - 1945 |location=London |publisher=Ian Allan |isbn=978-1-903223-91-8}}.\n* {{Cite book\n  |last=Br\u00fctting\n  |first=Georg\n  |year=1992\n  |origyear=1976\n  |edition=7th\n  |title=Das waren die deutschen Stuka-Asse 1939 \u2013 1945\n  |trans-title=These were the German Stuka Aces 1939 \u2013 1945\n  |language=German\n  |location=Stuttgart, Germany\n  |publisher=Motorbuch\n  |isbn=978-3-87943-433-6\n  |ref=harv\n}}\n* {{Cite book\n  |last1=de Zeng\n  |first1=H.L.\n  |last2=Stankey\n  |first2=D.G.\n  |last3=Creek\n  |first3=E.J.\n  |year=2007\n  |title=Bomber Units of the Luftwaffe 1933\u20131945; A Reference Source, Volume 1\n  |publisher=Ian Allan Publishing\n  |isbn=978-1-85780-279-5\n  |ref=harv\n}}\n* {{Cite book\n  |last1=de Zeng\n  |first1=H.L.\n  |last2=Stankey\n  |first2=D.G.\n  |last3=Creek\n  |first3=E.J.\n  |year=2009\n  |title=Dive-Bomber and Ground-Attack Units of the Luftwaffe, 1933\u20131945: A Reference Source, Vol. 1\n  |publisher=Ian Allan Publishing\n  |isbn=978-1-9065-3708-1\n  |ref=harv\n}}\n* {{Cite book\n  |last=Hooton\n  |first=E.R.\n  |year=1994\n  |title=Phoenix Triumphant; The Rise and Rise of the Luftwaffe\n  |location=London\n  |publisher=Arms & Armour Press\n  |isbn=978-1-85409-181-9\n  |ref=harv\n}}\n* {{cite book\n | last = Muller\n | first = Richard\n | authorlink = Richard R. Muller\n | title = The German Air War in Russia, 1941-1945\n | publisher = The Nautical & Aviation Publishing Company of America\n | location = Baltimore\n | year = 1992\n | isbn = 1-877853-13-5\n | ref = harv\n}}\n{{refend}}\n\n{{Sturzkampf/Schlachtgeschwader of the Luftwaffe}}\n\n{{DEFAULTSORT:Schlachtgeschwader 002}}\n[[Category:Luftwaffe Wings]]\n[[Category:Military units and formations established in 1943]]\n[[Category:Military units and formations disestablished in 1945]]\n", "text_old": "\n\n{{DISPLAYTITLE:''Schlachtgeschwader'' 2}}\n{{Infobox military unit\n|unit_name=Schlachtgeschwader 2\n|image=\n|caption=\n|dates=1943\u201345\n|country={{flag|Nazi Germany}}\n|branch={{Luftwaffe}}\n|type=[[Dive bomber]]\n|role=[[Close air support]]\n|size=Air Force Wing\n|command_structure=\n|garrison=\n|nickname=''Immelmann''\n|patron=[[Max Immelmann]]\n|motto=\n|colors=\n<!-- Insignia -->\n|identification_symbol=\n|identification_symbol_label=\n|identification_symbol_2='''T6'''\n|march=\n|mascot=\n|battles=\n|notable_commanders=[[Hans-Ulrich Rudel]]\n<!-- Aircraft -->\n|aircraft_attack= [[Ju 87]], [[Fw 190]]\n}}\n\n'''''Schlachtgeschwader'' 2 (SG 2) ''Immelmann'' ''' was a [[Luftwaffe]] [[dive-bomber]] [[wing (air force unit)|wing]] of [[World War II]]. It was named after [[Max Immelmann]], the first German pilot to earn the [[Pour le M\u00e9rite]].\n\nThis close-support ''Stuka'' unit fought principally in the southern sector of the Eastern Front in places like [[Stalingrad]] and the [[Caucasus]]. The early two Schlachtgeschwader 1 and 2 were abbreviated SchlG, the reformed Stukageschwader in 1943 were abbreviated SG. The 4 SchlG Gruppen were integrated into the former Stuka (StG) and Schnellkampfgeschwader (SKG) to form SG 2, 4, 77 and 10.\n\n==History==\nSchlachtgeschwader 2 \"Immelmann\" was formed on 18 October 1943 from [[Sturzkampfgeschwader 2]]. I./SG 2 was I./StG 2, II./SG 2 was created from the II./[[Schlachtgeschwader 1]], III./SG 2 was II./StG 2.\n\nIn 1941, Stukageschwader 2 was transferred to the [[Eastern Front (World War II)|Eastern Front]]. On 26 June 1941, Stuka Geschwader 2 attacked 60 Soviet tanks south of [[Grodno]], and later discovered that only one T-34 had been knocked out.  During the rest of 1941 and 1942, the inadequacy of dive-bombing tanks became more evident. The most effective way to assault tanks from the air would appear with SG 2 in 1943.\n\nOn 23 September 1941, StG 2 attacked the [[Baltic Fleet|Baltic Red Banner Fleet]] docked in [[Kronstadt]] harbour. During the attack, Oblt. Rudel crippled the soviet [[Russian battleship Petropavlovsk (1911)|Battleship ''Marat'']] with a 1000&nbsp;kg bomb.\n\n[[File:Bundesarchiv Bild 101I-393-1402-06A, Russland, Junkers Ju 87.jpg|thumb|Ju 87 of SG 2 in Russia, January 1942]]\nIn late 1942, a ''Panzerj\u00e4ger Staffel'' was formed within StG 2, which enjoyed such success that, after October 1943, a similar unit was added to each Stuka Geschwader. During the spring of 1943 SG 2 worked up with modified Ju 87 G-1 'tank-busters' armed with two Rheinmetall-Borsig 37mm Flak 18 guns mounted under each wing. Prototypes were first used against Russian landing craft in the Black Sea area. In March 1943 Rudel knocked out the first tank with the new Stuka.\nThe Ju 87 G-2, based on the Ju 87 D-5 with extended wingtips, replaced the Ju 87 G-1 during 1944. This was a dedicated tank-buster, with no secondary dive-bombing role.\n[[Image:Bundesarchiv Bild 101I-655-5976-04, Russland, Sturzkampfbomber Junkers Ju 87 G.jpg|thumb|left|Ju 87 G-2 '''\"Kanonenvogel\"''' with its twin [[BK 37|''Bordkanone'' BK 3.7]], 37 mm guns.]]\n\nWhile II./SG 2, formerly II./SchlG 1, had been equipped with [[Focke-Wulf Fw 190]] since late 1942, I./SG 2 was converted to the new machine in June 1944. III./SG 2 kept on flying the outdated [[Junkers Ju 87]] until the end of World War II. By early 1944 II./SG 2 was covering the gradual Wehrmacht withdrawal around [[Kirovograd]] with II./[[JG 52]].\n\nAs one of only two F w190 equipped ground-attack unit on the Eastern Front, II./SG 2 took part in the 6-month Crimean campaign during 1944, and in addition to its usual ground-attack work flew numerous interception sorties, claiming some 247 Soviet aircraft shot down. By May 1944 the depleted II./SG 2 withdrew to [[Romania]].\n\nBy April 1945 Stab and II./SG 2 were based at [[Kummer, Mecklenburg-Vorommern|Kummer]], in northern Bohemia, while I./SG 2 was in Austria, and III./SG 2 near Prague.\n\nAt the end of the war, the commanding officer and a few other pilots flew their aircraft west and surrendered to the American forces. The transport column traveling on roads was destroyed.\n\n==Commanding officers==\n*Oberstleutnant [[Hans-Karl Stepp]], 18 October 1943 \u2013 30 September 1944{{sfn|Br\u00fctting|1992|p=266}}\n*Oberstleutnant [[Hans-Ulrich Rudel]], 1 October 1944 \u2013 8 February 1945\n*Major [[Friedrich Lang]] (acting), 9 February 1945 \u2013 13 March 1945\n*Oberstleutnant [[Kurt Kuhlmey]] (acting), 14 March 1945 \u2013 20 April 1945\n*Oberst [[Hans-Ulrich Rudel]], April 1945 \u2013 8 \n\n==Bibliography==\n{{Reflist}}\n{{Refbegin|30em}}\n* {{Cite book\n  |last1=Bergstr\u00f6m\n  |first1=Christer\n  |last2=Mikhailov\n  |first2=Andrey\n  |authorlink=\n  |year=2001\n  |title=Black Cross / Red Star: Air War Over the Eastern Front, Volume II, Resurgence January\u2013June 1942\n  |location=\n  |publisher=Pacifica Military History\n  |isbn=978-0-935553-51-2\n  |ref=harv\n}}\n* {{Cite book\n  |last=Bergstr\u00f6m\n  |first=Christer \n  |year=2007c\n  |title=Kursk - The Air Battle: July 1943\n  |location=London\n  |publisher=Chevron/Ian Allan\n  |isbn=978-1-903223-88-8\n  |ref=harv\n}}\n* {{cite book |last=Bergstr\u00f6m |first=Christer |date=2008 |title=Bagration to Berlin - The Final Air Battles in the East: 1944 - 1945 |location=London |publisher=Ian Allan |isbn=978-1-903223-91-8}}.\n* {{Cite book\n  |last=Br\u00fctting\n  |first=Georg\n  |year=1992\n  |origyear=1976\n  |edition=7th\n  |title=Das waren die deutschen Stuka-Asse 1939 \u2013 1945\n  |trans-title=These were the German Stuka Aces 1939 \u2013 1945\n  |language=German\n  |location=Stuttgart, Germany\n  |publisher=Motorbuch\n  |isbn=978-3-87943-433-6\n  |ref=harv\n}}\n* {{Cite book\n  |last1=de Zeng\n  |first1=H.L.\n  |last2=Stankey\n  |first2=D.G.\n  |last3=Creek\n  |first3=E.J.\n  |year=2007\n  |title=Bomber Units of the Luftwaffe 1933\u20131945; A Reference Source, Volume 1\n  |publisher=Ian Allan Publishing\n  |isbn=978-1-85780-279-5\n  |ref=harv\n}}\n* {{Cite book\n  |last1=de Zeng\n  |first1=H.L.\n  |last2=Stankey\n  |first2=D.G.\n  |last3=Creek\n  |first3=E.J.\n  |year=2009\n  |title=Dive-Bomber and Ground-Attack Units of the Luftwaffe, 1933\u20131945: A Reference Source, Vol. 1\n  |publisher=Ian Allan Publishing\n  |isbn=978-1-9065-3708-1\n  |ref=harv\n}}\n* {{Cite book\n  |last=Hooton\n  |first=E.R.\n  |year=1994\n  |title=Phoenix Triumphant; The Rise and Rise of the Luftwaffe\n  |location=London\n  |publisher=Arms & Armour Press\n  |isbn=978-1-85409-181-9\n  |ref=harv\n}}\n* {{cite book\n | last = Muller\n | first = Richard\n | authorlink = Richard Muller\n | title = The German Air War in Russia, 1941-1945\n | publisher = The Nautical & Aviation Publishing Company of America\n | location = Baltimore\n | year = 1992\n | isbn = 1-877853-13-5\n | ref = harv\n}}\n{{refend}}\n\n{{Sturzkampf/Schlachtgeschwader of the Luftwaffe}}\n\n{{DEFAULTSORT:Schlachtgeschwader 002}}\n[[Category:Luftwaffe Wings]]\n[[Category:Military units and formations established in 1943]]\n[[Category:Military units and formations disestablished in 1945]]\n", "name_user": "Rodw", "label": "safe", "comment": "Disambiguated:Richard Muller\u2192Richard R. Muller", "url_page": "//en.wikipedia.org/wiki/Schlachtgeschwader_2"}
{"title_page": "Sensation (art exhibition)", "text_new": "{{EngvarB|date=May 2016}}\n{{Use dmy dates|date=May 2016}}\n[[File:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 15.jpg|thumb|267x267px|''Sensation'' installed at [[Brooklyn Museum]] (October 1999  \u2013 January 2000)]]\n'''''Sensation''''' was an exhibition of the collection of contemporary art owned by [[Charles Saatchi]], including many works by [[Young British Artists]], (YBAs), which first took place 18 September \u2013 28 December 1997 at the [[Royal Academy of Arts]] in London.<ref>(12 September 1997). [https://www.artdesigncafe.com/sensation-royal-academy-of-arts-london-1997 Sensation at the Royal Academy of Arts, London] (press release). ''artdesigncafe''. Retrieved 10 April 2020.</ref> The exhibition later toured to the [[Hamburger Bahnhof]] in Berlin and the [[Brooklyn Museum]] in New York City. A proposed showing at the [[National Gallery of Australia]] was cancelled when the gallery's director decided the exhibition was \"too close to the market.\"\n\nThe show generated controversy in London and New York City due to the inclusion of images of [[Myra Hindley]] and the [[Virgin Mary]]. It was criticised by New York City mayor [[Rudolph Giuliani]] and others for attempting to boost the value of the work by showing it in institutions and public museums.<ref>Herszenhorn, David M. (30 September 1999). [https://www.nytimes.com/library/arts/093099brooklyn-museum.html Brooklyn Museum accused of trying to lift art value]. ''New York Times''. Retrieved 8 April 2020.</ref>\n\n==Works==\n[[File:Marcus-Harvey-Myra.jpg|thumb|upright|''[[Myra (painting)|Myra]]'': 1995 depiction of the child killer [[Myra Hindley]] by the YBA [[Marcus Harvey]]|left]]\nThe artworks in ''Sensation'' were from the collection of [[Charles Saatchi]], a leading collector, advertising mogul and publiciser of contemporary art. [[Norman Rosenthal]], the Royal Academy of Arts exhibitions secretary, helped to stage the 110 works by 42 different artists.  Many of the pieces had already become famous, or notorious, with the British public (for example, [[Damien Hirst]]'s [[shark]] suspended in [[formaldehyde]] titled ''[[The Physical Impossibility of Death in the Mind of Someone Living]]'', [[Tracey Emin]]'s tent titled ''[[Everyone I Have Ever Slept With 1963\u20131995]]''), [[Marc Quinn]]'s self-portrait (a frozen head made from pints of his own blood) and [[Sarah Lucas]]'s explicitly sexual images and sculptures. Others had already achieved prominence in other ways, such as a successful advertising campaign using an idea from [[Gillian Wearing]]'s photographs. ''Sensation'' was the first time that a wide audience had had the chance to see these works en masse. The Royal Academy posted this disclaimer to visitors on entry:\n{{quote|There will be works of art on display in the Sensation exhibition which some people may find distasteful. Parents should exercise their judgment in bringing their children to the exhibition. One gallery will not be open to those under the age of 18.''<ref name=\"Dalry\"/>}}\n\n==London==\n[[File:Burlington House-Courtyard.jpg|thumb|[[Royal Academy of Arts]], London|306x306px]]The opening of ''Sensation'' at the [[Royal Academy of Arts]] caused a public furore and a media frenzy, with both [[broadsheet]] and [[tabloid journalism|tabloid]] journalists falling over themselves to comment on the show's controversial images, and unprecedented crowds queuing up to see for themselves what all the fuss was about.  Around a quarter of the RA's 80 academicians gave a warning that the exhibition was inflammatory.  They and some members of the public complained about several other exhibits, notably the installations by [[Jake and Dinos Chapman]], which were of child mannequins with noses replaced by penises and mouths in the form of an anus.\n\nHowever, the biggest media controversy was over ''[[Myra (painting)|Myra]]'', an image of the murderer [[Moors murders|Myra Hindley]] by [[Marcus Harvey]].<ref name=\"Dalry\">Dalrymple, Theodore. (Winter 1998). [https://www.city-journal.org/html/8_1_urbanities-trash.html Trash, violence, and Versace: But is it art?] ''City Journal''. Retrieved 8 April 2020.</ref> The Mothers Against Murder and Aggression protest group picketed the show, accompanied by Winnie Johnson, the mother of one of Hindley's victims.<ref>Alberge, Dalya. (19 September 1997). [https://infoweb.newsbank.com/apps/news/document-view?p=AWNB&docref=news/0F924CA724CFF0B6&f=basic Attacks force Hindley portrait to be moved]. ''The Times''. Retrieved 8 April 2020.</ref> They asked for the portrait, which is made up of hundreds of copies of a child's handprint, to be excluded to protect Johnson's feelings. Along with supporters she picketed the show's first day. Myra Hindley sent a letter from jail suggesting that her portrait be removed from the exhibition, reasoning that such action was necessary because the work was \"a sole disregard not only for the emotional pain and trauma that would inevitably be experienced by the families of the Moors victims but also the families of any child victim.\"<ref>Lyall, Sarah. (20 September 1997). [https://www.nytimes.com/1997/09/20/arts/art-that-tweaks-british-propriety.html Art that tweaks British propriety]. ''New York Times''. Retrieved 10 April 2020.</ref><ref>Young, Alison. (2005). ''Judging the Image: Art, Value, Law'', (p. 34). Routledge: New York. {{ISBN|0-415-30183-1}}</ref> Despite all the protest the painting remained hanging.  Windows at Burlington House, the Academy's home, were smashed and two demonstrators hurled ink and eggs at the picture as a result, requiring it to be removed and restored. It was put back on display behind [[Perspex]] and guarded by security men.<ref name=storm>(23 September 1999). [http://news.bbc.co.uk/1/hi/entertainment/455902.stm Sensation sparks New York storm]. ''BBC News''. Retrieved 10 April 2020.</ref>\n\nIn a press conference on 16 September 1997, David Gordon, Secretary of the Royal Academy commented on the controversial portrait: \"The majority view inside the Academy was that millions and millions of images of Myra Hindley have been reproduced in newspapers and magazines. Books have been written about the murders. Television programmes have been made. Hindley's image is in the public domain; part of our consciousness; an awful part of our recent social history; a legitimate subject for journalism \u2013 and for art.\"\n\nThe show was extremely popular with the general public, attracting over 300,000 visitors during its run,<ref name=storm/> helped by the media attention which the strong subject matter had received.  The BBC described it as \"gory images of dismembered limbs and explicit pornography\".<ref name=limbs>(30 December 1997). [http://news.bbc.co.uk/1/hi/entertainment/43401.stm \"Entertainment: Sensational hit for Royal Academy\"]. ''BBC News''. Retrieved 7 April 2020.</ref>\n\n==Berlin==\n''Sensation'' was shown at the Berlin's [[Hamburger Bahnhof]] museum (30 September 1998 \u2013 30 January 1999) and proved so popular that it was extended past its original closing date of 28 December 1998. For art critic Nicola Kuhn from ''Der Tagesspiegel'', there was \"no sensation about Sensation\". She claimed that the Berlin audience found the yBa's work \"more sad and serious than irreverent, funny and dazzling\"<ref name=\"Hatton\">Hatton, Rita and Walker, John. (2010). ''Supercollector: A critique of Charles Saatchi'' (4th ed.), (unknown page number). Institute of Artology. Retrieved 8 April 2020.</ref>\n\n==New York City==\n[[File:Brooklyn Museum June 2008 sunset jeh.JPG|thumb|250px|[[Brooklyn Museum]]]]\nThe exhibition was shown in New York City at the [[Brooklyn Museum]] from 2 October 1999 to 9 January 2000. The New York City show was met with instant protest, centring on ''[[The Holy Virgin Mary]]'' by [[Chris Ofili]], which had not provoked this reaction in London. While the press reported that the piece was \"smeared\", \"splattered\" or \"stained\" with elephant dung,<ref>Young, Alison. [https://books.google.com/books?id=-pPe2HVNb08C&pg=PA38 ''Judging the image: Art, value, law''], (pp. 38-41). Routledge: New York. {{ISBN|0-415-30184-X}}</ref><ref name=Friedlander>Friedlander, Jennifer. (2008). [https://books.google.com/books?id=Ym1ADWLrWmwC&pg=PA88 ''Feminine look: Sexuation, spectatorship, subversion''], (p. 88). SUNY Press: Albany, New York. {{ISBN|0-7914-7295-7}}</ref> Ofili's work in fact showed a carefully rendered black Madonna decorated with a resin-covered lump of elephant dung. The figure is also surrounded by small collaged images of female genitalia from pornographic magazines; these seemed from a distance to be the traditional [[cherubim]].\n\nNew York City Mayor [[Rudolph Giuliani]], who had seen the work in the catalogue but not in the show, called it \"sick stuff\" and threatened to withdraw the annual $7&nbsp;million City Hall grant from the [[Brooklyn Museum]] hosting the show, because \"You don't have a right to government subsidy for desecrating somebody else's religion.\"<ref name=storm/> [[Cardinal John O'Connor]], the [[Archbishop of New York]], said, \"one must ask if it is an attack on religion itself,\" and the president of America's biggest group of Orthodox Jews, Mandell Ganchrow, called it \"deeply offensive\".<ref name=whiff>Davies, Hugh & Fenton, Ben. (2 October 1999). Whiff of sensation hits New York. ''The Daily Telegraph''.</ref> [[William A. Donohue]], President of the [[Catholic League for Religious and Civil Rights]], said the work \"induces revulsion\".<ref name=storm/> Giuliani started a lawsuit to evict the museum, and Arnold Lehman, the museum director, filed a federal lawsuit against Giuliani for a breach of the [[First Amendment to the United States Constitution|First Amendment]].<ref name=whiff/>\n\n[[Hillary Clinton]] spoke up for the museum, as did the New York Civil Liberties Union.<ref>Nagourney, Adam. (28 September 1999). [https://www.nytimes.com/library/arts/092899brooklyn-hillary.html First Lady assails mayor over threat to museum]. '' New York Times''. Retrieved 10 April 2020.</ref> The editorial board of ''[[The New York Times]]'' said, Giuliani's stance \"promises to begin a new Ice Age in New York's cultural affairs.\"<ref name=nat>Rapp, Christopher. (25 October 1999). Dung Deal \u2013 Brooklyn Museum of Art's 'Sensation' exhibition\".  ''National Review''.</ref> The paper also carried a full-page advertisement in support signed by over 100 actors, writers and artists, including [[Susan Sarandon]], [[Steve Martin]], [[Norman Mailer]], [[Arthur Miller]], [[Kurt Vonnegut]] and [[Susan Sontag]].<ref name=whiff/> Ofili, who is Roman Catholic, said, \"elephant dung in itself is quite a beautiful object.\"<ref name=whiff/>\n\nThe [[United States House of Representatives]] passed a nonbinding resolution to end federal funding for the museum on 3 October 1999, and New York City did stop funding to the Brooklyn Museum.  On 1 November, federal judge [[Nina Gershon]] ordered the City not only to restore the funding that was denied to the Museum, but also to refrain from continuing its ejectment action.  On 16 December 1999, a 72-year-old man was arrested for criminal mischief after smearing the Ofili painting with white paint, which was soon removed.<ref>{{Citation |url=http://findarticles.com/p/articles/mi_m1248/is_2_88/ai_59450150/ |magazine=Art in America |title=Vandal Attacks Ofili Madonna |date=February 2000 |accessdate=20 July 2009 |archive-url=https://web.archive.org/web/20080120055422/http://findarticles.com/p/articles/mi_m1248/is_2_88/ai_59450150/ |archive-date=20 January 2008}}</ref>\nThe museum produced a yellow stamp, saying the artworks on show \"may cause shock, vomiting, confusion, panic, euphoria and anxiety.\"<ref name=whiff/> and Ofili's painting was shown behind a Plexiglass screen, guarded by a museum attendant and an armed police officer.<ref name=nat/> Jeffrey Hogrefe, art critic for the ''[[New York Observer]]'', commented about the museum, \"They wanted to get some publicity and they got it. I think it was pretty calculated.\"<ref name=storm/> The editor-in-chief of the New York City ''[[Art & Auction]]'' magazine, Bruce Wolmer,said: \"When the row eventually fades the only smile will be on the face of Charles Saatchi, a master self-promoter.\"<ref name=whiff/>\n\n==Australia==\nThe show was scheduled to open in June 1999 at the [[National Gallery of Australia]], but was cancelled with the director, Brian Kennedy, saying that, although it was due to be funded by the Australian government, it was \"too close to the market\" since finance for the Brooklyn exhibition included $160,000 from Saatchi, who owned the work; $50,000 from [[Christie's]], who had sold work for Saatchi; and $10,000 from dealers of many of the artists.<ref name=vogeloz>Vogel, Carol. (1 December 1999). [https://query.nytimes.com/gst/fullpage.html?res=9807E5DA1E3FF932A35751C1A96F958260 Australian Museum cancels controversial art show]. ''The New York Times''. Retrieved 8 April 2020.</ref> Kennedy said he was unaware of this when he accepted the show. Saatchi's contribution, the largest single one, was not disclosed by the [[Brooklyn Museum]], until it appeared in court documents.<ref name=vogeloz/> Similarly, when the show opened in London at the Royal Academy, there had been criticisms that it would raise the value of the work.<ref name=vogeloz/>\n\n==Artists exhibited in ''Sensation''==\n===YBAs===\n{{Col-list|\n* [[Jake & Dinos Chapman]]\n* [[Adam Chodzko]]\n* [[Mat Collishaw]]\n* [[Tracey Emin]]\n* [[Marcus Harvey]]\n* [[Damien Hirst]]\n* [[Michael Landy]]\n* [[Abigail Lane]]\n* [[Sarah Lucas]]\n* [[Ron Mueck]]\n* [[Chris Ofili]]\n* [[Richard Patterson (artist)|Richard Patterson]]\n* [[Simon Patterson (artist)|Simon Patterson]]\n* [[Marc Quinn]]\n* [[Fiona Rae]]\n* [[Sam Taylor-Wood]]\n* [[Gavin Turk]]\n* [[Gillian Wearing]]\n* [[Rachel Whiteread]]\n* [[Yinka Shonibare]]\n}}\n\n===Other artists from the Saatchi collection===\n{{Col-list|\n* [[Darren Almond]]\n* [[Maurizio Anzeri]]\n* [[Richard Billingham]]\n* [[Glenn Brown (artist)|Glenn Brown]]\n* [[Simon Callery]]\n* [[Keith Coventry]]\n* [[Peter Davies (artist)|Peter Davies]]\n* [[Paul Finnegan (artist)|Paul Finnegan]]\n* [[Mark Francis (Artist)|Mark Francis]]\n* [[Alex Hartley (artist)|Alex Hartley]]\n* [[Mona Hatoum]]\n* [[Langlands & Bell]]\n* [[Martin Maloney]]\n* [[Jason Martin (artist)|Jason Martin]]\n* [[Alain Miller]]\n* [[Ron Mueck]]\n* [[Jonathan Parsons]]\n* [[Hadrian Pigott]]\n* [[James Rielly]]\n* [[Jenny Saville]]\n* [[Yinka Shonibare]]\n* [[Jane Simpson (artist)|Jane Simpson]]\n* [[Mark Wallinger]]\n* [[Cerith Wyn Evans]]\n}}\n\n==Installation photos from the Brooklyn Museum Archive==\n<gallery mode=\"packed\" heights=\"200px\">\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 3.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 1.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 2.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 4.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 5.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 7.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 17.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 8.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 9.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 10.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 11.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 12.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 6.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 13.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 14.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 15.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 16.jpg\n\n</gallery>\n\n==References==\n{{reflist}}\n\n==Further reading==\n* Rosenthal, Norman ''et al.'' (1998). ''Sensation: Young British Artists from the Saatchi Collection''. April 1998. Thames and Hudson: London. \n* Hirst, Damien. (2001). Damien Hirst pictures from the Saatchi Gallery. Booth-Clibborn Editions: London.\n* Rothfield, Lawrence (Ed). (2001). ''Unsettling 'Sensation': Arts-Policy from the Brooklyn Museum of Art Controversy''. Rutgers University Press.\n* Stallabrass, Julian. (2006). ''High Art Lite: British Art in the 1990s''. Verso: London and New York.\n\n==External links==\n*[http://www.artcyclopedia.com/history/sensation.html Links to the various artists involved in Sensation]\n*[http://www.zdnet.com/article/sensation-art-exhibit-goes-online/ David Bowie makes a virtual exhibition of Sensation available on his website]\n*[https://www.brooklynmuseum.org/opencollection/exhibitions/683 Brooklyn Museum Archive Record of Sensation]\n*[http://www.smb.spk-berlin.de/d/exhibition/sensation/index.html Berlin Hamburger Bahnhof Museum \u2013 website and page on the Sensation exhibition in German]\n\n{{Damien Hirst}}\n{{Young British Artists|state=collapsed}}\n\n{{DEFAULTSORT:Sensation (Exhibition}}\n[[Category:Conceptual art]]\n[[Category:Installation art]]\n[[Category:Contemporary art exhibitions]]\n[[Category:Damien Hirst]]\n[[Category:Young British Artists]]\n[[Category:Art exhibitions in London]]\n[[Category:Art exhibitions in the United States]]\n", "text_old": "{{EngvarB|date=May 2016}}\n{{Use dmy dates|date=May 2016}}\n[[File:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 15.jpg|thumb|267x267px|''Sensation'' installed at [[Brooklyn Museum]] (October 1999  \u2013 January 2000)]]\n'''''Sensation''''' was an exhibition of the collection of contemporary art owned by [[Charles Saatchi]], including many works by [[Young British Artists]], (YBAs), which first took place 18 September \u2013 28 December 1997 at the [[Royal Academy of Arts]] in London.<ref>(12 September 1997). [https://www.artdesigncafe.com/sensation-royal-academy-of-arts-london-1997 Sensation at the Royal Academy of Arts, London] (press release). ''artdesigncafe''. Retrieved 10 April 2020.</ref> The exhibition later toured to the [[Hamburger Bahnhof]] in Berlin and the [[Brooklyn Museum]] in New York City. A proposed showing at the [[National Gallery of Australia]] was cancelled when the gallery's director decided the exhibition was \"too close to the market.\"\n\nThe show generated controversy in London and New York City due to the inclusion of images of [[Myra Hindley]] and the [[Virgin Mary]]. It was criticised by New York City mayor [[Rudolph Giuliani]] and others for attempting to boost the value of the work by showing it in institutions and public museums.<ref>Herszenhorn, David M. (30 September 1999). [https://www.nytimes.com/library/arts/093099brooklyn-museum.html Brooklyn Museum accused of trying to lift art value]. ''New York Times''. Retrieved 8 April 2020.</ref>\n\n==Works==\n[[File:Marcus-Harvey-Myra.jpg|thumb|upright|''[[Myra (painting)|Myra]]'': 1995 depiction of the child killer [[Myra Hindley]] by the YBA [[Marcus Harvey]]|left]]\nThe artworks in ''Sensation'' were from the collection of [[Charles Saatchi]], a leading collector, advertising mogul and publiciser of contemporary art. [[Norman Rosenthal]], the Royal Academy of Arts exhibitions secretary, helped to stage the 110 works by 42 different artists.  Many of the pieces had already become famous, or notorious, with the British public (for example, [[Damien Hirst]]'s [[shark]] suspended in [[formaldehyde]] titled ''[[The Physical Impossibility of Death in the Mind of Someone Living]]'', [[Tracey Emin]]'s tent titled ''[[Everyone I Have Ever Slept With 1963\u20131995]]''), [[Marc Quinn]]'s self-portrait (a frozen head made from pints of his own blood) and [[Sarah Lucas]]'s explicitly sexual images and sculptures. Others had already achieved prominence in other ways, such as a successful advertising campaign using an idea from [[Gillian Wearing]]'s photographs. ''Sensation'' was the first time that a wide audience had had the chance to see these works en masse. The Royal Academy posted this disclaimer to visitors on entry:\n{{quote|There will be works of art on display in the Sensation exhibition which some people may find distasteful. Parents should exercise their judgment in bringing their children to the exhibition. One gallery will not be open to those under the age of 18.''<ref name=\"Dalry\"/>}}\n\n==London==\n[[File:Burlington House-Courtyard.jpg|thumb|[[Royal Academy of Arts]], London|306x306px]]The opening of ''Sensation'' at the [[Royal Academy of Arts]] caused a public furore and a media frenzy, with both [[broadsheet]] and [[tabloid journalism|tabloid]] journalists falling over themselves to comment on the show's controversial images, and unprecedented crowds queuing up to see for themselves what all the fuss was about.  Around a quarter of the RA's 80 academicians gave a warning that the exhibition was inflammatory.  They and some members of the public complained about several other exhibits, notably the installations by [[Jake and Dinos Chapman]], which were of child mannequins with noses replaced by penises and mouths in the form of an anus.\n\nHowever, the biggest media controversy was over ''[[Myra (painting)|Myra]]'', an image of the murderer [[Moors murders|Myra Hindley]] by [[Marcus Harvey]].<ref name=\"Dalry\">Dalrymple, Theodore. (Winter 1998). [https://www.city-journal.org/html/8_1_urbanities-trash.html Trash, violence, and Versace: But is it art?] ''City Journal''. Retrieved 8 April 2020.</ref> The Mothers Against Murder and Aggression protest group picketed the show, accompanied by Winnie Johnson, the mother of one of Hindley's victims.<ref>Alberge, Dalya. (19 September 1997). [https://infoweb.newsbank.com/apps/news/document-view?p=AWNB&docref=news/0F924CA724CFF0B6&f=basic Attacks force Hindley portrait to be moved]. ''The Times''. Retrieved 8 April 2020.</ref> They asked for the portrait, which is made up of hundreds of copies of a child's handprint, to be excluded to protect Johnson's feelings. Along with supporters she picketed the show's first day. Myra Hindley sent a letter from jail suggesting that her portrait be removed from the exhibition, reasoning that such action was necessary because the work was \"a sole disregard not only for the emotional pain and trauma that would inevitably be experienced by the families of the Moors victims but also the families of any child victim.\"<ref>Lyall, Sarah. (20 September 1997). [https://www.nytimes.com/1997/09/20/arts/art-that-tweaks-british-propriety.html Art that tweaks British propriety]. ''New York Times''. Retrieved 10 April 2020.</ref><ref>Young, Alison. (2005). ''Judging the Image: Art, Value, Law'', (p. 34). Routledge: New York. {{ISBN|0-415-30183-1}}</ref> Despite all the protest the painting remained hanging.  Windows at Burlington House, the Academy's home, were smashed and two demonstrators hurled ink and eggs at the picture as a result, requiring it to be removed and restored. It was put back on display behind [[Perspex]] and guarded by security men.<ref name=storm>(23 September 1999). [http://news.bbc.co.uk/1/hi/entertainment/455902.stm Sensation sparks New York storm]. ''BBC News''. Retrieved 10 April 2020.</ref>\n\nIn a press conference on 16 September 1997, David Gordon, Secretary of the Royal Academy commented on the controversial portrait: \"The majority view inside the Academy was that millions and millions of images of Myra Hindley have been reproduced in newspapers and magazines. Books have been written about the murders. Television programmes have been made. Hindley's image is in the public domain; part of our consciousness; an awful part of our recent social history; a legitimate subject for journalism \u2013 and for art.\"\n\nThe show was extremely popular with the general public, attracting over 300,000 visitors during its run,<ref name=storm/> helped by the media attention which the strong subject matter had received.  The BBC described it as \"gory images of dismembered limbs and explicit pornography\".<ref name=limbs>(30 December 1997). [http://news.bbc.co.uk/1/hi/entertainment/43401.stm \"Entertainment: Sensational hit for Royal Academy\"]. ''BBC News''. Retrieved 7 April 2020.</ref>\n\n==Berlin==\n''Sensation'' was shown at the Berlin's [[Hamburger Bahnhof]] museum (30 September 1998 \u2013 30 January 1999) and proved so popular that it was extended past its original closing date of 28 December 1998. For art critic Nicola Kuhn from ''Der Tagesspiegel'', there was \"no sensation about Sensation\". She claimed that the Berlin audience found the yBa's work \"more sad and serious than irreverent, funny and dazzling\"<ref name=\"Hatton\">Hatton, Rita and Walker, John. (2010). ''Supercollector: A critique of Charles Saatchi'' (4th ed.), (unknown page number). Institute of Artology. Retrieved 8 April 2020.</ref>\n\n==New York City==\n[[File:Brooklyn Museum June 2008 sunset jeh.JPG|thumb|250px|[[Brooklyn Museum]]]]\nThe exhibition was shown in New York City at the [[Brooklyn Museum]] from 2 October 1999 to 9 January 2000. The New York City show was met with instant protest, centring on ''[[The Holy Virgin Mary]]'' by [[Chris Ofili]], which had not provoked this reaction in London. While the press reported that the piece was \"smeared\", \"splattered\" or \"stained\" with elephant dung,<ref>Young, Alison. [https://books.google.com/books?id=-pPe2HVNb08C&pg=PA38 ''Judging the image: Art, value, law''], (pp. 38-41). Routledge: New York. {{ISBN|0-415-30184-X}}</ref><ref name=Friedlander>Friedlander, Jennifer. (2008). [https://books.google.com/books?id=Ym1ADWLrWmwC&pg=PA88 ''Feminine look: Sexuation, spectatorship, subversion''], (p. 88). SUNY Press: Albany, New York. {{ISBN|0-7914-7295-7}}</ref> Ofili's work in fact showed a carefully rendered black Madonna decorated with a resin-covered lump of elephant dung. The figure is also surrounded by small collaged images of female genitalia from pornographic magazines; these seemed from a distance to be the traditional [[cherubim]].\n\nNew York City Mayor [[Rudolph Giuliani]], who had seen the work in the catalogue but not in the show, called it \"sick stuff\" and threatened to withdraw the annual $7&nbsp;million City Hall grant from the [[Brooklyn Museum]] hosting the show, because \"You don't have a right to government subsidy for desecrating somebody else's religion.\"<ref name=storm/> [[Cardinal John O'Connor]], the [[Archbishop of New York]], said, \"one must ask if it is an attack on religion itself,\" and the president of America's biggest group of Orthodox Jews, Mandell Ganchrow, called it \"deeply offensive\".<ref name=whiff>Davies, Hugh & Fenton, Ben. (2 October 1999). Whiff of sensation hits New York. ''The Daily Telegraph''.</ref> [[William A. Donohue]], President of the [[Catholic League for Religious and Civil Rights]], said the work \"induces revulsion\".<ref name=storm/> Giuliani started a lawsuit to evict the museum, and Arnold Lehman, the museum director, filed a federal lawsuit against Giuliani for a breach of the [[First Amendment to the United States Constitution|First Amendment]].<ref name=whiff/>\n\n[[Hillary Clinton]] spoke up for the museum, as did the New York Civil Liberties Union.<ref>Nagourney, Adam. (28 September 1999). [https://www.nytimes.com/library/arts/092899brooklyn-hillary.html First Lady assails mayor over threat to museum]. '' New York Times''. Retrieved 10 April 2020.</ref> The editorial board of ''[[The New York Times]]'' said, Giuliani's stance \"promises to begin a new Ice Age in New York's cultural affairs.\"<ref name=nat>Rapp, Christopher. [http://findarticles.com/p/articles/mi_m1282/is_20_51/ai_56220691 \"Dung Deal \u2013 Brooklyn Museum of Art's \"Sensation\" exhibition\"], ''[[National Review]]'', 25 October 1999. Retrieved 17 October 2008.</ref> The paper also carried a full-page advertisement in support signed by over 100 actors, writers and artists, including [[Susan Sarandon]], [[Steve Martin]], [[Norman Mailer]], [[Arthur Miller]], [[Kurt Vonnegut]] and [[Susan Sontag]].<ref name=whiff/> Ofili, who is Roman Catholic, said, \"elephant dung in itself is quite a beautiful object.\"<ref name=whiff/>\n\nThe [[United States House of Representatives]] passed a nonbinding resolution to end federal funding for the museum on 3 October 1999, and New York City did stop funding to the Brooklyn Museum.  On 1 November, federal judge [[Nina Gershon]] ordered the City not only to restore the funding that was denied to the Museum, but also to refrain from continuing its ejectment action.  On 16 December 1999, a 72-year-old man was arrested for criminal mischief after smearing the Ofili painting with white paint, which was soon removed.<ref>{{Citation |url=http://findarticles.com/p/articles/mi_m1248/is_2_88/ai_59450150/ |magazine=Art in America |title=Vandal Attacks Ofili Madonna |date=February 2000 |accessdate=20 July 2009 |archive-url=https://web.archive.org/web/20080120055422/http://findarticles.com/p/articles/mi_m1248/is_2_88/ai_59450150/ |archive-date=20 January 2008}}</ref>\nThe museum produced a yellow stamp, saying the artworks on show \"may cause shock, vomiting, confusion, panic, euphoria and anxiety.\"<ref name=whiff/> and Ofili's painting was shown behind a Plexiglass screen, guarded by a museum attendant and an armed police officer.<ref name=nat/> Jeffrey Hogrefe, art critic for the ''[[New York Observer]]'', commented about the museum, \"They wanted to get some publicity and they got it. I think it was pretty calculated.\"<ref name=storm/> The editor-in-chief of the New York City ''[[Art & Auction]]'' magazine, Bruce Wolmer,said: \"When the row eventually fades the only smile will be on the face of Charles Saatchi, a master self-promoter.\"<ref name=whiff/>\n\n==Australia==\nThe show was scheduled to open in June 1999 at the [[National Gallery of Australia]], but was cancelled with the director, Brian Kennedy, saying that, although it was due to be funded by the Australian government, it was \"too close to the market\" since finance for the Brooklyn exhibition included $160,000 from Saatchi, who owned the work; $50,000 from [[Christie's]], who had sold work for Saatchi; and $10,000 from dealers of many of the artists.<ref name=vogeloz>Vogel, Carol. (1 December 1999). [https://query.nytimes.com/gst/fullpage.html?res=9807E5DA1E3FF932A35751C1A96F958260 Australian Museum cancels controversial art show]. ''The New York Times''. Retrieved 8 April 2020.</ref> Kennedy said he was unaware of this when he accepted the show. Saatchi's contribution, the largest single one, was not disclosed by the [[Brooklyn Museum]], until it appeared in court documents.<ref name=vogeloz/> Similarly, when the show opened in London at the Royal Academy, there had been criticisms that it would raise the value of the work.<ref name=vogeloz/>\n\n==Artists exhibited in ''Sensation''==\n===YBAs===\n{{Col-list|\n* [[Jake & Dinos Chapman]]\n* [[Adam Chodzko]]\n* [[Mat Collishaw]]\n* [[Tracey Emin]]\n* [[Marcus Harvey]]\n* [[Damien Hirst]]\n* [[Michael Landy]]\n* [[Abigail Lane]]\n* [[Sarah Lucas]]\n* [[Ron Mueck]]\n* [[Chris Ofili]]\n* [[Richard Patterson (artist)|Richard Patterson]]\n* [[Simon Patterson (artist)|Simon Patterson]]\n* [[Marc Quinn]]\n* [[Fiona Rae]]\n* [[Sam Taylor-Wood]]\n* [[Gavin Turk]]\n* [[Gillian Wearing]]\n* [[Rachel Whiteread]]\n* [[Yinka Shonibare]]\n}}\n\n===Other artists from the Saatchi collection===\n{{Col-list|\n* [[Darren Almond]]\n* [[Maurizio Anzeri]]\n* [[Richard Billingham]]\n* [[Glenn Brown (artist)|Glenn Brown]]\n* [[Simon Callery]]\n* [[Keith Coventry]]\n* [[Peter Davies (artist)|Peter Davies]]\n* [[Paul Finnegan (artist)|Paul Finnegan]]\n* [[Mark Francis (Artist)|Mark Francis]]\n* [[Alex Hartley (artist)|Alex Hartley]]\n* [[Mona Hatoum]]\n* [[Langlands & Bell]]\n* [[Martin Maloney]]\n* [[Jason Martin (artist)|Jason Martin]]\n* [[Alain Miller]]\n* [[Ron Mueck]]\n* [[Jonathan Parsons]]\n* [[Hadrian Pigott]]\n* [[James Rielly]]\n* [[Jenny Saville]]\n* [[Yinka Shonibare]]\n* [[Jane Simpson (artist)|Jane Simpson]]\n* [[Mark Wallinger]]\n* [[Cerith Wyn Evans]]\n}}\n\n==Installation photos from the Brooklyn Museum Archive==\n<gallery mode=\"packed\" heights=\"200px\">\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 3.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 1.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 2.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 4.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 5.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 7.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 17.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 8.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 9.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 10.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 11.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 12.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 6.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 13.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 14.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 15.jpg\nFile:Sensation Young British Artists from the Saatchi Collection at the Brooklyn Museum 16.jpg\n\n</gallery>\n\n==References==\n{{reflist}}\n\n==Further reading==\n* Rosenthal, Norman ''et al.'' (1998). ''Sensation: Young British Artists from the Saatchi Collection''. April 1998. Thames and Hudson: London. \n* Hirst, Damien. (2001). Damien Hirst pictures from the Saatchi Gallery. Booth-Clibborn Editions: London.\n* Rothfield, Lawrence (Ed). (2001). ''Unsettling 'Sensation': Arts-Policy from the Brooklyn Museum of Art Controversy''. Rutgers University Press.\n* Stallabrass, Julian. (2006). ''High Art Lite: British Art in the 1990s''. Verso: London and New York.\n\n==External links==\n*[http://www.artcyclopedia.com/history/sensation.html Links to the various artists involved in Sensation]\n*[http://www.zdnet.com/article/sensation-art-exhibit-goes-online/ David Bowie makes a virtual exhibition of Sensation available on his website]\n*[https://www.brooklynmuseum.org/opencollection/exhibitions/683 Brooklyn Museum Archive Record of Sensation]\n*[http://www.smb.spk-berlin.de/d/exhibition/sensation/index.html Berlin Hamburger Bahnhof Museum \u2013 website and page on the Sensation exhibition in German]\n\n{{Damien Hirst}}\n{{Young British Artists|state=collapsed}}\n\n{{DEFAULTSORT:Sensation (Exhibition}}\n[[Category:Conceptual art]]\n[[Category:Installation art]]\n[[Category:Contemporary art exhibitions]]\n[[Category:Damien Hirst]]\n[[Category:Young British Artists]]\n[[Category:Art exhibitions in London]]\n[[Category:Art exhibitions in the United States]]\n", "name_user": "Mrdnartdesign", "label": "safe", "comment": "dead link , reference cleanup", "url_page": "//en.wikipedia.org/wiki/Sensation_(art_exhibition)"}
{"title_page": "Asa Hutchinson", "text_new": "{{short description|46th Governor of Arkansas}}\n{{use mdy dates|date=July 2018}}\n{{Infobox officeholder\n|name         = Asa Hutchinson\n|image        = Asa Hutchinson 2019.jpg\n|order        = 46th [[List of governors of Arkansas|Governor of Arkansas]]\n|lieutenant   = [[Tim Griffin]]\n|term_start   = January 13, 2015\n|term_end     = \n|predecessor  = [[Mike Beebe]]\n|successor    = \n|office1      = [[United States Department of Homeland Security|Under Secretary of Homeland Security for Border and Transportation Security]]\n|president1   = [[George W. Bush]]\n|term_start1  = January 23, 2003\n|term_end1    = March 1, 2005\n|predecessor1 = Position established\n|successor1   = Randy Beardsworth (acting)<ref>{{cite web |url=https://www.joc.com/regulation-policy/beardsworth-heads-dhs-transport_20050413.html |title=Beardsworth Heads DHS Transport |website=www.joc.com |accessdate=February 19, 2018}}</ref>\n|office2      = Administrator of the <br />[[Drug Enforcement Administration]]\n|president2   = George W. Bush\n|term_start2  = August 8, 2001\n|term_end2    = January 23, 2003\n|predecessor2 = William Simpkins (acting)\n|successor2   = [[Karen Tandy]]\n|state3       = [[Arkansas]]\n|district3    = {{ushr|AR|3|3rd}}\n|term_start3  = January 3, 1997\n|term_end3    = August 6, 2001\n|predecessor3 = [[Tim Hutchinson]]\n|successor3   = [[John Boozman]]\n|office4      = Chair of the [[Republican Party of Arkansas]]\n|term_start4  = January 1, 1990\n|term_end4    = January 1, 1995\n|predecessor4 = Ken Coon\n|successor4   = [[Sheffield Nelson]]\n|office5      = [[United States Attorney]] <br />for the [[United States District Court for the Western District of Arkansas|Western District of Arkansas]]\n|president5   = [[Ronald Reagan]]\n|term_start5  = September 1, 1982\n|term_end5    = January 20, 1985\n|predecessor5 = Larry McCord\n|successor5   = Michael Fitzhugh\n|office6 = [[City Attorney]] of [[Bentonville, Arkansas]]\n|term_start6 = 1977\n|term_end6 = 1978\n|birth_name   = William Asa Hutchinson II\n|birth_date   = {{birth date and age|1950|12|3}}\n|birth_place  = [[Bentonville, Arkansas]], U.S.\n|death_date   = \n|death_place  = \n|party        = [[Republican Party (United States)|Republican]]\n|spouse       = Susan Hutchinson\n|children     = 4\n|residence    = [[Arkansas Governor's Mansion|Governor's Mansion]]\n|education    = [[Bob Jones University]] ([[Bachelor of Arts|BA]])<br />[[University of Arkansas]] ([[Juris Doctor|JD]])\n}}\n'''William Asa Hutchinson II''' (born December 3, 1950) is an American businessman, attorney, and politician serving since 2015 as the 46th [[Governor of Arkansas]]. Hutchinson is only one of four governors who refused to issue a stay-at-home order during the 2020 coronavirus pandemic and some have criticized him of placing his business interests before the lives of the residents of Arkansas. Previously he was [[United States Attorney|U.S. Attorney]] for the [[Fort Smith, Arkansas|Fort Smith]]-based Western District of [[Arkansas]], [[Congressperson|U.S. Congressman]] from the Third District of Arkansas, Administrator of the U.S. [[Drug Enforcement Administration]] (DEA), and the first Undersecretary for Border & Transportation Security at the U.S. [[Department of Homeland Security]].\n\nIn [[2006 Arkansas gubernatorial election|2006]], Hutchinson was the [[Republican Party (United States)|Republican]] nominee for governor of Arkansas, but was defeated by [[Democratic Party (United States)|Democratic]] candidate [[Mike Beebe]], the outgoing [[Attorney General of Arkansas|state attorney general]]. In [[2014 Arkansas gubernatorial election|2014]], Hutchinson was again the Republican nominee for governor, this time winning the election by defeating Democratic U.S. Representative [[Mike Ross (politician)|Mike Ross]]. He won re-election in [[2018 Arkansas gubernatorial election|2018]] with nearly two thirds of the vote.\n\n==Early life and legal career==\nHutchinson was born in [[Bentonville, Arkansas]], the son of Coral Virginia (Mount) Hutchinson (1912\u20131998) and John Malcolm Hutchinson Sr. (1907\u20131991).<ref>{{cite web|url=https://books.google.com/books?id=TllVAAAAMAAJ&q=%22Coral+Virginia+Mount%22&dq=%22Coral+Virginia+Mount%22|title=The Hutchinson family of Laurens County, South Carolina, and descendants|work=google.ca|accessdate=February 10, 2015}}</ref> He earned his bachelor's degree from [[Bob Jones University]] in South Carolina in 1972, and received his [[Juris Doctor|J.D.]] from the [[University of Arkansas School of Law]] in 1975. He practiced law in [[Fort Smith, Arkansas|Fort Smith]] for 21 years and handled more than 100 jury trials.\n\nIn 1982, Hutchinson was appointed by [[President of the United States|President]] [[Ronald Reagan]] as [[United States Attorney|U.S. Attorney]] for the [[United States District Court for the Western District of Arkansas|United States Western District of Arkansas]]. At the age of thirty-one, Hutchinson was the youngest U.S. Attorney in the nation. He made national headlines after successfully prosecuting [[The Covenant, The Sword, and The Arm of the Lord]] (CSA), a [[white supremacist]] organization founded by [[polygamist]] [[James Ellison (polygamist)|James Ellison]]. The CSA forced a three-day armed stand-off with local, state and federal law enforcement. As U.S. Attorney, Hutchinson put on a [[flak jacket]] and personally negotiated a peaceful conclusion to the stand-off.<ref>{{cite web|url=https://www.reuters.com/article/2012/12/21/usa-guns-nra-hutchinson-idUSL1E8NL91O20121221|title=U.S. gun lobby ally to lead NRA plan for armed guards at schools|work=Reuters|accessdate=February 10, 2015}}</ref>\n\nDuring his tenure as U.S. Attorney, Hutchinson was described as aggressive in his efforts to prosecute criminals.{{citation needed|date=April 2015}} Hutchinson would later be appointed to run the DEA.\n\n==Business career==\nIn early 2005, Hutchinson founded a consulting firm, Hutchinson Group, LLC, with partners Betty Guhman and Kirk Tompkins, in [[Little Rock, Arkansas|Little Rock]], and accepted a contract for a one-year position with [[Venable LLP]] in [[Washington, D.C.]], as the chair of its Homeland Security practice. Hutchinson ended his contract with [[Venable LLP]] in March 2006 to focus on his gubernatorial campaign and his consulting firm in Little Rock. In January 2007, Hutchinson rejoined Venable.<ref>[http://www.venable.com/press_releases.cfm?action=view&press_release_id=316] {{webarchive|url=https://web.archive.org/web/20071017044901/http://www.venable.com/press_releases.cfm?action=view&press_release_id=316|date=October 17, 2007}}</ref>\n\nIn June 2006, the ''[[Arkansas Democrat Gazette]]'' reported that Hutchinson's $2,800 investment in Fortress America Acquisition Corporation, a company that Hutchinson was advising, was worth over a million dollars after the company's [[initial public offering]]. The news story noted that Hutchinson was unable to touch his stock for another two years. The six founding shareholders in Fortress America, in addition to Hutchinson, included former U.S. Representative [[Tom McMillen]] of Maryland, former U.S. Senator [[Don Nickles]] of [[Oklahoma]], and a private-equity firm that had former CIA Director [[James Woolsey]] among its partners.\n\nTwo months earlier, on May 4, 2006, Hutchinson had filed a financial disclosure form, which he was required to submit as candidate for governor. The form did not list his 200,000 shares in Fortress America, which were trading at about $5 per share. \"Just totally an oversight,\" Hutchinson said when questioned by the media in June.<ref>[http://www.nwanews.com/adg/News/156878/] {{webarchive|url=https://web.archive.org/web/20060624204059/http://www.nwanews.com/adg/News/156878/|date=June 24, 2006}}</ref> He filed an amended report the next day to correct the error.<ref>[http://www.nwanews.com/adg/News/153831/] {{webarchive|url=https://web.archive.org/web/20070927235214/http://www.nwanews.com/adg/News/153831/|date=September 27, 2007}}</ref>\n\n==Political career==\n\n=== Early efforts ===\nIn 1986, Hutchinson ran against incumbent Democratic Senator (and former governor) [[Dale Bumpers]].<ref>{{Cite web|url=http://www.cnn.com/2016/01/02/politics/dale-bumpers-arkansas-governor-senator/index.html|title=Dale Bumpers dead: Former U.S. senator and Arkansas governor was 90|author=Eugene Scott|website=CNN|access-date=2017-02-13}}</ref> It was a nationally Democratic year, and Hutchinson fared worse than Bumpers' previous Senate challenger, Little Rock investment banker William P. \"Bill\" Clark, in the 1980 election.\n\nIn 1990, Hutchinson ran against [[Winston Bryant]] for Attorney General of Arkansas; he again lost, although the race was very tight.\n\nAfter losing the 1990 race, Hutchinson became the co-chairman, with [[Sheffield Nelson]], of the Arkansas Republican Party, a position he held for five years. During that period, Hutchinson was credited with helping dramatically build the GOP organization in Arkansas by leading the effort to require the state to finance polling stations, which allowed more Republican voters to get to the polls and vote.\n\nHutchinson considered a rematch with Bumpers in 1992 before he deferred to [[Mike Huckabee]], who lost to Bumpers.\n\n===U.S. House of Representatives===\n[[Image:AsaHutchinson.jpg|thumb|Asa Hutchinson's [[105th United States Congress|105th congressional]] photo]]\nIn 1992 Hutchinson's brother, [[Tim Hutchinson|Tim]], was elected to Congress in Arkansas' Third District, when veteran Republican U.S. Representative [[John Paul Hammerschmidt]] retired. In 1996, when his brother decided not to run for re-election to the House in order to seek the open Senate seat caused by the retirement of Democrat [[David Pryor]], Hutchinson ran for the seat and won.\n\nHutchinson, who had at first decided to run for an open seat in the Arkansas House of Representatives from Sebastian County, defeated Ann Henry, a long-time friend of [[Bill Clinton|Bill]] and [[Hillary Clinton]], in November 1996. Although Henry outspent Hutchinson during the campaign, the district's heavy Republican tilt and his brother Tim's presence atop the ballot helped Asa win with 55 percent of the vote\u2014to date, the last remotely competitive race in the Third District. His brother Tim also won his campaign for Senate, and served for one term, losing his re-election bid in 2002.\n\nIn 1998, Hutchinson was re-elected to the House with far less difficulty, taking 80 percent of the vote against an underfunded Democratic challenger. He was re-elected unopposed in November 2000.\n\nIn office, Hutchinson compiled a voting record as conservative as that of his brother. He led efforts to crack down on illegal drugs, particularly [[methamphetamine]]. Hutchinson also served as one of the managers (prosecutors) during the [[Impeachment of Bill Clinton|impeachment trial]] of [[President of the United States|President]] Bill Clinton in 1998. In 1999, Hutchinson was involved in the effort to reform campaign finance laws and offered an alternative proposal to the bill by [[Christopher Shays]] and [[Marty Meehan]], which he opposed on the grounds that it \"went too far\" because it attempted to ban television commercials by legal third-party organizations. Hutchinson did support the bill by [[John McCain]] and [[Russ Feingold]] in the Senate.<ref>{{cite news|author=Tapper, Jake |url=http://www.salon.com/news/feature/1999/10/12/hutchinson/print.html |title=The conversion of Asa Hutchinson |work=Salon |date=1999-10-12 |accessdate=2013-12-31 |url-status=dead |archiveurl=https://web.archive.org/web/20090114081201/http://www.salon.com/news/feature/1999/10/12/hutchinson/print.html |archivedate=2009-01-14 }}{{better source|reason=Neutral source needed.|date=October 2016}}</ref>\n\nHutchinson attempted, unsuccessfully, to modify the civil asset forfeiture reform bill that sought to prevent police abuse of its power to seize private property on mere suspicion of being linked to any criminal investigation. His amendment, allegedly, would have empowered the police to continue profiting from drug money.<ref>{{cite web|author=NDSN |url=http://www.ndsn.org/summer99/fort1.html |title=US House Approves Civil Forfeiture Reform Bill |publisher=National Drug Strategy Network |date=Summer 1999 |accessdate=2013-12-31}}</ref>\n\n===Drug Enforcement Administration===\n[[File:AsaHutchinson.JPG|thumb|Hutchinson as Undersecretary for Border and Transportation Security]]\n[[File:Frank Wolf and Asa Hutchinson tour a DEA drug testing facility in Northern Virginia.jpg|thumb|right|Hutchinson and [[United States Congressman]] [[Frank Wolf (politician)|Frank Wolf]] tour a DEA drug testing facility in Northern Virginia in 2001]]\nIn 2001, at the beginning of the [[George W. Bush Administration|George W. Bush administration]], Hutchinson was appointed Administrator of the [[Drug Enforcement Administration]] (DEA). ''[[Washington Post]]'' columnist [[David Broder]] praised Hutchinson's appointment, writing: \"The high esteem in which former Rep. Asa Hutchinson of Arkansas is held by his colleagues was demonstrated by the 98\u20131 Senate vote confirming him last month as the new director of the Drug Enforcement Administration. Even more telling was the fact that Rep. [[John Conyers]] of [[Michigan]], the senior Democrat on the [[House Judiciary Committee]] and an ardent opponent of the impeachment of President Clinton, appeared at the Senate Judiciary Committee hearing to praise Hutchinson, who had been one of the Republican House managers presenting the case against Clinton to the full Senate. In his 4 1/2 years in the House, Hutchinson, a former U.S. Attorney, earned an estimable reputation as a thoughtful conservative and, as [[Liberalism|liberals]] like Conyers and [[Senate Judiciary Committee]] Chairman [[Patrick Leahy]] of [[Vermont]] affirmed, as a fair-minded advocate.\"<ref>{{cite web|url=http://www.oakridger.com/stories/082701/opE_0827010021.html|archiveurl=https://archive.today/20070629143719/http://www.oakridger.com/stories/082701/opE_0827010021.html|url-status=dead|title=The Oak Ridger Online - Opinion - David Broder: A needed debate on U.\u2026|date=June 29, 2007|archivedate=June 29, 2007|publisher=|accessdate=February 19, 2018}}</ref>\n\nDuring his tenure at the DEA, Hutchinson led a re-evaluation of the DEA's mission and resources, concluding that too many resources were focused on 1980s-era drug enforcement priorities. Hutchinson called greater attention to newly emergent drug threats such as [[methamphetamine]] in rural America, [[Ecstasy (drug)|ecstasy]] among youth, and predatory drugs (also known as [[date rape drug]]s). He also lobbied for greater investments in prevention and treatment. He particularly focused on using drug treatment courts as a way to help non-violent drug offenders beat addiction.\n\nThe official position of the DEA during Hutchinson's two-year tenure was opposition to medical marijuana, and the DEA raided numerous medical marijuana establishments during that time. But in 2011 Hutchinson supported the right to use medical marijuana in a debate at the University of Arkansas when he said \"I think that if there is a medical need and the doctors say you need a particular substance \u2014 whether it is Marinol or marijuana or whatever \u2014 if the doctor or medical community says that, then patients ought to be able to get that.\"<ref>{{cite web|url=http://www.theweedblog.com/did-bush-era-dea-head-endorse-medical-marijuana/ |title=Did Bush-Era DEA Head Endorse Medical Marijuana? |publisher=The Weed Blog |date=2013-06-13 |accessdate=2013-12-31}}</ref>\n\n=== Department of Homeland Security ===\nAfter the [[September 11 attacks]], Congress created the [[Department of Homeland Security]] (DHS). President [[George W. Bush]] tapped Hutchinson to lead the Border and Transportation Security Directorate, the largest division of the DHS, with more than 110,000 employees. Hutchinson was confirmed by [[unanimous consent]] by the Senate on January 23, 2003. Later, during his campaign for Governor of Arkansas, Hutchinson's opponent attempted to portray him as mishandling immigration issues. Hutchinson's critics particularly focused on his efforts to limit the [[United States Border Patrol|Border Patrol]] to stopping illegal immigrants from crossing the border, while giving [[Immigration and Customs Enforcement]] agents sole responsibility for removing aliens already in the country.{{Citation needed|date=January 2012}}\n\nWhile serving as Undersecretary for Border and Transportation Security in the [[Presidency of George W. Bush|Bush Administration]], Hutchinson supported Bush's proposals to provide more job opportunities for illegal aliens without criminal records, while tightening security on the border. In September 2004, he said: \"Eliminating the fear of [[deportation]] will be an incentive.\" In his written response to Senate questions, Hutchinson also said \"Undocumented aliens will tell you they often have trouble sleeping at night, and leaving for work each day, not knowing if they will make it home at the end of the day.\" Hutchinson also said that Americans are not willing to put in the resources that would be required to remove the estimated 12 million or more population of illegal immigrants.<ref>{{cite news|url=http://www.washtimes.com/national/20040810-123433-8727r.htm |title=Immigration plan envisions 'incentives' to illegal aliens |newspaper=Washington Times |date=2004-08-10 |accessdate=2013-12-31}}</ref> In that same testimony, Hutchinson emphasized that any debate over immigration reform must start first with enforcement of immigration laws and border security, asserting, \"You have to start with the proposition that in order to be effective in the war against terrorism our nation must be able to secure its borders.\"<ref name=\"kyl.senate.gov\">[http://kyl.senate.gov/legis_center/subdocs/051705_hutchinson.pdf] {{webarchive|url=https://web.archive.org/web/20070725205306/http://kyl.senate.gov/legis_center/subdocs/051705_hutchinson.pdf|date=July 25, 2007}}</ref>\n\nHutchinson was also careful to temper his support for Bush's Temporary Worker Proposal with a call for strengthening security first. In his testimony, he asserted:\n\n{{quote|The necessary elements to tackle this enormous problem [of illegal immigration] effectively are: (1) Increasing the funding of technology and security personnel along the border, (2) Making it more difficult for illegal aliens to get jobs in this country, and (3) providing a workable and practical means for migrant workers to meet the job needs in this country when those jobs cannot be filled otherwise. When, and only when, these security measures are established then it is appropriate to begin a conversation on providing a temporary legal status to the eight million illegal workers already in this country. It is a significant security vulnerability to allow such a large population live and work anonymously in our communities, with no legal identities or other common connections to society. It is, in fact, a [[terrorist]]'s dream. Moreover, any legal status should be a temporary work permit with a point of return to the alien's home country.\"<ref name=\"kyl.senate.gov\" />\n}}\n\nHutchinson left office as Undersecretary on March 1, 2005.<ref>{{cite web|url=https://gcn.com/articles/2005/04/14/whos-at-home-for-dhs.aspx|title=Who's at home for DHS -- GCN|website=GCN|accessdate=February 19, 2018}}</ref>\n\n===Private Organization Task Forces ===\n====The Constitution Project's Guantanamo Task Force====\nHutchinson agreed to serve on [[The Constitution Project's Guantanamo Task Force]] in December 2010.<ref name=\"TcpGtfMembers2010-12-17\">{{cite news| url=http://www.constitutionproject.org/pdf/TF_Members_Dec%20132010.pdf| title= Task Force members| publisher= [[The Constitution Project]]| date=December 17, 2010| author=| archiveurl=https://web.archive.org/web/20110725192624/http://www.constitutionproject.org/pdf/TF_Members_Dec%20132010.pdf| archivedate = 2011-07-25| url-status=live| accessdate = February 19, 2017| page=| quote=}}</ref><ref name=\"TcpPressRelease2010-12-17\">{{cite news| url= http://www.constitutionproject.org/| title= Task Force on Detainee Treatment Launched| publisher= [[The Constitution Project]]| date= 2010-12-17| author=| archiveurl = https://web.archive.org/web/20101215120344/http://constitutionproject.org/| archivedate = 2010-12-15| url-status=live| page=| quote=}}</ref><ref name=\"WallStreetJournal2010-12-17\">{{cite news| url= https://www.wsj.com/articles/APc6cee95477334766afca698cfc3a3611| title = Think tank plans study of how US treats detainees| newspaper= Wall Street Journal| date= 2010-12-17| archiveurl= https://archive.today/20101219013031/http://online.wsj.com/article/APc6cee95477334766afca698cfc3a3611.html| archivedate = 2010-12-19| url-status=dead| quote= Former FBI Director William Sessions, former Arkansas U.S. Rep. Asa Hutchinson, a retired Army general and a retired appeals court judge in Washington are among 11 people selected for a task force that will meet for the first time in early January, said Virginia Sloan, a lawyer and president of The Constitution Project.}}</ref> He told the ''[[Associated Press]]'' he agreed to join the task force because he believed it was \"something important for our national security and our war on terrorism.\"\n\n====NRA \"National School Shield Initiative\" Task Force====\nIn the wake of [[Sandy Hook Elementary School shooting|the shooting at Sandy Hook Elementary School]], the [[National Rifle Association]] (NRA) assembled a task force of experts in homeland security, law enforcement training, and school safety to review school security standards in select areas of the country. The stated goal of the task force was to come up with a comprehensive plan to address the safety of children in schools and to prevent such shootings in the future. Hutchinson served as the leader of the task force.\n\nOn April 2, 2013, Hutchinson presented the National School Shield plan during a news conference at the [[National Press Club (United States)|National Press Club.]]<ref>[http://www.cbsnews.com/8301-250_162-57577496/nra-school-safety-plan-calls-for-trained-armed-school-staff/ NRA \"school safety\" plan calls for trained, armed school staff]. CBS News. Published: April 2, 2013.</ref><ref>[http://hosted2.ap.org/CAANR/162267dc0689421dbbd940e1d89c4eeb/Article_2013-04-02-US-Gun-Control/id-d477ffbf02b04a85875851eb4882109f TITLE]. Associated Press (via Orange County Register). Published: April 2, 2013.</ref>\n\nOn that same day, he appeared on [[MSNBC]]'s ''The Last Word with [[Lawrence O'Donnell]]'' to discuss the National School Shield plan.<ref>[http://thebigslice.org/lawrence-odonnell-prosecutes-nra-spokesperson-asa-hutchinson-to-the-hilt-video/ Lawrence O'Donnell Prosecutes NRA Spokesperson Asa Hutchinson To The Hilt (VIDEO)] {{webarchive|url=https://web.archive.org/web/20130406073946/http://thebigslice.org/lawrence-odonnell-prosecutes-nra-spokesperson-asa-hutchinson-to-the-hilt-video/ |date=2013-04-06 }}. The Big Slice. Published: April 2, 2013.</ref>\n\n==Governor of Arkansas==\n{{expand section|reason=Please add his accomplishments and other events as governor|date=March 2015}}\n\n===2006 election===\n{{main|2006 Arkansas gubernatorial election}}\n[[File:Asa-Monticello (277523700).jpg|thumb|Hutchinson campaigning for governor in 2006]]\nShortly after his return to Arkansas, Hutchinson announced his intention to run for governor in 2006. Initially, Hutchinson was to face three-term Lieutenant Governor [[Winthrop Paul Rockefeller]], who was favored in most pre-election polls, in the Republican primary. However, Rockefeller's withdrawal and death from a blood disorder in early 2006 led to Hutchinson winning the primary. He was defeated in the general election by the Democratic candidate, then-[[Arkansas Attorney General]] [[Mike Beebe]].\n\n===2014 election===\n{{main|2014 Arkansas gubernatorial election}}\nHutchinson was a Republican candidate for [[2014 Arkansas gubernatorial election|governor of Arkansas]] in 2014. He was supported by [[Speaker of the Arkansas House of Representatives|House Speaker]] [[Davy Carter]].<ref>{{cite web |url=http://www.arktimes.com/ArkansasBlog/archives/2013/05/17/davy-carter-wont-make-race-for-governor|title=Davy Carter won't make race for governor|date=May 17, 2013|work=[[Arkansas Times]]|first=Max|last=Brantley |accessdate=July 8, 2013}}</ref> On November 4, 2014, he defeated Democratic gubernatorial nominee [[Mike Ross (politician)|Mike Ross]] in the general election.\n\n===2018 election===\n{{main|2018 Arkansas gubernatorial election}}\nHutchinson won re-election on November 6, 2018.\n\n===Tenure===\n[[File:20170507-OSEC-MMR-ARKANSAS-0326 (34404669951).jpg|thumb|right|Hutchinson greeting [[United States Secretary of Agriculture|Secretary of Agriculture]] [[Sonny Perdue]] in 2017]]\nHutchinson assumed office as governor on January 13, 2015.\n\nOn November 16, 2015, the governor said that he would block all Syrian refugees from entering the state in response to the [[November 2015 Paris attacks]].<ref>{{cite web|last1=Hutchinson|first1=Asa|title=Twitter|url=https://twitter.com/AsaHutchinson?ref_src=twsrc%5Egoogle%7Ctwcamp%5Eserp%7Ctwgr%5Eauthor|website=Twitter|access-date=November 16, 2015}}</ref>\n\nMeeting with stays from the court system, Hutchinson approved a condensed schedule for the execution of eight men in eleven days because the expiration date of his state's supply of one of the drugs used in Arkansas's lethal cocktail, [[midazolam]], was the end of April 2017. Arkansas had not executed any prisoners since 2005.<ref>{{cite news|url=https://www.npr.org/sections/thetwo-way/2017/04/14/523948641/courts-block-7-executions-set-for-11-day-span-in-arkansas|title=Federal Court Blocks 7 Executions Set For 11-Day Span In Arkansas|date=April 14, 2017|author=Dwyer, Colin|publisher=NPR|access-date=April 15, 2017}}</ref>\n\nAs Governor, Hutchinson implemented work requirements for Medicaid enrollees. As a result, by December 2018, almost 17,000 Arkansans had lost their Medicaid health insurance, with reapplication available in the new calendar year.<ref>{{Cite web|url=https://www.arktimes.com/ArkansasBlog/archives/2018/12/17/work-rule-ends-medicaid-coverage-for-4600-more-arkansans-in-december|title=Update: Work requirement ends Medicaid coverage for 4,600 more Arkansans in December|last=Hardy|first=Benjamin|website=Arkansas Times|access-date=December 18, 2018|date=December 17, 2018}}</ref>\n\nIn February 2019, Hutchinson signed a bill into law that would criminalize abortion in the event ''[[Roe v. Wade]]'' is overturned.<ref>{{cite news | last1=Gstalter | first1=Morgan | title=Arkansas governor signs 'trigger' abortion ban bill | url=https://thehill.com/homenews/state-watch/430695-arkansas-governor-signs-trigger-abortion-ban-bill | date=February 19, 2019 | newspaper=[[The Hill (newspaper)|The Hill]] | accessdate=February 20, 2019}}</ref>\n\n==Family==\nAsa Hutchinson's older brother, [[Tim Hutchinson|Tim]], preceded him as [[United States House of Representatives|U.S. Representative]] from Arkansas's 3rd congressional district and served one term as a [[United States Senate|United States Senator]] from [[Arkansas]] from 1997\u20132003, being defeated for a second term by then-[[Arkansas Attorney General]] [[Mark Pryor]], a [[Democratic Party (United States)|Democrat]], in 2002. Asa and Tim Hutchinson are both graduates of [[Bob Jones University]] in [[Greenville, South Carolina]] with Asa, Class of 1972. His identical twin nephews, [[Jeremy Hutchinson (politician)|Jeremy]] and [[Timothy Chad Hutchinson]], sons of Tim Hutchinson, were the first twins to serve alongside each other in the [[Arkansas General Assembly]], both as members of the [[Arkansas House of Representatives|House of Representatives]]. Hutchinson is the brother-in-law of former [[Arkansas State Senate|Arkansas state Senator]] [[Kim Hendren]] who in 1958 married Hutchinson's sister, Marylea Hutchinson. Arkansas District 2 State Senator [[Jim Hendren]] of [[Sulphur Springs, Benton County, Arkansas|Sulphur Springs]] is Hutchinson's nephew.<ref>{{cite web|url=http://www.ourcampaigns.com/CandidateDetail.html?CandidateID=26605|title=Hendren, Jim Paul|publisher=ourcampaigns.com|accessdate=November 29, 2013}}</ref> Asa Hutchinson's son, Asa Hutchinson III has been arrested multiple times for driving offenses to include arrests in 2019, 2018 and 2016\u00a0for DWI and an arrest for possession of a controlled substance at a music festival in 2016.<ref>{{cite news |url=https://5newsonline.com/2019/05/18/gov-hutchinsons-son-arrested-for-dui/ |title=Gov. Hutchinson's Son Arrested For DUI |date=May 19, 2019 |publisher=[[KFSM-TV]] |access-date=June 25, 2019 }}</ref>\n\n== Electoral history ==\n{{Election box begin no change\n| title = 2014 Republican primary results<ref name=2014primaryresults>{{cite web|url=http://results.enr.clarityelections.com/AR/51266/130771/en/summary.html |title=2014 Arkansas Preferential Primary Elections and Nonpartisan Election May 20, 2014 |publisher=Arkansas Secretary of State |accessdate=June 4, 2014}}</ref>\n}}\n{{Election box winning candidate with party link no change\n| candidate = Asa Hutchinson\n| party = Republican Party (United States)\n| votes = 130,752\n| percentage = 72.95\n}}\n{{Election box candidate with party link no change\n| candidate = Curtis Coleman\n| party = Republican Party (United States)\n| votes = 48,473\n| percentage = 27.05\n}}\n{{Election box total no change\n| votes = 179,225\n| percentage = 100\n}}\n{{Election box end}}\n\n{{Election box begin| title=2014 Arkansas gubernatorial election<ref>{{cite web|url=http://results.enr.clarityelections.com/AR/53237/149537/Web01/en/summary.html |title=November 4, 2014 General election and nonpartisan runoff election Official results|publisher=Arkansas Secretary of State |accessdate=November 23, 2014}}</ref>}}\n{{Election box winning candidate with party link\n  |party      = Republican Party (United States)\n  |candidate  = Asa Hutchinson\n  |votes      = 470,429\n  |percentage = 55.44%\n  |change     = +21.81%\n  }}\n{{Election box candidate with party link\n  |party      = Democratic Party (United States)\n  |candidate  = Mike Ross\n  |votes      = 352,115\n  |percentage = 41.49%\n  |change     = -22.93%\n  }}\n{{Election box candidate with party link\n  |party      = Libertarian Party (United States)\n  |candidate  = Frank Gilbert\n  |votes      = 16,319\n  |percentage = 1.92%\n  |change     = N/A\n  }}\n{{Election box candidate with party link\n  |party      = Green Party (United States)\n  |candidate  = Josh Drake\n  |votes      = 9,729\n  |percentage = 1.15%\n  |change     = -0.71%\n  }}\n{{Election box total\n  | votes ='''848,592'''\n  | percentage = '''100.0%'''\n  | change = N/A\n}}\n{{Election box gain with party link no swing\n  |winner     = Republican Party (United States)\n  |loser      = Democratic Party (United States)\n}}\n{{Election box end}}\n\n{{Election box begin no change|title=2018 Republican primary results}}{{Election box winning candidate with party link no change|party=Republican Party (United States)|candidate=Asa Hutchinson (incumbent)|votes=145,251|percentage=69.7}}{{Election box candidate with party link no change|party=Republican Party (United States)|candidate=Jan Morgan|votes=63,009|percentage=30.3}}{{Election box total no change|votes=208,260|percentage=100.0}}{{Election box end}}\n\n{{Election box begin| title=2018 Arkansas gubernatorial election}}\n{{Election box winning candidate with party link\n  |party      = Republican Party (United States)\n  |candidate  = Asa Hutchinson (incumbent)\n  |votes      = 582,406\n  |percentage = 65.33%\n|change = +9.89%\n  }}\n{{Election box candidate with party link\n  |party      = Democratic Party (United States)\n  |candidate  = Jared Henderson\n  |votes      = 283,218\n  |percentage = 31.77%\n|change = -9.72%\n  }}\n{{Election box candidate with party link\n  |party      = Libertarian Party (United States)\n  |candidate  = Mark West\n  |votes      = 25,885\n  |percentage = 2.90%\n|change = +0.98%\n  }}\n{{Election box total\n  | votes = '''891,509'''\n  | percentage = '''100.0%'''\n|change = N/A\n}}\n{{Election box hold with party link no swing\n| winner = Republican Party (United States)\n}}\n{{Election box end}}\n\n==See also==\n*[[2020 coronavirus pandemic in Arkansas]]\n\n==References==\n{{reflist|33em}}\n\n==External links==\n{{commons category|Asa Hutchinson}}\n* [https://governor.arkansas.gov/ Governor Asa Hutchinson] official government site\n* {{Curlie|Regional/North_America/United_States/Arkansas/Government/Federal/US_House_of_Representatives/Former_Members/Asa_Hutchinson}}\n* {{C-SPAN|Asa Hutchinson 02}}\n{{CongLinks | congbio = H001014 }}\n\n{{s-start}}\n{{s-ppo}}\n{{s-bef|before=[[Bill Clark (Arkansas politician)|Bill Clark]]}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[United States Senator|U.S. Senator]] from [[Arkansas]]<br>([[Classes of United States Senators|Class 3]])|years=[[1986 United States Senate election in Arkansas|1986]]}}\n{{s-aft|after=[[Mike Huckabee]]}}\n|-\n{{s-bef|before=Mike Huckabee}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[List of Governors of Arkansas|Governor of Arkansas]]|years=[[2006 Arkansas gubernatorial election|2006]]}}\n{{s-aft|after=Jim Keet}}\n|-\n{{s-bef|before=[[Jim Keet]]}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[List of Governors of Arkansas|Governor of Arkansas]]|years=[[2014 Arkansas gubernatorial election|2014]], [[2018 Arkansas gubernatorial election|2018]]}}\n{{s-inc|recent}}\n|-\n{{s-par|us-hs}}\n{{s-bef|before=[[Tim Hutchinson]]}}\n{{s-ttl|title=Member of the [[List of United States Representatives from Arkansas|U.S. House of Representatives]]<br>from [[Arkansas's 3rd congressional district]]|years=1997\u20132001}}\n{{s-aft|after=[[John Boozman]]}}\n|-\n{{s-off}}\n{{s-bef|before=[[William Simpkins]]<br>{{small|Acting}}}}\n{{s-ttl|title=Administrator of the [[Drug Enforcement Administration]]|years=2001\u20132003}}\n{{s-aft|after=[[Karen Tandy]]}}\n|-\n{{s-bef|before=[[Mike Beebe]]}}\n{{s-ttl|title=[[List of Governors of Arkansas|Governor of Arkansas]]|years=2015\u2013present}}\n{{s-inc}}\n|-\n{{s-prec|usa}}\n{{s-bef|rows=2|before={{Incumbent VPOTUS}}|as=[[Vice President of the United States|Vice President]]}}\n{{s-ttl|rows=2|title=[[United States order of precedence|Order of Precedence of the United States]]|years=Within Arkansas}}\n{{s-aft|after=Mayor of city<br>in which event is held}}\n|-\n{{s-aft|after=Otherwise {{Incumbent U.S. House Speaker}}<br>{{nowrap|''as [[Speaker of the United States House of Representatives|Speaker of the U.S. House of Representatives]]''}}}}\n|-\n{{s-bef|before=[[Mike Parson]]|as=[[List of Governors of Missouri|Governor of Missouri]]}}\n{{s-ttl|title=[[United States order of precedence|Order of Precedence of the United States]]|years=Outside Arkansas}}\n{{s-aft|after=[[Gretchen Whitmer]]|as=[[Governor of Michigan]]}}\n{{s-end}}\n\n{{Governors of Arkansas}}\n{{Current U.S. governors}}\n{{Current Arkansas statewide political officials}}\n{{U.S. Arkansas Representatives}}\n{{Authority control}}\n\n{{DEFAULTSORT:Hutchinson, Asa}}\n[[Category:1950 births]]\n[[Category:20th-century American lawyers]]\n[[Category:20th-century American politicians]]\n[[Category:21st-century American politicians]]\n[[Category:Arkansas lawyers]]\n[[Category:Arkansas Republican state chairmen]]\n[[Category:Arkansas Republicans]]\n[[Category:Baptists from Arkansas]]\n[[Category:Bob Jones University alumni]]\n[[Category:Constitution Project]]\n[[Category:Drug Enforcement Administration Administrators]]\n[[Category:Governors of Arkansas]]\n[[Category:Hutchinson family]]\n[[Category:Living people]]\n[[Category:Members of the United States House of Representatives from Arkansas]]\n[[Category:People from Bentonville, Arkansas]]\n[[Category:Politicians from Fort Smith, Arkansas]]\n[[Category:Republican Party members of the United States House of Representatives]]\n[[Category:Republican Party state governors of the United States]]\n[[Category:United States Attorneys for the Western District of Arkansas]]\n[[Category:United States Department of Homeland Security officials]]\n[[Category:University of Arkansas people]]\n", "text_old": "{{short description|46th Governor of Arkansas}}\n{{use mdy dates|date=July 2018}}\n{{Infobox officeholder\n|name         = Asa Hutchinson\n|image        = Asa Hutchinson 2019.jpg\n|order        = 46th [[List of governors of Arkansas|Governor of Arkansas]]\n|lieutenant   = [[Tim Griffin]]\n|term_start   = January 13, 2015\n|term_end     = \n|predecessor  = [[Mike Beebe]]\n|successor    = \n|office1      = [[United States Department of Homeland Security|Under Secretary of Homeland Security for Border and Transportation Security]]\n|president1   = [[George W. Bush]]\n|term_start1  = January 23, 2003\n|term_end1    = March 1, 2005\n|predecessor1 = Position established\n|successor1   = Randy Beardsworth (acting)<ref>{{cite web |url=https://www.joc.com/regulation-policy/beardsworth-heads-dhs-transport_20050413.html |title=Beardsworth Heads DHS Transport |website=www.joc.com |accessdate=February 19, 2018}}</ref>\n|office2      = Administrator of the <br />[[Drug Enforcement Administration]]\n|president2   = George W. Bush\n|term_start2  = August 8, 2001\n|term_end2    = January 23, 2003\n|predecessor2 = William Simpkins (acting)\n|successor2   = [[Karen Tandy]]\n|state3       = [[Arkansas]]\n|district3    = {{ushr|AR|3|3rd}}\n|term_start3  = January 3, 1997\n|term_end3    = August 6, 2001\n|predecessor3 = [[Tim Hutchinson]]\n|successor3   = [[John Boozman]]\n|office4      = Chair of the [[Republican Party of Arkansas]]\n|term_start4  = January 1, 1990\n|term_end4    = January 1, 1995\n|predecessor4 = Ken Coon\n|successor4   = [[Sheffield Nelson]]\n|office5      = [[United States Attorney]] <br />for the [[United States District Court for the Western District of Arkansas|Western District of Arkansas]]\n|president5   = [[Ronald Reagan]]\n|term_start5  = September 1, 1982\n|term_end5    = January 20, 1985\n|predecessor5 = Larry McCord\n|successor5   = Michael Fitzhugh\n|office6 = [[City Attorney]] of [[Bentonville, Arkansas]]\n|term_start6 = 1977\n|term_end6 = 1978\n|birth_name   = William Asa Hutchinson II\n|birth_date   = {{birth date and age|1950|12|3}}\n|birth_place  = [[Bentonville, Arkansas]], U.S.\n|death_date   = \n|death_place  = \n|party        = [[Republican Party (United States)|Republican]]\n|spouse       = Susan Hutchinson\n|children     = 4\n|residence    = [[Arkansas Governor's Mansion|Governor's Mansion]]\n|education    = [[Bob Jones University]] ([[Bachelor of Arts|BA]])<br />[[University of Arkansas]] ([[Juris Doctor|JD]])\n}}\n'''William Asa Hutchinson II''' (born December 3, 1950) is an American businessman, attorney, and politician, serving since 2015 as the 46th [[Governor of Arkansas]]. Previously he was [[United States Attorney|U.S. Attorney]] for the [[Fort Smith, Arkansas|Fort Smith]]-based Western District of [[Arkansas]], [[Congressperson|U.S. Congressman]] from the Third District of Arkansas, Administrator of the U.S. [[Drug Enforcement Administration]] (DEA), and the first Undersecretary for Border & Transportation Security at the U.S. [[Department of Homeland Security]].\n\nIn [[2006 Arkansas gubernatorial election|2006]], Hutchinson was the [[Republican Party (United States)|Republican]] nominee for governor of Arkansas, but was defeated by [[Democratic Party (United States)|Democratic]] candidate [[Mike Beebe]], the outgoing [[Attorney General of Arkansas|state attorney general]]. In [[2014 Arkansas gubernatorial election|2014]], Hutchinson was again the Republican nominee for governor, this time winning the election by defeating Democratic U.S. Representative [[Mike Ross (politician)|Mike Ross]]. He won re-election in [[2018 Arkansas gubernatorial election|2018]] with nearly two thirds of the vote.\n\n==Early life and legal career==\nHutchinson was born in [[Bentonville, Arkansas]], the son of Coral Virginia (Mount) Hutchinson (1912\u20131998) and John Malcolm Hutchinson Sr. (1907\u20131991).<ref>{{cite web|url=https://books.google.com/books?id=TllVAAAAMAAJ&q=%22Coral+Virginia+Mount%22&dq=%22Coral+Virginia+Mount%22|title=The Hutchinson family of Laurens County, South Carolina, and descendants|work=google.ca|accessdate=February 10, 2015}}</ref> He earned his bachelor's degree from [[Bob Jones University]] in South Carolina in 1972, and received his [[Juris Doctor|J.D.]] from the [[University of Arkansas School of Law]] in 1975. He practiced law in [[Fort Smith, Arkansas|Fort Smith]] for 21 years and handled more than 100 jury trials.\n\nIn 1982, Hutchinson was appointed by [[President of the United States|President]] [[Ronald Reagan]] as [[United States Attorney|U.S. Attorney]] for the [[United States District Court for the Western District of Arkansas|United States Western District of Arkansas]]. At the age of thirty-one, Hutchinson was the youngest U.S. Attorney in the nation. He made national headlines after successfully prosecuting [[The Covenant, The Sword, and The Arm of the Lord]] (CSA), a [[white supremacist]] organization founded by [[polygamist]] [[James Ellison (polygamist)|James Ellison]]. The CSA forced a three-day armed stand-off with local, state and federal law enforcement. As U.S. Attorney, Hutchinson put on a [[flak jacket]] and personally negotiated a peaceful conclusion to the stand-off.<ref>{{cite web|url=https://www.reuters.com/article/2012/12/21/usa-guns-nra-hutchinson-idUSL1E8NL91O20121221|title=U.S. gun lobby ally to lead NRA plan for armed guards at schools|work=Reuters|accessdate=February 10, 2015}}</ref>\n\nDuring his tenure as U.S. Attorney, Hutchinson was described as aggressive in his efforts to prosecute criminals.{{citation needed|date=April 2015}} Hutchinson would later be appointed to run the DEA.\n\n==Business career==\nIn early 2005, Hutchinson founded a consulting firm, Hutchinson Group, LLC, with partners Betty Guhman and Kirk Tompkins, in [[Little Rock, Arkansas|Little Rock]], and accepted a contract for a one-year position with [[Venable LLP]] in [[Washington, D.C.]], as the chair of its Homeland Security practice. Hutchinson ended his contract with [[Venable LLP]] in March 2006 to focus on his gubernatorial campaign and his consulting firm in Little Rock. In January 2007, Hutchinson rejoined Venable.<ref>[http://www.venable.com/press_releases.cfm?action=view&press_release_id=316] {{webarchive|url=https://web.archive.org/web/20071017044901/http://www.venable.com/press_releases.cfm?action=view&press_release_id=316|date=October 17, 2007}}</ref>\n\nIn June 2006, the ''[[Arkansas Democrat Gazette]]'' reported that Hutchinson's $2,800 investment in Fortress America Acquisition Corporation, a company that Hutchinson was advising, was worth over a million dollars after the company's [[initial public offering]]. The news story noted that Hutchinson was unable to touch his stock for another two years. The six founding shareholders in Fortress America, in addition to Hutchinson, included former U.S. Representative [[Tom McMillen]] of Maryland, former U.S. Senator [[Don Nickles]] of [[Oklahoma]], and a private-equity firm that had former CIA Director [[James Woolsey]] among its partners.\n\nTwo months earlier, on May 4, 2006, Hutchinson had filed a financial disclosure form, which he was required to submit as candidate for governor. The form did not list his 200,000 shares in Fortress America, which were trading at about $5 per share. \"Just totally an oversight,\" Hutchinson said when questioned by the media in June.<ref>[http://www.nwanews.com/adg/News/156878/] {{webarchive|url=https://web.archive.org/web/20060624204059/http://www.nwanews.com/adg/News/156878/|date=June 24, 2006}}</ref> He filed an amended report the next day to correct the error.<ref>[http://www.nwanews.com/adg/News/153831/] {{webarchive|url=https://web.archive.org/web/20070927235214/http://www.nwanews.com/adg/News/153831/|date=September 27, 2007}}</ref>\n\n==Political career==\n\n=== Early efforts ===\nIn 1986, Hutchinson ran against incumbent Democratic Senator (and former governor) [[Dale Bumpers]].<ref>{{Cite web|url=http://www.cnn.com/2016/01/02/politics/dale-bumpers-arkansas-governor-senator/index.html|title=Dale Bumpers dead: Former U.S. senator and Arkansas governor was 90|author=Eugene Scott|website=CNN|access-date=2017-02-13}}</ref> It was a nationally Democratic year, and Hutchinson fared worse than Bumpers' previous Senate challenger, Little Rock investment banker William P. \"Bill\" Clark, in the 1980 election.\n\nIn 1990, Hutchinson ran against [[Winston Bryant]] for Attorney General of Arkansas; he again lost, although the race was very tight.\n\nAfter losing the 1990 race, Hutchinson became the co-chairman, with [[Sheffield Nelson]], of the Arkansas Republican Party, a position he held for five years. During that period, Hutchinson was credited with helping dramatically build the GOP organization in Arkansas by leading the effort to require the state to finance polling stations, which allowed more Republican voters to get to the polls and vote.\n\nHutchinson considered a rematch with Bumpers in 1992 before he deferred to [[Mike Huckabee]], who lost to Bumpers.\n\n===U.S. House of Representatives===\n[[Image:AsaHutchinson.jpg|thumb|Asa Hutchinson's [[105th United States Congress|105th congressional]] photo]]\nIn 1992 Hutchinson's brother, [[Tim Hutchinson|Tim]], was elected to Congress in Arkansas' Third District, when veteran Republican U.S. Representative [[John Paul Hammerschmidt]] retired. In 1996, when his brother decided not to run for re-election to the House in order to seek the open Senate seat caused by the retirement of Democrat [[David Pryor]], Hutchinson ran for the seat and won.\n\nHutchinson, who had at first decided to run for an open seat in the Arkansas House of Representatives from Sebastian County, defeated Ann Henry, a long-time friend of [[Bill Clinton|Bill]] and [[Hillary Clinton]], in November 1996. Although Henry outspent Hutchinson during the campaign, the district's heavy Republican tilt and his brother Tim's presence atop the ballot helped Asa win with 55 percent of the vote\u2014to date, the last remotely competitive race in the Third District. His brother Tim also won his campaign for Senate, and served for one term, losing his re-election bid in 2002.\n\nIn 1998, Hutchinson was re-elected to the House with far less difficulty, taking 80 percent of the vote against an underfunded Democratic challenger. He was re-elected unopposed in November 2000.\n\nIn office, Hutchinson compiled a voting record as conservative as that of his brother. He led efforts to crack down on illegal drugs, particularly [[methamphetamine]]. Hutchinson also served as one of the managers (prosecutors) during the [[Impeachment of Bill Clinton|impeachment trial]] of [[President of the United States|President]] Bill Clinton in 1998. In 1999, Hutchinson was involved in the effort to reform campaign finance laws and offered an alternative proposal to the bill by [[Christopher Shays]] and [[Marty Meehan]], which he opposed on the grounds that it \"went too far\" because it attempted to ban television commercials by legal third-party organizations. Hutchinson did support the bill by [[John McCain]] and [[Russ Feingold]] in the Senate.<ref>{{cite news|author=Tapper, Jake |url=http://www.salon.com/news/feature/1999/10/12/hutchinson/print.html |title=The conversion of Asa Hutchinson |work=Salon |date=1999-10-12 |accessdate=2013-12-31 |url-status=dead |archiveurl=https://web.archive.org/web/20090114081201/http://www.salon.com/news/feature/1999/10/12/hutchinson/print.html |archivedate=2009-01-14 }}{{better source|reason=Neutral source needed.|date=October 2016}}</ref>\n\nHutchinson attempted, unsuccessfully, to modify the civil asset forfeiture reform bill that sought to prevent police abuse of its power to seize private property on mere suspicion of being linked to any criminal investigation. His amendment, allegedly, would have empowered the police to continue profiting from drug money.<ref>{{cite web|author=NDSN |url=http://www.ndsn.org/summer99/fort1.html |title=US House Approves Civil Forfeiture Reform Bill |publisher=National Drug Strategy Network |date=Summer 1999 |accessdate=2013-12-31}}</ref>\n\n===Drug Enforcement Administration===\n[[File:AsaHutchinson.JPG|thumb|Hutchinson as Undersecretary for Border and Transportation Security]]\n[[File:Frank Wolf and Asa Hutchinson tour a DEA drug testing facility in Northern Virginia.jpg|thumb|right|Hutchinson and [[United States Congressman]] [[Frank Wolf (politician)|Frank Wolf]] tour a DEA drug testing facility in Northern Virginia in 2001]]\nIn 2001, at the beginning of the [[George W. Bush Administration|George W. Bush administration]], Hutchinson was appointed Administrator of the [[Drug Enforcement Administration]] (DEA). ''[[Washington Post]]'' columnist [[David Broder]] praised Hutchinson's appointment, writing: \"The high esteem in which former Rep. Asa Hutchinson of Arkansas is held by his colleagues was demonstrated by the 98\u20131 Senate vote confirming him last month as the new director of the Drug Enforcement Administration. Even more telling was the fact that Rep. [[John Conyers]] of [[Michigan]], the senior Democrat on the [[House Judiciary Committee]] and an ardent opponent of the impeachment of President Clinton, appeared at the Senate Judiciary Committee hearing to praise Hutchinson, who had been one of the Republican House managers presenting the case against Clinton to the full Senate. In his 4 1/2 years in the House, Hutchinson, a former U.S. Attorney, earned an estimable reputation as a thoughtful conservative and, as [[Liberalism|liberals]] like Conyers and [[Senate Judiciary Committee]] Chairman [[Patrick Leahy]] of [[Vermont]] affirmed, as a fair-minded advocate.\"<ref>{{cite web|url=http://www.oakridger.com/stories/082701/opE_0827010021.html|archiveurl=https://archive.today/20070629143719/http://www.oakridger.com/stories/082701/opE_0827010021.html|url-status=dead|title=The Oak Ridger Online - Opinion - David Broder: A needed debate on U.\u2026|date=June 29, 2007|archivedate=June 29, 2007|publisher=|accessdate=February 19, 2018}}</ref>\n\nDuring his tenure at the DEA, Hutchinson led a re-evaluation of the DEA's mission and resources, concluding that too many resources were focused on 1980s-era drug enforcement priorities. Hutchinson called greater attention to newly emergent drug threats such as [[methamphetamine]] in rural America, [[Ecstasy (drug)|ecstasy]] among youth, and predatory drugs (also known as [[date rape drug]]s). He also lobbied for greater investments in prevention and treatment. He particularly focused on using drug treatment courts as a way to help non-violent drug offenders beat addiction.\n\nThe official position of the DEA during Hutchinson's two-year tenure was opposition to medical marijuana, and the DEA raided numerous medical marijuana establishments during that time. But in 2011 Hutchinson supported the right to use medical marijuana in a debate at the University of Arkansas when he said \"I think that if there is a medical need and the doctors say you need a particular substance \u2014 whether it is Marinol or marijuana or whatever \u2014 if the doctor or medical community says that, then patients ought to be able to get that.\"<ref>{{cite web|url=http://www.theweedblog.com/did-bush-era-dea-head-endorse-medical-marijuana/ |title=Did Bush-Era DEA Head Endorse Medical Marijuana? |publisher=The Weed Blog |date=2013-06-13 |accessdate=2013-12-31}}</ref>\n\n=== Department of Homeland Security ===\nAfter the [[September 11 attacks]], Congress created the [[Department of Homeland Security]] (DHS). President [[George W. Bush]] tapped Hutchinson to lead the Border and Transportation Security Directorate, the largest division of the DHS, with more than 110,000 employees. Hutchinson was confirmed by [[unanimous consent]] by the Senate on January 23, 2003. Later, during his campaign for Governor of Arkansas, Hutchinson's opponent attempted to portray him as mishandling immigration issues. Hutchinson's critics particularly focused on his efforts to limit the [[United States Border Patrol|Border Patrol]] to stopping illegal immigrants from crossing the border, while giving [[Immigration and Customs Enforcement]] agents sole responsibility for removing aliens already in the country.{{Citation needed|date=January 2012}}\n\nWhile serving as Undersecretary for Border and Transportation Security in the [[Presidency of George W. Bush|Bush Administration]], Hutchinson supported Bush's proposals to provide more job opportunities for illegal aliens without criminal records, while tightening security on the border. In September 2004, he said: \"Eliminating the fear of [[deportation]] will be an incentive.\" In his written response to Senate questions, Hutchinson also said \"Undocumented aliens will tell you they often have trouble sleeping at night, and leaving for work each day, not knowing if they will make it home at the end of the day.\" Hutchinson also said that Americans are not willing to put in the resources that would be required to remove the estimated 12 million or more population of illegal immigrants.<ref>{{cite news|url=http://www.washtimes.com/national/20040810-123433-8727r.htm |title=Immigration plan envisions 'incentives' to illegal aliens |newspaper=Washington Times |date=2004-08-10 |accessdate=2013-12-31}}</ref> In that same testimony, Hutchinson emphasized that any debate over immigration reform must start first with enforcement of immigration laws and border security, asserting, \"You have to start with the proposition that in order to be effective in the war against terrorism our nation must be able to secure its borders.\"<ref name=\"kyl.senate.gov\">[http://kyl.senate.gov/legis_center/subdocs/051705_hutchinson.pdf] {{webarchive|url=https://web.archive.org/web/20070725205306/http://kyl.senate.gov/legis_center/subdocs/051705_hutchinson.pdf|date=July 25, 2007}}</ref>\n\nHutchinson was also careful to temper his support for Bush's Temporary Worker Proposal with a call for strengthening security first. In his testimony, he asserted:\n\n{{quote|The necessary elements to tackle this enormous problem [of illegal immigration] effectively are: (1) Increasing the funding of technology and security personnel along the border, (2) Making it more difficult for illegal aliens to get jobs in this country, and (3) providing a workable and practical means for migrant workers to meet the job needs in this country when those jobs cannot be filled otherwise. When, and only when, these security measures are established then it is appropriate to begin a conversation on providing a temporary legal status to the eight million illegal workers already in this country. It is a significant security vulnerability to allow such a large population live and work anonymously in our communities, with no legal identities or other common connections to society. It is, in fact, a [[terrorist]]'s dream. Moreover, any legal status should be a temporary work permit with a point of return to the alien's home country.\"<ref name=\"kyl.senate.gov\" />\n}}\n\nHutchinson left office as Undersecretary on March 1, 2005.<ref>{{cite web|url=https://gcn.com/articles/2005/04/14/whos-at-home-for-dhs.aspx|title=Who's at home for DHS -- GCN|website=GCN|accessdate=February 19, 2018}}</ref>\n\n===Private Organization Task Forces ===\n====The Constitution Project's Guantanamo Task Force====\nHutchinson agreed to serve on [[The Constitution Project's Guantanamo Task Force]] in December 2010.<ref name=\"TcpGtfMembers2010-12-17\">{{cite news| url=http://www.constitutionproject.org/pdf/TF_Members_Dec%20132010.pdf| title= Task Force members| publisher= [[The Constitution Project]]| date=December 17, 2010| author=| archiveurl=https://web.archive.org/web/20110725192624/http://www.constitutionproject.org/pdf/TF_Members_Dec%20132010.pdf| archivedate = 2011-07-25| url-status=live| accessdate = February 19, 2017| page=| quote=}}</ref><ref name=\"TcpPressRelease2010-12-17\">{{cite news| url= http://www.constitutionproject.org/| title= Task Force on Detainee Treatment Launched| publisher= [[The Constitution Project]]| date= 2010-12-17| author=| archiveurl = https://web.archive.org/web/20101215120344/http://constitutionproject.org/| archivedate = 2010-12-15| url-status=live| page=| quote=}}</ref><ref name=\"WallStreetJournal2010-12-17\">{{cite news| url= https://www.wsj.com/articles/APc6cee95477334766afca698cfc3a3611| title = Think tank plans study of how US treats detainees| newspaper= Wall Street Journal| date= 2010-12-17| archiveurl= https://archive.today/20101219013031/http://online.wsj.com/article/APc6cee95477334766afca698cfc3a3611.html| archivedate = 2010-12-19| url-status=dead| quote= Former FBI Director William Sessions, former Arkansas U.S. Rep. Asa Hutchinson, a retired Army general and a retired appeals court judge in Washington are among 11 people selected for a task force that will meet for the first time in early January, said Virginia Sloan, a lawyer and president of The Constitution Project.}}</ref> He told the ''[[Associated Press]]'' he agreed to join the task force because he believed it was \"something important for our national security and our war on terrorism.\"\n\n====NRA \"National School Shield Initiative\" Task Force====\nIn the wake of [[Sandy Hook Elementary School shooting|the shooting at Sandy Hook Elementary School]], the [[National Rifle Association]] (NRA) assembled a task force of experts in homeland security, law enforcement training, and school safety to review school security standards in select areas of the country. The stated goal of the task force was to come up with a comprehensive plan to address the safety of children in schools and to prevent such shootings in the future. Hutchinson served as the leader of the task force.\n\nOn April 2, 2013, Hutchinson presented the National School Shield plan during a news conference at the [[National Press Club (United States)|National Press Club.]]<ref>[http://www.cbsnews.com/8301-250_162-57577496/nra-school-safety-plan-calls-for-trained-armed-school-staff/ NRA \"school safety\" plan calls for trained, armed school staff]. CBS News. Published: April 2, 2013.</ref><ref>[http://hosted2.ap.org/CAANR/162267dc0689421dbbd940e1d89c4eeb/Article_2013-04-02-US-Gun-Control/id-d477ffbf02b04a85875851eb4882109f TITLE]. Associated Press (via Orange County Register). Published: April 2, 2013.</ref>\n\nOn that same day, he appeared on [[MSNBC]]'s ''The Last Word with [[Lawrence O'Donnell]]'' to discuss the National School Shield plan.<ref>[http://thebigslice.org/lawrence-odonnell-prosecutes-nra-spokesperson-asa-hutchinson-to-the-hilt-video/ Lawrence O'Donnell Prosecutes NRA Spokesperson Asa Hutchinson To The Hilt (VIDEO)] {{webarchive|url=https://web.archive.org/web/20130406073946/http://thebigslice.org/lawrence-odonnell-prosecutes-nra-spokesperson-asa-hutchinson-to-the-hilt-video/ |date=2013-04-06 }}. The Big Slice. Published: April 2, 2013.</ref>\n\n==Governor of Arkansas==\n{{expand section|reason=Please add his accomplishments and other events as governor|date=March 2015}}\n\n===2006 election===\n{{main|2006 Arkansas gubernatorial election}}\n[[File:Asa-Monticello (277523700).jpg|thumb|Hutchinson campaigning for governor in 2006]]\nShortly after his return to Arkansas, Hutchinson announced his intention to run for governor in 2006. Initially, Hutchinson was to face three-term Lieutenant Governor [[Winthrop Paul Rockefeller]], who was favored in most pre-election polls, in the Republican primary. However, Rockefeller's withdrawal and death from a blood disorder in early 2006 led to Hutchinson winning the primary. He was defeated in the general election by the Democratic candidate, then-[[Arkansas Attorney General]] [[Mike Beebe]].\n\n===2014 election===\n{{main|2014 Arkansas gubernatorial election}}\nHutchinson was a Republican candidate for [[2014 Arkansas gubernatorial election|governor of Arkansas]] in 2014. He was supported by [[Speaker of the Arkansas House of Representatives|House Speaker]] [[Davy Carter]].<ref>{{cite web |url=http://www.arktimes.com/ArkansasBlog/archives/2013/05/17/davy-carter-wont-make-race-for-governor|title=Davy Carter won't make race for governor|date=May 17, 2013|work=[[Arkansas Times]]|first=Max|last=Brantley |accessdate=July 8, 2013}}</ref> On November 4, 2014, he defeated Democratic gubernatorial nominee [[Mike Ross (politician)|Mike Ross]] in the general election.\n\n===2018 election===\n{{main|2018 Arkansas gubernatorial election}}\nHutchinson won re-election on November 6, 2018.\n\n===Tenure===\n[[File:20170507-OSEC-MMR-ARKANSAS-0326 (34404669951).jpg|thumb|right|Hutchinson greeting [[United States Secretary of Agriculture|Secretary of Agriculture]] [[Sonny Perdue]] in 2017]]\nHutchinson assumed office as governor on January 13, 2015.\n\nOn November 16, 2015, the governor said that he would block all Syrian refugees from entering the state in response to the [[November 2015 Paris attacks]].<ref>{{cite web|last1=Hutchinson|first1=Asa|title=Twitter|url=https://twitter.com/AsaHutchinson?ref_src=twsrc%5Egoogle%7Ctwcamp%5Eserp%7Ctwgr%5Eauthor|website=Twitter|access-date=November 16, 2015}}</ref>\n\nMeeting with stays from the court system, Hutchinson approved a condensed schedule for the execution of eight men in eleven days because the expiration date of his state's supply of one of the drugs used in Arkansas's lethal cocktail, [[midazolam]], was the end of April 2017. Arkansas had not executed any prisoners since 2005.<ref>{{cite news|url=https://www.npr.org/sections/thetwo-way/2017/04/14/523948641/courts-block-7-executions-set-for-11-day-span-in-arkansas|title=Federal Court Blocks 7 Executions Set For 11-Day Span In Arkansas|date=April 14, 2017|author=Dwyer, Colin|publisher=NPR|access-date=April 15, 2017}}</ref>\n\nAs Governor, Hutchinson implemented work requirements for Medicaid enrollees. As a result, by December 2018, almost 17,000 Arkansans had lost their Medicaid health insurance, with reapplication available in the new calendar year.<ref>{{Cite web|url=https://www.arktimes.com/ArkansasBlog/archives/2018/12/17/work-rule-ends-medicaid-coverage-for-4600-more-arkansans-in-december|title=Update: Work requirement ends Medicaid coverage for 4,600 more Arkansans in December|last=Hardy|first=Benjamin|website=Arkansas Times|access-date=December 18, 2018|date=December 17, 2018}}</ref>\n\nIn February 2019, Hutchinson signed a bill into law that would criminalize abortion in the event ''[[Roe v. Wade]]'' is overturned.<ref>{{cite news | last1=Gstalter | first1=Morgan | title=Arkansas governor signs 'trigger' abortion ban bill | url=https://thehill.com/homenews/state-watch/430695-arkansas-governor-signs-trigger-abortion-ban-bill | date=February 19, 2019 | newspaper=[[The Hill (newspaper)|The Hill]] | accessdate=February 20, 2019}}</ref>\n\n==Family==\nAsa Hutchinson's older brother, [[Tim Hutchinson|Tim]], preceded him as [[United States House of Representatives|U.S. Representative]] from Arkansas's 3rd congressional district and served one term as a [[United States Senate|United States Senator]] from [[Arkansas]] from 1997\u20132003, being defeated for a second term by then-[[Arkansas Attorney General]] [[Mark Pryor]], a [[Democratic Party (United States)|Democrat]], in 2002. Asa and Tim Hutchinson are both graduates of [[Bob Jones University]] in [[Greenville, South Carolina]] with Asa, Class of 1972. His identical twin nephews, [[Jeremy Hutchinson (politician)|Jeremy]] and [[Timothy Chad Hutchinson]], sons of Tim Hutchinson, were the first twins to serve alongside each other in the [[Arkansas General Assembly]], both as members of the [[Arkansas House of Representatives|House of Representatives]]. Hutchinson is the brother-in-law of former [[Arkansas State Senate|Arkansas state Senator]] [[Kim Hendren]] who in 1958 married Hutchinson's sister, Marylea Hutchinson. Arkansas District 2 State Senator [[Jim Hendren]] of [[Sulphur Springs, Benton County, Arkansas|Sulphur Springs]] is Hutchinson's nephew.<ref>{{cite web|url=http://www.ourcampaigns.com/CandidateDetail.html?CandidateID=26605|title=Hendren, Jim Paul|publisher=ourcampaigns.com|accessdate=November 29, 2013}}</ref> Asa Hutchinson's son, Asa Hutchinson III has been arrested multiple times for driving offenses to include arrests in 2019, 2018 and 2016\u00a0for DWI and an arrest for possession of a controlled substance at a music festival in 2016.<ref>{{cite news |url=https://5newsonline.com/2019/05/18/gov-hutchinsons-son-arrested-for-dui/ |title=Gov. Hutchinson's Son Arrested For DUI |date=May 19, 2019 |publisher=[[KFSM-TV]] |access-date=June 25, 2019 }}</ref>\n\n== Electoral history ==\n{{Election box begin no change\n| title = 2014 Republican primary results<ref name=2014primaryresults>{{cite web|url=http://results.enr.clarityelections.com/AR/51266/130771/en/summary.html |title=2014 Arkansas Preferential Primary Elections and Nonpartisan Election May 20, 2014 |publisher=Arkansas Secretary of State |accessdate=June 4, 2014}}</ref>\n}}\n{{Election box winning candidate with party link no change\n| candidate = Asa Hutchinson\n| party = Republican Party (United States)\n| votes = 130,752\n| percentage = 72.95\n}}\n{{Election box candidate with party link no change\n| candidate = Curtis Coleman\n| party = Republican Party (United States)\n| votes = 48,473\n| percentage = 27.05\n}}\n{{Election box total no change\n| votes = 179,225\n| percentage = 100\n}}\n{{Election box end}}\n\n{{Election box begin| title=2014 Arkansas gubernatorial election<ref>{{cite web|url=http://results.enr.clarityelections.com/AR/53237/149537/Web01/en/summary.html |title=November 4, 2014 General election and nonpartisan runoff election Official results|publisher=Arkansas Secretary of State |accessdate=November 23, 2014}}</ref>}}\n{{Election box winning candidate with party link\n  |party      = Republican Party (United States)\n  |candidate  = Asa Hutchinson\n  |votes      = 470,429\n  |percentage = 55.44%\n  |change     = +21.81%\n  }}\n{{Election box candidate with party link\n  |party      = Democratic Party (United States)\n  |candidate  = Mike Ross\n  |votes      = 352,115\n  |percentage = 41.49%\n  |change     = -22.93%\n  }}\n{{Election box candidate with party link\n  |party      = Libertarian Party (United States)\n  |candidate  = Frank Gilbert\n  |votes      = 16,319\n  |percentage = 1.92%\n  |change     = N/A\n  }}\n{{Election box candidate with party link\n  |party      = Green Party (United States)\n  |candidate  = Josh Drake\n  |votes      = 9,729\n  |percentage = 1.15%\n  |change     = -0.71%\n  }}\n{{Election box total\n  | votes ='''848,592'''\n  | percentage = '''100.0%'''\n  | change = N/A\n}}\n{{Election box gain with party link no swing\n  |winner     = Republican Party (United States)\n  |loser      = Democratic Party (United States)\n}}\n{{Election box end}}\n\n{{Election box begin no change|title=2018 Republican primary results}}{{Election box winning candidate with party link no change|party=Republican Party (United States)|candidate=Asa Hutchinson (incumbent)|votes=145,251|percentage=69.7}}{{Election box candidate with party link no change|party=Republican Party (United States)|candidate=Jan Morgan|votes=63,009|percentage=30.3}}{{Election box total no change|votes=208,260|percentage=100.0}}{{Election box end}}\n\n{{Election box begin| title=2018 Arkansas gubernatorial election}}\n{{Election box winning candidate with party link\n  |party      = Republican Party (United States)\n  |candidate  = Asa Hutchinson (incumbent)\n  |votes      = 582,406\n  |percentage = 65.33%\n|change = +9.89%\n  }}\n{{Election box candidate with party link\n  |party      = Democratic Party (United States)\n  |candidate  = Jared Henderson\n  |votes      = 283,218\n  |percentage = 31.77%\n|change = -9.72%\n  }}\n{{Election box candidate with party link\n  |party      = Libertarian Party (United States)\n  |candidate  = Mark West\n  |votes      = 25,885\n  |percentage = 2.90%\n|change = +0.98%\n  }}\n{{Election box total\n  | votes = '''891,509'''\n  | percentage = '''100.0%'''\n|change = N/A\n}}\n{{Election box hold with party link no swing\n| winner = Republican Party (United States)\n}}\n{{Election box end}}\n\n==See also==\n*[[2020 coronavirus pandemic in Arkansas]]\n\n==References==\n{{reflist|33em}}\n\n==External links==\n{{commons category|Asa Hutchinson}}\n* [https://governor.arkansas.gov/ Governor Asa Hutchinson] official government site\n* {{Curlie|Regional/North_America/United_States/Arkansas/Government/Federal/US_House_of_Representatives/Former_Members/Asa_Hutchinson}}\n* {{C-SPAN|Asa Hutchinson 02}}\n{{CongLinks | congbio = H001014 }}\n\n{{s-start}}\n{{s-ppo}}\n{{s-bef|before=[[Bill Clark (Arkansas politician)|Bill Clark]]}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[United States Senator|U.S. Senator]] from [[Arkansas]]<br>([[Classes of United States Senators|Class 3]])|years=[[1986 United States Senate election in Arkansas|1986]]}}\n{{s-aft|after=[[Mike Huckabee]]}}\n|-\n{{s-bef|before=Mike Huckabee}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[List of Governors of Arkansas|Governor of Arkansas]]|years=[[2006 Arkansas gubernatorial election|2006]]}}\n{{s-aft|after=Jim Keet}}\n|-\n{{s-bef|before=[[Jim Keet]]}}\n{{s-ttl|title=[[Republican Party (United States)|Republican]] nominee for [[List of Governors of Arkansas|Governor of Arkansas]]|years=[[2014 Arkansas gubernatorial election|2014]], [[2018 Arkansas gubernatorial election|2018]]}}\n{{s-inc|recent}}\n|-\n{{s-par|us-hs}}\n{{s-bef|before=[[Tim Hutchinson]]}}\n{{s-ttl|title=Member of the [[List of United States Representatives from Arkansas|U.S. House of Representatives]]<br>from [[Arkansas's 3rd congressional district]]|years=1997\u20132001}}\n{{s-aft|after=[[John Boozman]]}}\n|-\n{{s-off}}\n{{s-bef|before=[[William Simpkins]]<br>{{small|Acting}}}}\n{{s-ttl|title=Administrator of the [[Drug Enforcement Administration]]|years=2001\u20132003}}\n{{s-aft|after=[[Karen Tandy]]}}\n|-\n{{s-bef|before=[[Mike Beebe]]}}\n{{s-ttl|title=[[List of Governors of Arkansas|Governor of Arkansas]]|years=2015\u2013present}}\n{{s-inc}}\n|-\n{{s-prec|usa}}\n{{s-bef|rows=2|before={{Incumbent VPOTUS}}|as=[[Vice President of the United States|Vice President]]}}\n{{s-ttl|rows=2|title=[[United States order of precedence|Order of Precedence of the United States]]|years=Within Arkansas}}\n{{s-aft|after=Mayor of city<br>in which event is held}}\n|-\n{{s-aft|after=Otherwise {{Incumbent U.S. House Speaker}}<br>{{nowrap|''as [[Speaker of the United States House of Representatives|Speaker of the U.S. House of Representatives]]''}}}}\n|-\n{{s-bef|before=[[Mike Parson]]|as=[[List of Governors of Missouri|Governor of Missouri]]}}\n{{s-ttl|title=[[United States order of precedence|Order of Precedence of the United States]]|years=Outside Arkansas}}\n{{s-aft|after=[[Gretchen Whitmer]]|as=[[Governor of Michigan]]}}\n{{s-end}}\n\n{{Governors of Arkansas}}\n{{Current U.S. governors}}\n{{Current Arkansas statewide political officials}}\n{{U.S. Arkansas Representatives}}\n{{Authority control}}\n\n{{DEFAULTSORT:Hutchinson, Asa}}\n[[Category:1950 births]]\n[[Category:20th-century American lawyers]]\n[[Category:20th-century American politicians]]\n[[Category:21st-century American politicians]]\n[[Category:Arkansas lawyers]]\n[[Category:Arkansas Republican state chairmen]]\n[[Category:Arkansas Republicans]]\n[[Category:Baptists from Arkansas]]\n[[Category:Bob Jones University alumni]]\n[[Category:Constitution Project]]\n[[Category:Drug Enforcement Administration Administrators]]\n[[Category:Governors of Arkansas]]\n[[Category:Hutchinson family]]\n[[Category:Living people]]\n[[Category:Members of the United States House of Representatives from Arkansas]]\n[[Category:People from Bentonville, Arkansas]]\n[[Category:Politicians from Fort Smith, Arkansas]]\n[[Category:Republican Party members of the United States House of Representatives]]\n[[Category:Republican Party state governors of the United States]]\n[[Category:United States Attorneys for the Western District of Arkansas]]\n[[Category:United States Department of Homeland Security officials]]\n[[Category:University of Arkansas people]]\n", "name_user": "2600:1700:7720:43e0:a89c:1ba6:479f:f8bd", "label": "unsafe", "comment": "(Hutchinson was born in Bentonville. *Wikipedia said Ft. Smith. Changed \"Ft. Smith\" to \"Bentonville\")", "url_page": "//en.wikipedia.org/wiki/Asa_Hutchinson"}
{"title_page": "Matt Fraser", "text_new": "{{About|the Canadian hockey player|the American psychic|Matt Fraser (psychic)}}\n{{other people|Matthew Fraser}}\n{{Use mdy dates|date=January 2012}}\n{{Infobox ice hockey player\n| name = Matt Fraser \n| image = Matt Fraser - Edmonton Oilers.jpg\n| image_size = 230px\n| caption = Fraser in February 2015.\n| team = [[Augsburger Panther]]\n| league = [[Deutsche Eishockey Liga|DEL]]\n| prospect_team = \n| prospect_league = \n| former_teams = [[Dallas Stars]]<br>[[Boston Bruins]]<br>[[Edmonton Oilers]]<br>[[R\u00f6gle BK]]<br>[[Dornbirner EC]]\n| position = [[Winger (ice hockey)|Left Wing]]\n| birth_date = {{birth date and age|1990|5|20}}\n| birth_place = [[Red Deer, Alberta]], Canada\n| height_ft = 6\n| height_in = 2\n| weight_lb = 207\n| shoots = Left\n| draft = Undrafted\n| career_start = 2010\n| career_end = \n}}\n'''Matthew John Fraser''' (born May 20, 1990) is a [[Canadians|Canadian]] professional [[ice hockey]] [[Winger (ice hockey)|left wing]]. He is currently under contract with [[Augsburger Panther]] of the [[Deutsche Eishockey Liga]] (DEL). He has previously played in the [[National Hockey League]] for the [[Dallas Stars]], [[Boston Bruins]] and [[Edmonton Oilers]].\n\n==Playing career==\nFraser played major junior hockey in the [[Western Hockey League]] (WHL), winning the [[2010\u201311 WHL season|2010\u201311 WHL championship]] with the [[Kootenay Ice]].\n[[File:Matt Fraser - Texas Stars.jpg|thumb|left|Fraser with the [[Texas Stars]].|200px]]\nOn November 17, 2010, the Dallas Stars signed Fraser as a free agent to a three-year entry level contract.<ref>{{cite web| url = http://stars.nhl.com/club/news.htm?id=543795 | title = Dallas Stars sign Left Wing Matt Fraser | publisher = [[Dallas Stars]] | date = 2010-11-17 | accessdate = 2010-11-17}}</ref> Fraser started the [[2011-12 NHL season|2011\u201312]] season playing with the Stars' top [[American Hockey League]] affiliate, the [[Texas Stars]], where he scored 21 goals in his first 40&nbsp;games. Fraser was leading his AHL team in scoring when, on January 24, 2012, he was called up to the Dallas Stars to make his NHL debut.<ref>{{cite web| url = http://espn.go.com/blog/dallas/stars/post/_/id/15640/matt-fraser-set-to-make-nhl-debut | title = Matt Fraser set to make NHL debut | publisher = [[ESPN]] | date = 2012-01-24 | accessdate = 2012-01-24}}</ref> After one game he was returned to Texas and finished with a franchise high 37 goals, second in the league. On February 25, 2013, he scored his first career NHL goal against the [[Nashville Predators]] with [[Pekka Rinne]] in net.\n\nOn July 4, 2013, Fraser was included in a trade between the Stars and Boston Bruins which sent [[Loui Eriksson]] to Boston and [[Tyler Seguin]] to Dallas in a seven-player deal. Boston traded Seguin, [[Rich Peverley]] and [[Ryan Button]] to Dallas for Eriksson, Fraser, [[Joe Morrow]] and [[Reilly Smith]].<ref>{{cite web| url = http://www.boston.com/sports/hockey/bruins/2013/07/04/tyler-seguin-traded-from-boston-bruins-dallas-stars/Otgxu9YzAfizS4ph5yltaN/story.html | title = Tyler Seguin traded from Boston Bruins to Dallas Stars | publisher = [[Boston.com]] | date = 2013-07-04 | accessdate = 2013-07-04}}</ref>  Fraser and [[Ryan Spooner]] were called up by the Boston Bruins from AHL Providence on December 8, 2013.<ref>{{cite web| url = http://www.nhl.com/ice/blogpost.htm?id=23675 | title = Bruins call up two from Providence in wake of injuries | publisher = [[NHL.com]] | date = 2013-12-08 | accessdate = 2013-12-08}}</ref>  On May 7, 2014, Fraser was recalled by Boston to make his NHL playoff debut the following day where he scored the overtime winner, giving the Bruins a 1-0 win over the [[Montreal Canadiens]] on May 18 to even the Eastern Conference Semifinals series 2-2.<ref name=\"masslive\">{{cite web|url=http://www.masslive.com/bruins/index.ssf/2014/05/boston_bruins.html|title=Matt Fraser scores game-winning goal in overtime in NHL playoff debut to lift Boston Bruins over Montreal Canadiens in Game 4, 1-0|publisher=masslive.com|accessdate=2014-05-09|date=May 9, 2014}}</ref>\n\nIn the [[2014-15 NHL season|2014\u201315]] season, Fraser was claimed off waivers from the Bruins by the [[Edmonton Oilers]] on December 29, 2014.<ref>{{cite web|url=http://blogs.edmontonjournal.com/2014/12/29/edmonton-oilers-smartly-claim-matt-fraser-off-waivers/|title=Edmonton Oilers (smartly) claim Matt Fraser off waivers|publisher=Edmonton Journal|date=2014-12-29}}</ref> Fraser scored 5 goals in 36 games to end the year with the Oilers, however was not retained with a qualifying offer, releasing him to free agency.<ref>{{cite web| url =  http://blogs.edmontonjournal.com/2015/06/29/edmonton-oilers-qualify-the-right-players-and-that-definitely-includes-justin-schultz-and-brandon-davidson/ | title = Edmonton Oilers qualify the right players | publisher = [[Edmonton Journal]] | date = 2015-06-29 | accessdate = 2015-06-29}}</ref>  On July 2, 2015, Fraser signed as a free agent to a one-year, two-way contract with the Winnipeg Jets.<ref>{{cite web| url = http://jets.nhl.com/club/news.htm?id=773728 | title = Jets agree to terms with Cormier and Fraser | publisher = [[Winnipeg Jets]] | date = 2015-07-02 | accessdate = 2015-07-02}}</ref>\n\nIn the [[2015-16 AHL season|2015\u201316]] season, while with the Jets AHL affiliate, the [[Manitoba Moose]], on February 25, 2016, Fraser was traded by Winnipeg alongside [[Andrew Ladd]] and [[Jay Harrison]] to the [[Chicago Blackhawks]] in exchange for [[Marko Da\u0148o]] and a first-round pick in the [[2016 NHL Entry Draft]].<ref>{{cite web| url = http://www.chicagotribune.com/sports/hockey/blackhawks/ct-blackhawks-trade-andrew-ladd-20160225-story.html | title = Blackhawks make big move in bringing back winger Andrew Ladd | publisher = [[Chicago Tribune]] | date = 2016-02-25 | accessdate = 2016-02-25}}</ref>\n\nUnable to crack an NHL roster in a full-time role in five seasons, Fraser left North America as a free agent in signing a one-year deal with Swedish club, [[R\u00f6gle BK]] of the [[Swedish Hockey League]] on September 9, 2016.<ref>{{cite web| url = http://www.roglebk.se/artikel/nl2kaisvd-3k501/  | title = Rogle recruits NHL forward Matt Fraser | publisher = [[R\u00f6gle BK]] | date = 2016-09-09 | accessdate = 2016-09-09 | language = Swedish }}</ref> After one season in R\u00f6gle, Fraser moved to Austria to compete with [[Dornbirner EC]] of the [[Austrian Hockey League|EBEL]].\n\nOn April 11, 2018, Fraser moved to the neighbouring [[Germany|German]] league of the DEL, agreeing to a one-year contract for the 2018\u201319 season with Augsburger Panther.<ref>{{cite web| url = http://www.aev-panther.de/panther/news_news,-Matt-Fraser-verstaerkt-Panther-_naid,2336.html | title = Matt Fraser strengthens Panthers | publisher = [[Augsburger Panther]] | date = 2018-04-11 | accessdate = 2018-04-11}}</ref>\n\n==Career statistics==\n{| border=\"0\" cellpadding=\"1\" cellspacing=\"0\" style=\"text-align:center; width:60em\"\n|- bgcolor=\"#e0e0e0\"\n! colspan=\"3\" bgcolor=\"#ffffff\" |\n! rowspan=\"99\" bgcolor=\"#ffffff\" |\n! colspan=\"5\" | [[Regular season]]\n! rowspan=\"99\" bgcolor=\"#ffffff\" |\n! colspan=\"5\" | [[Playoffs]]\n|- bgcolor=\"#e0e0e0\"\n! [[Season (sports)|Season]]\n! Team\n! League\n! GP\n! [[Goal (ice hockey)|G]]\n! [[Assist (ice hockey)|A]]\n! [[Point (ice hockey)|Pts]]\n! [[Penalty (ice hockey)|PIM]]\n! GP\n! G\n! A\n! Pts\n! PIM\n|-\n| [[2006-07 WHL season|2006\u201307]]\n| [[Red Deer Rebels]]\n| [[Western Hockey League|WHL]]\n| 3\n| 0\n| 0\n| 0\n| 2\n| 1\n| 0\n| 0\n| 0\n| 0\n|- bgcolor=\"#f0f0f0\"\n| [[2007-08 WHL season|2007\u201308]]\n| Red Deer Rebels\n| WHL\n| 5\n| 0\n| 0\n| 0\n| 2\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| 2007\u201308\n| [[Kootenay Ice]]\n| WHL\n| 63\n| 9\n| 11\n| 20\n| 48\n| 8\n| 1\n| 1\n| 2\n| 0\n|- ALIGN=\"center\" bgcolor=\"#f0f0f0\"\n| [[2008-09 WHL season|2008\u201309]]\n| Kootenay Ice\n| WHL\n| 63\n| 10\n| 14\n| 24\n| 123\n| 4\n| 0\n| 2\n| 2\n| 12\n|-\n| [[2009-10 WHL season|2009\u201310]]\n| Kootenay Ice\n| WHL\n| 65\n| 32\n| 24\n| 56\n| 117\n| 6\n| 1\n| 1\n| 2\n| 12\n|- bgcolor=\"#f0f0f0\"\n| [[2009-10 AHL season|2009\u201310]]\n| [[Peoria Rivermen (AHL)|Peoria Rivermen]]\n| [[American Hockey League|AHL]]\n| 2\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| [[2010-11 WHL season|2010\u201311]]\n| Kootenay Ice\n| WHL\n| 66\n| 36\n| 38\n| 74\n| 115\n| 19\n| 17\n| 10\n| 27\n| 18\n|- bgcolor=\"#f0f0f0\"\n| [[2011-12 AHL season|2011\u201312]]\n| [[Texas Stars]]\n| AHL\n| 73\n| 37\n| 18\n| 55\n| 45\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| [[2011-12 NHL season|2011\u201312]]\n| [[Dallas Stars]]\n| [[National Hockey League|NHL]]\n| 1\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2012-13 AHL season|2012\u201313]]\n| Texas Stars\n| AHL\n| 62\n| 33\n| 13\n| 46\n| 26\n| 9\n| 2\n| 0\n| 2\n| 2\n|-\n| [[2012-13 NHL season|2012\u201313]]\n| Dallas Stars\n| NHL\n| 12\n| 1\n| 2\n| 3\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2013-14 AHL season|2013\u201314]]\n| [[Providence Bruins]]\n| AHL\n| 40\n| 20\n| 10\n| 30\n| 34\n| 5\n| 3\n| 2\n| 5\n| 0\n|-\n| [[2013-14 NHL season|2013\u201314]]\n| [[Boston Bruins]]\n| NHL\n| 14\n| 2\n| 0\n| 2\n| 10\n| 4\n| 1\n| 1\n| 2\n| 0\n|- bgcolor=\"#f0f0f0\"\n| [[2014-15 NHL season|2014\u201315]]\n| Boston Bruins\n| NHL\n| 24\n| 3\n| 0\n| 3\n| 7\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| 2014\u201315\n| [[Edmonton Oilers]]\n| NHL\n| 36\n| 5\n| 4\n| 9\n| 10\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2015-16 AHL season|2015\u201316]]\n| [[Manitoba Moose]]\n| AHL\n| 44\n| 5\n| 9\n| 14\n| 4\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| 2015\u201316\n| [[Rockford IceHogs]]\n| AHL\n| 21\n| 2\n| 5\n| 7\n| 10\n| 2\n| 0\n| 1\n| 1\n| 2\n|- bgcolor=\"#f0f0f0\"\n| [[2016-17 SHL season|2016\u201317]]\n| [[R\u00f6gle BK]]\n| [[Swedish Hockey League|SHL]]\n| 4\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| [[2017\u201318 Austrian Hockey League season|2017\u201318]]\n| [[Dornbirner EC]]\n| [[Austrian Hockey League|EBEL]]\n| 51\n| 27\n| 18\n| 45\n| 30\n| 6\n| 1\n| 1\n| 2\n| 2\n|- bgcolor=\"#f0f0f0\"\n| [[2018-19 DEL season|2018\u201319]]\n| [[Augsburger Panther]]\n| [[Deutsche Eishockey Liga|DEL]]\n| 52\n| 18\n| 16\n| 34\n| 36\n| 14\n| 3\n| 3\n| 6\n| 12\n|- bgcolor=\"#e0e0e0\"\n! colspan=\"3\" | NHL totals\n! 87\n! 11\n! 6\n! 17\n! 27\n! 4\n! 1\n! 1\n! 2\n! 0\n|}\n<!-- DO NOT UPDATES STATISTICS UNTIL AFTER THE CONCLUSION OF THE CURRENT SEASON -->\n\n==Awards and honors==\n{| class=\"wikitable\"\n! Award\n! Year\n!\n|- ALIGN=\"center\" bgcolor=\"#e0e0e0\"\n| colspan=\"3\" | [[Western Hockey League|WHL]]\n|-\n| [[Doug Wickenheiser Memorial Trophy]] \u2013 Humanitarian of the Year\n| [[2009\u201310 WHL season|2009\u201310]]\n| <ref>{{cite web| url = http://www.bclocalnews.com/community/118373399.html?mobile=true | publisher = BCLocalNews.com | title = Matt Fraser recognized for commitment to health care | date = 2012-02-03 | accessdate = 2012-02-03}}</ref>\n|-\n| Champion (Kootenay Ice)\n| [[2010\u201311 WHL season|2010\u201311]]\n| <ref>{{cite web| url = http://www.whl.ca/article/kootenay-ice-crowned-whl-champions | publisher = [[Western Hockey League]] | date = 2011-04-05 | accessdate = 2011-04-05 | title = Kootenay Ice Crowned WHL Champions}}</ref>\n|}\n\n==References==\n{{reflist}}\n\n==External links==\n*{{icehockeystats}}\n\n{{DEFAULTSORT:Fraser, Matt}}\n[[Category:1990 births]]\n[[Category:Living people]]\n[[Category:Augsburger Panther players]]\n[[Category:Boston Bruins players]]\n[[Category:Canadian ice hockey left wingers]]\n[[Category:Dallas Stars players]]\n[[Category:Dornbirn Bulldogs players]]\n[[Category:Edmonton Oilers players]]\n[[Category:Ice hockey people from Alberta]]\n[[Category:Kootenay Ice players]]\n[[Category:Manitoba Moose players]]\n[[Category:Peoria Rivermen (AHL) players]]\n[[Category:Providence Bruins players]]\n[[Category:Red Deer Rebels players]]\n[[Category:Rockford IceHogs (AHL) players]]\n[[Category:R\u00f6gle BK players]]\n[[Category:Sportspeople from Red Deer, Alberta]]\n[[Category:Texas Stars players]]\n[[Category:Undrafted National Hockey League players]]\n[[Category:Canadian expatriate ice hockey players in Austria]]\n[[Category:Canadian expatriate ice hockey players in Germany]]\n[[Category:Canadian expatriate ice hockey players in Sweden]]\n", "text_old": "{{About|the Canadian hockey player|the American psychic|Matt Fraser (psychic)}}\n{{other people|Matthew Fraser}}\n{{Use mdy dates|date=January 2012}}\n{{Infobox ice hockey player\n| name = Matt Fraser \n| image = Matt Fraser - Edmonton Oilers.jpg\n| image_size = 230px\n| caption = Fraser in February 2015.\n| team = [[Augsburger Panther]]\n| league = [[Deutsche Eishockey Liga|DEL]]\n| prospect_team = \n| prospect_league = \n| former_teams = [[Dallas Stars]]<br>[[Boston Bruins]]<br>[[Edmonton Oilers]]<br>[[R\u00f6gle BK]]<br>[[Dornbirner EC]]\n| position = [[Winger (ice hockey)|Left Wing]]\n| birth_date = {{birth date and age|1990|5|20}}\n| birth_place = [[Red Deer, Alberta]], Canada\n| height_ft = 6\n| height_in = 2\n| weight_lb = 207\n| shoots = Left\n| draft = Undrafted\n| career_start = 2010\n| career_end = \n}}\n'''Matthew John Fraser''' (born May 20, 1990) is a [[Canadians|Canadian]] professional [[ice hockey]] [[Winger (ice hockey)|left wing]]. He is currently under contract with [[Augsburger Panther]] of the [[Deutsche Eishockey Liga]] (DEL). He has previously played in the [[National Hockey League]] for the [[Dallas Stars]], [[Boston Bruins]] and [[Edmonton Oilers]].\n\n==Playing career==\nFraser played major junior hockey in the [[Western Hockey League]] (WHL), winning the [[2010\u201311 WHL season|2010\u201311 WHL championship]] with the [[Kootenay Ice]].\n[[File:Matt Fraser - Texas Stars.jpg|thumb|left|Fraser with the [[Texas Stars]].|200px]]\nOn November 17, 2010, the Dallas Stars signed Fraser as a free agent to a three-year entry level contract.<ref>{{cite web| url = http://stars.nhl.com/club/news.htm?id=543795 | title = Dallas Stars sign Left Wing Matt Fraser | publisher = [[Dallas Stars]] | date = 2010-11-17 | accessdate = 2010-11-17}}</ref> Fraser started the [[2011-12 NHL season|2011\u201312]] season playing with the Stars' top [[American Hockey League]] affiliate, the [[Texas Stars]], where he scored 21 goals in his first 40&nbsp;games. Fraser was leading his AHL team in scoring when, on January 24, 2012, he was called up to the Dallas Stars to make his NHL debut.<ref>{{cite web| url = http://espn.go.com/blog/dallas/stars/post/_/id/15640/matt-fraser-set-to-make-nhl-debut | title = Matt Fraser set to make NHL debut | publisher = [[ESPN]] | date = 2012-01-24 | accessdate = 2012-01-24}}</ref> After one game he was returned to Texas and finished with a franchise high 37 goals, second in the league. On February 25, 2013, he scored his first career NHL goal against the [[Nashville Predators]] with [[Pekka Rinne]] in net.\n\nOn July 4, 2013, Fraser was included in a trade between the Stars and Boston Bruins which sent [[Loui Eriksson]] to Boston and [[Tyler Seguin]] to Dallas in a seven-player deal. Boston traded Seguin, [[Rich Peverley]] and [[Ryan Button]] to Dallas for Eriksson, Fraser, [[Joe Morrow]] and [[Reilly Smith]].<ref>{{cite web| url = http://www.boston.com/sports/hockey/bruins/2013/07/04/tyler-seguin-traded-from-boston-bruins-dallas-stars/Otgxu9YzAfizS4ph5yltaN/story.html | title = Tyler Seguin traded from Boston Bruins to Dallas Stars | publisher = [[Boston.com]] | date = 2013-07-04 | accessdate = 2013-07-04}}</ref>  Fraser and [[Ryan Spooner]] were called up by the Boston Bruins from AHL Providence on December 8, 2013.<ref>{{cite web| url = http://www.nhl.com/ice/blogpost.htm?id=23675 | title = Bruins call up two from Providence in wake of injuries | publisher = [[NHL.com]] | date = 2013-12-08 | accessdate = 2013-12-08}}</ref>  On May 7, 2014, Fraser was recalled by Boston to make his NHL playoff debut the following day where he scored the overtime winner, giving the Bruins a 1-0 win over the [[Montreal Canadiens]] on May 18 to even the Eastern Conference Semifinals series 2-2.<ref name=\"masslive\">{{cite web|url=http://www.masslive.com/bruins/index.ssf/2014/05/boston_bruins.html|title=Matt Fraser scores game-winning goal in overtime in NHL playoff debut to lift Boston Bruins over Montreal Canadiens in Game 4, 1-0|publisher=masslive.com|accessdate=2014-05-09|date=May 9, 2014}}</ref>\n\nIn the [[2014-15 NHL season|2014\u201315]] season, Fraser was claimed off waivers from the Bruins by the [[Edmonton Oilers]] on December 29, 2014.<ref>{{cite web|url=http://blogs.edmontonjournal.com/2014/12/29/edmonton-oilers-smartly-claim-matt-fraser-off-waivers/|title=Edmonton Oilers (smartly) claim Matt Fraser off waivers|publisher=Edmonton Journal|date=2014-12-29}}</ref> Fraser scored 5 goals in 36 games to end the year with the Oilers, however was not retained with a qualifying offer, releasing him to free agency.<ref>{{cite web| url =  http://blogs.edmontonjournal.com/2015/06/29/edmonton-oilers-qualify-the-right-players-and-that-definitely-includes-justin-schultz-and-brandon-davidson/ | title = Edmonton Oilers qualify the right players | publisher = [[Edmonton Journal]] | date = 2015-06-29 | accessdate = 2015-06-29}}</ref>  On July 2, 2015, Fraser signed as a free agent to a one-year, two-way contract with the Winnipeg Jets.<ref>{{cite web| url = http://jets.nhl.com/club/news.htm?id=773728 | title = Jets agree to terms with Cormier and Fraser | publisher = [[Winnipeg Jets]] | date = 2015-07-02 | accessdate = 2015-07-02}}</ref>\n\nIn the [[2015-16 AHL season|2015\u201316]] season, while with the Jets AHL affiliate, the [[Manitoba Moose]], on February 25, 2016, Fraser was traded by Winnipeg alongside [[Andrew Ladd]] and [[Jay Harrison]] to the [[Chicago Blackhawks]] in exchange for [[Marko Da\u0148o]] and a first-round pick in the [[2016 NHL Entry Draft]].<ref>{{cite web| url = http://www.chicagotribune.com/sports/hockey/blackhawks/ct-blackhawks-trade-andrew-ladd-20160225-story.html | title = Blackhawks make big move in bringing back winger Andrew Ladd | publisher = [[Chicago Tribune]] | date = 2016-02-25 | accessdate = 2016-02-25}}</ref>\n\nUnable to crack an NHL roster in a full-time role in five seasons, Fraser left North America as a free agent in signing a one-year deal with Swedish club, [[R\u00f6gle BK]] of the [[Swedish Hockey League]] on September 9, 2016.<ref>{{cite web| url = http://www.roglebk.se/artikel/nl2kaisvd-3k501/  | title = Rogle recruits NHL forward Matt Fraser | publisher = [[R\u00f6gle BK]] | date = 2016-09-09 | accessdate = 2016-09-09 | language = Swedish }}</ref> After one season in R\u00f6gle, Fraser moved to Austria to compete with [[Dornbirner EC]] of the [[Austrian Hockey League|EBEL]].\n\nOn April 11, 2018, Fraser moved to the neighbouring [[Germany|German]] league of the DEL, agreeing to a one-year contract for the 2018\u201319 season with Augsburger Panther.<ref>{{cite web| url = http://www.aev-panther.de/panther/news_news,-Matt-Fraser-verstaerkt-Panther-_naid,2336.html | title = Matt Fraser strenghtens Panthers | publisher = [[Augsburger Panther]] | date = 2018-04-11 | accessdate = 2018-04-11}}</ref>\n\n==Career statistics==\n{| border=\"0\" cellpadding=\"1\" cellspacing=\"0\" style=\"text-align:center; width:60em\"\n|- bgcolor=\"#e0e0e0\"\n! colspan=\"3\" bgcolor=\"#ffffff\" |\n! rowspan=\"99\" bgcolor=\"#ffffff\" |\n! colspan=\"5\" | [[Regular season]]\n! rowspan=\"99\" bgcolor=\"#ffffff\" |\n! colspan=\"5\" | [[Playoffs]]\n|- bgcolor=\"#e0e0e0\"\n! [[Season (sports)|Season]]\n! Team\n! League\n! GP\n! [[Goal (ice hockey)|G]]\n! [[Assist (ice hockey)|A]]\n! [[Point (ice hockey)|Pts]]\n! [[Penalty (ice hockey)|PIM]]\n! GP\n! G\n! A\n! Pts\n! PIM\n|-\n| [[2006-07 WHL season|2006\u201307]]\n| [[Red Deer Rebels]]\n| [[Western Hockey League|WHL]]\n| 3\n| 0\n| 0\n| 0\n| 2\n| 1\n| 0\n| 0\n| 0\n| 0\n|- bgcolor=\"#f0f0f0\"\n| [[2007-08 WHL season|2007\u201308]]\n| Red Deer Rebels\n| WHL\n| 5\n| 0\n| 0\n| 0\n| 2\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| 2007\u201308\n| [[Kootenay Ice]]\n| WHL\n| 63\n| 9\n| 11\n| 20\n| 48\n| 8\n| 1\n| 1\n| 2\n| 0\n|- ALIGN=\"center\" bgcolor=\"#f0f0f0\"\n| [[2008-09 WHL season|2008\u201309]]\n| Kootenay Ice\n| WHL\n| 63\n| 10\n| 14\n| 24\n| 123\n| 4\n| 0\n| 2\n| 2\n| 12\n|-\n| [[2009-10 WHL season|2009\u201310]]\n| Kootenay Ice\n| WHL\n| 65\n| 32\n| 24\n| 56\n| 117\n| 6\n| 1\n| 1\n| 2\n| 12\n|- bgcolor=\"#f0f0f0\"\n| [[2009-10 AHL season|2009\u201310]]\n| [[Peoria Rivermen (AHL)|Peoria Rivermen]]\n| [[American Hockey League|AHL]]\n| 2\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| [[2010-11 WHL season|2010\u201311]]\n| Kootenay Ice\n| WHL\n| 66\n| 36\n| 38\n| 74\n| 115\n| 19\n| 17\n| 10\n| 27\n| 18\n|- bgcolor=\"#f0f0f0\"\n| [[2011-12 AHL season|2011\u201312]]\n| [[Texas Stars]]\n| AHL\n| 73\n| 37\n| 18\n| 55\n| 45\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|-\n| [[2011-12 NHL season|2011\u201312]]\n| [[Dallas Stars]]\n| [[National Hockey League|NHL]]\n| 1\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2012-13 AHL season|2012\u201313]]\n| Texas Stars\n| AHL\n| 62\n| 33\n| 13\n| 46\n| 26\n| 9\n| 2\n| 0\n| 2\n| 2\n|-\n| [[2012-13 NHL season|2012\u201313]]\n| Dallas Stars\n| NHL\n| 12\n| 1\n| 2\n| 3\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2013-14 AHL season|2013\u201314]]\n| [[Providence Bruins]]\n| AHL\n| 40\n| 20\n| 10\n| 30\n| 34\n| 5\n| 3\n| 2\n| 5\n| 0\n|-\n| [[2013-14 NHL season|2013\u201314]]\n| [[Boston Bruins]]\n| NHL\n| 14\n| 2\n| 0\n| 2\n| 10\n| 4\n| 1\n| 1\n| 2\n| 0\n|- bgcolor=\"#f0f0f0\"\n| [[2014-15 NHL season|2014\u201315]]\n| Boston Bruins\n| NHL\n| 24\n| 3\n| 0\n| 3\n| 7\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| 2014\u201315\n| [[Edmonton Oilers]]\n| NHL\n| 36\n| 5\n| 4\n| 9\n| 10\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- bgcolor=\"#f0f0f0\"\n| [[2015-16 AHL season|2015\u201316]]\n| [[Manitoba Moose]]\n| AHL\n| 44\n| 5\n| 9\n| 14\n| 4\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| 2015\u201316\n| [[Rockford IceHogs]]\n| AHL\n| 21\n| 2\n| 5\n| 7\n| 10\n| 2\n| 0\n| 1\n| 1\n| 2\n|- bgcolor=\"#f0f0f0\"\n| [[2016-17 SHL season|2016\u201317]]\n| [[R\u00f6gle BK]]\n| [[Swedish Hockey League|SHL]]\n| 4\n| 0\n| 0\n| 0\n| 0\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n| \u2014\n|- \n| [[2017\u201318 Austrian Hockey League season|2017\u201318]]\n| [[Dornbirner EC]]\n| [[Austrian Hockey League|EBEL]]\n| 51\n| 27\n| 18\n| 45\n| 30\n| 6\n| 1\n| 1\n| 2\n| 2\n|- bgcolor=\"#f0f0f0\"\n| [[2018-19 DEL season|2018\u201319]]\n| [[Augsburger Panther]]\n| [[Deutsche Eishockey Liga|DEL]]\n| 52\n| 18\n| 16\n| 34\n| 36\n| 14\n| 3\n| 3\n| 6\n| 12\n|- bgcolor=\"#e0e0e0\"\n! colspan=\"3\" | NHL totals\n! 87\n! 11\n! 6\n! 17\n! 27\n! 4\n! 1\n! 1\n! 2\n! 0\n|}\n<!-- DO NOT UPDATES STATISTICS UNTIL AFTER THE CONCLUSION OF THE CURRENT SEASON -->\n\n==Awards and honors==\n{| class=\"wikitable\"\n! Award\n! Year\n!\n|- ALIGN=\"center\" bgcolor=\"#e0e0e0\"\n| colspan=\"3\" | [[Western Hockey League|WHL]]\n|-\n| [[Doug Wickenheiser Memorial Trophy]] \u2013 Humanitarian of the Year\n| [[2009\u201310 WHL season|2009\u201310]]\n| <ref>{{cite web| url = http://www.bclocalnews.com/community/118373399.html?mobile=true | publisher = BCLocalNews.com | title = Matt Fraser recognized for commitment to health care | date = 2012-02-03 | accessdate = 2012-02-03}}</ref>\n|-\n| Champion (Kootenay Ice)\n| [[2010\u201311 WHL season|2010\u201311]]\n| <ref>{{cite web| url = http://www.whl.ca/article/kootenay-ice-crowned-whl-champions | publisher = [[Western Hockey League]] | date = 2011-04-05 | accessdate = 2011-04-05 | title = Kootenay Ice Crowned WHL Champions}}</ref>\n|}\n\n==References==\n{{reflist}}\n\n==External links==\n*{{icehockeystats}}\n\n{{DEFAULTSORT:Fraser, Matt}}\n[[Category:1990 births]]\n[[Category:Living people]]\n[[Category:Augsburger Panther players]]\n[[Category:Boston Bruins players]]\n[[Category:Canadian ice hockey left wingers]]\n[[Category:Dallas Stars players]]\n[[Category:Dornbirn Bulldogs players]]\n[[Category:Edmonton Oilers players]]\n[[Category:Ice hockey people from Alberta]]\n[[Category:Kootenay Ice players]]\n[[Category:Manitoba Moose players]]\n[[Category:Peoria Rivermen (AHL) players]]\n[[Category:Providence Bruins players]]\n[[Category:Red Deer Rebels players]]\n[[Category:Rockford IceHogs (AHL) players]]\n[[Category:R\u00f6gle BK players]]\n[[Category:Sportspeople from Red Deer, Alberta]]\n[[Category:Texas Stars players]]\n[[Category:Undrafted National Hockey League players]]\n[[Category:Canadian expatriate ice hockey players in Austria]]\n[[Category:Canadian expatriate ice hockey players in Germany]]\n[[Category:Canadian expatriate ice hockey players in Sweden]]\n", "name_user": "John of Reading", "label": "safe", "comment": "\u2192\u200ePlaying career:Typo fixing, replaced: strenghtens \u2192 strengthens - this title is a translation", "url_page": "//en.wikipedia.org/wiki/Matt_Fraser"}
