\doxysection{C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core\+\_\+\+A/\+Include/cmsis\+\_\+armclang.h File Reference}
\hypertarget{_core___a_2_include_2cmsis__armclang_8h}{}\label{_core___a_2_include_2cmsis__armclang_8h}\index{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h@{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h}}


CMSIS compiler specific macros, functions, instructions.  


{\ttfamily \#include "{}cmsis\+\_\+cp15.\+h"{}}\newline
Include dependency graph for cmsis\+\_\+armclang.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=249pt]{_core___a_2_include_2cmsis__armclang_8h__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a1378040bcf22428955c6e3ce9c2053cd}{\+\_\+\+\_\+\+ASM}}~\+\_\+\+\_\+asm
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ade2d8d7118f8ff49547f60aa0c3382bb}{\+\_\+\+\_\+\+INLINE}}~\+\_\+\+\_\+inline
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}{\+\_\+\+\_\+\+FORCEINLINE}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}}~static \+\_\+\+\_\+inline
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline)) static \+\_\+\+\_\+inline
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a153a4a31b276a9758959580538720a51}{\+\_\+\+\_\+\+NO\+\_\+\+RETURN}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+noreturn\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}{CMSIS\+\_\+\+DEPRECATED}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((deprecated))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a3e40e4c553fc11588f7a4c2a19e789e0}{\+\_\+\+\_\+\+USED}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((used))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ac607bf387b29162be6a9b77fc7999539}{\+\_\+\+\_\+\+WEAK}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((weak))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_abe8996d3d985ee1529475443cc635bf1}{\+\_\+\+\_\+\+PACKED}}~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}}~struct \mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a5103fb373cae9837cc4a384be55dc87f}{\+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}}(addr,  val)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab71b66e5ce403158d3dee62a59f9175f}{\+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}}(addr)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a203f593d140ed88b81bc189edc861110}{\+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}}(addr,  val)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}{\+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}}(addr)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}{\+\_\+\+\_\+\+ALIGNED}}(x)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a6516fb12ab0dd45c734f8cef7d921af6}{\+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER}}()
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_abd585ddc865fb9b7f2493af1eee1a572}{\+\_\+\+\_\+\+NOP}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+nop
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ad23bf2b78a9a4524157c9de0d30b7448}{\+\_\+\+\_\+\+WFI}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfi
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aac6cc7dd4325d9cb40d3290fa5244b3d}{\+\_\+\+\_\+\+WFE}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfe
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aab4f296d0022b4b10dc0976eb22052f9}{\+\_\+\+\_\+\+SEV}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+sev
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aad233022e850a009fc6f7602be1182f6}{\+\_\+\+\_\+\+ISB}}()
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a067d257a2b34565410acefb5afef2203}{\+\_\+\+\_\+\+DSB}}()
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a671101179b5943990785f36f8c1e2269}{\+\_\+\+\_\+\+DMB}}()
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc}{\+\_\+\+\_\+\+REV}}(value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba}{\+\_\+\+\_\+\+REV16}}(value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404}{\+\_\+\+\_\+\+REVSH}}(value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397}{\+\_\+\+\_\+\+BKPT}}(value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f}{\+\_\+\+\_\+\+RBIT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+rbit
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada}{\+\_\+\+\_\+\+LDREXB}}~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda}{\+\_\+\+\_\+\+LDREXH}}~(uint16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54}{\+\_\+\+\_\+\+LDREXW}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b}{\+\_\+\+\_\+\+STREXB}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b}{\+\_\+\+\_\+\+STREXH}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff}{\+\_\+\+\_\+\+STREXW}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03}{\+\_\+\+\_\+\+CLREX}}
\begin{DoxyCompactList}\small\item\em Remove the exclusive lock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}{\+\_\+\+\_\+\+SSAT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ssat
\begin{DoxyCompactList}\small\item\em Signed Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb}{\+\_\+\+\_\+\+USAT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+usat
\begin{DoxyCompactList}\small\item\em Unsigned Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf56e3c942846b8643cbf8f5208d6a63b}{\+\_\+\+\_\+get\+\_\+\+FPSCR}}
\begin{DoxyCompactList}\small\item\em Get FPSCR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga63b3bbd6ccb6b92ed6c0bbc489529f0f}{\+\_\+\+\_\+set\+\_\+\+FPSCR}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+set\+\_\+fpscr
\begin{DoxyCompactList}\small\item\em Set FPSCR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gad2a4e5d85d92189d574854b2fbfff057}{\+\_\+\+\_\+get\+\_\+\+CP}}(cp,  op1,  Rt,  CRn,  CRm,  op2)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga5e4710ddc910c7feee1de7f118b84ad1}{\+\_\+\+\_\+set\+\_\+\+CP}}(cp,  op1,  Rt,  CRn,  CRm,  op2)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga96a3cccabb5bcaf41115a5dfb3fc6723}{\+\_\+\+\_\+get\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf23b5ae27930ef8d9f62a2cf19338003}{\+\_\+\+\_\+set\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028}{\+\_\+\+\_\+\+ROR}} (uint32\+\_\+t op1, uint32\+\_\+t op2)
\begin{DoxyCompactList}\small\item\em Rotate Right in unsigned value (32 bit) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint8\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243}{\+\_\+\+\_\+\+CLZ}} (uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae84bf4e95944e61937f4ed2453e5ef23}{\+\_\+\+\_\+enable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga2299877e4ba3e162ca9dbabd6e0abef6}{\+\_\+\+\_\+disable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable IRQ Interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gadccd32ddc2337a9a944c2da9c485a81d}{\+\_\+\+\_\+enable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable FIQ. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6f1d7bf2b8b84502e8de12f0c288e117}{\+\_\+\+\_\+disable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable FIQ. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}{\+\_\+\+\_\+get\+\_\+\+CPSR}} (void)
\begin{DoxyCompactList}\small\item\em Get CPSR Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd}{\+\_\+\+\_\+set\+\_\+\+CPSR}} (uint32\+\_\+t cpsr)
\begin{DoxyCompactList}\small\item\em Set CPSR Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9}{\+\_\+\+\_\+get\+\_\+mode}} (void)
\begin{DoxyCompactList}\small\item\em Get Mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55}{\+\_\+\+\_\+set\+\_\+mode}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358}{\+\_\+\+\_\+get\+\_\+\+SP}} (void)
\begin{DoxyCompactList}\small\item\em Get Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41}{\+\_\+\+\_\+set\+\_\+\+SP}} (uint32\+\_\+t stack)
\begin{DoxyCompactList}\small\item\em Set Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869}{\+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr}} (void)
\begin{DoxyCompactList}\small\item\em Get USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9}{\+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr}} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\begin{DoxyCompactList}\small\item\em Set USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b}{\+\_\+\+\_\+get\+\_\+\+FPEXC}} (void)
\begin{DoxyCompactList}\small\item\em Get FPEXC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61}{\+\_\+\+\_\+set\+\_\+\+FPEXC}} (uint32\+\_\+t fpexc)
\begin{DoxyCompactList}\small\item\em Set FPEXC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a}{\+\_\+\+\_\+\+FPU\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Floating Point Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}{T\+\_\+\+UINT16\+\_\+\+WRITE}} \{ uint16\+\_\+t v
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}{T\+\_\+\+UINT16\+\_\+\+READ}} \{ uint16\+\_\+t v
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}{T\+\_\+\+UINT32\+\_\+\+WRITE}} \{ uint32\+\_\+t v
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca}{T\+\_\+\+UINT32\+\_\+\+READ}} \{ uint32\+\_\+t v
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler specific macros, functions, instructions. 

\begin{DoxyVersion}{Version}
V1.\+2.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
05. May 2021 
\end{DoxyDate}


Definition in file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.



\label{doc-define-members}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_ALIGNED@{\_\_ALIGNED}}
\index{\_\_ALIGNED@{\_\_ALIGNED}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_ALIGNED}{\_\_ALIGNED}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55} 
\#define \+\_\+\+\_\+\+ALIGNED(\begin{DoxyParamCaption}\item[{}]{x}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\_\_attribute\_\_}}((aligned(x)))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00096}{96}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a1378040bcf22428955c6e3ce9c2053cd}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_ASM@{\_\_ASM}}
\index{\_\_ASM@{\_\_ASM}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_ASM}{\_\_ASM}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a1378040bcf22428955c6e3ce9c2053cd} 
\#define \+\_\+\+\_\+\+ASM~\+\_\+\+\_\+asm}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00032}{32}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_BKPT@{\_\_BKPT}}
\index{\_\_BKPT@{\_\_BKPT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_BKPT}{\_\_BKPT}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397} 
\#define \+\_\+\+\_\+\+BKPT(\begin{DoxyParamCaption}\item[{}]{value}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}bkpt\ "{}}\#value)}

\end{DoxyCode}


Breakpoint. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00190}{190}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_CLREX@{\_\_CLREX}}
\index{\_\_CLREX@{\_\_CLREX}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLREX}{\_\_CLREX}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03} 
\#define \+\_\+\+\_\+\+CLREX(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_arm\_clrex}

\end{DoxyCode}


Remove the exclusive lock. 

Removes the exclusive lock which is created by LDREX. 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00281}{281}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a6516fb12ab0dd45c734f8cef7d921af6}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_COMPILER\_BARRIER@{\_\_COMPILER\_BARRIER}}
\index{\_\_COMPILER\_BARRIER@{\_\_COMPILER\_BARRIER}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_COMPILER\_BARRIER}{\_\_COMPILER\_BARRIER}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a6516fb12ab0dd45c734f8cef7d921af6} 
\#define \+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}"{}}:::\textcolor{stringliteral}{"{}memory"{}})}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00102}{102}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a671101179b5943990785f36f8c1e2269}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_DMB@{\_\_DMB}}
\index{\_\_DMB@{\_\_DMB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_DMB}{\_\_DMB}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a671101179b5943990785f36f8c1e2269} 
\#define \+\_\+\+\_\+\+DMB(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_arm\_dmb(0xF)}

\end{DoxyCode}


Data Memory Barrier. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00139}{139}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a067d257a2b34565410acefb5afef2203}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_DSB@{\_\_DSB}}
\index{\_\_DSB@{\_\_DSB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_DSB}{\_\_DSB}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a067d257a2b34565410acefb5afef2203} 
\#define \+\_\+\+\_\+\+DSB(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_arm\_dsb(0xF)}

\end{DoxyCode}


Data Synchronization Barrier. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00134}{134}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_FORCEINLINE@{\_\_FORCEINLINE}}
\index{\_\_FORCEINLINE@{\_\_FORCEINLINE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_FORCEINLINE}{\_\_FORCEINLINE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a2ecb43ce8e7aa73d32f50afa67b42c76} 
\#define \+\_\+\+\_\+\+FORCEINLINE~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00038}{38}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_INLINE@{\_\_INLINE}}
\index{\_\_INLINE@{\_\_INLINE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_INLINE}{\_\_INLINE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ade2d8d7118f8ff49547f60aa0c3382bb} 
\#define \+\_\+\+\_\+\+INLINE~\+\_\+\+\_\+inline}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00035}{35}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aad233022e850a009fc6f7602be1182f6}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_ISB@{\_\_ISB}}
\index{\_\_ISB@{\_\_ISB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_ISB}{\_\_ISB}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aad233022e850a009fc6f7602be1182f6} 
\#define \+\_\+\+\_\+\+ISB(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_arm\_isb(0xF)}

\end{DoxyCode}


Instruction Synchronization Barrier. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00129}{129}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXB@{\_\_LDREXB}}
\index{\_\_LDREXB@{\_\_LDREXB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXB}{\_\_LDREXB}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada} 
\#define \+\_\+\+\_\+\+LDREXB~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (8 bit) 

Executes a exclusive LDR instruction for 8 bit value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint8\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00228}{228}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXH@{\_\_LDREXH}}
\index{\_\_LDREXH@{\_\_LDREXH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXH}{\_\_LDREXH}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda} 
\#define \+\_\+\+\_\+\+LDREXH~(uint16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (16 bit) 

Executes a exclusive LDR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint16\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00237}{237}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXW@{\_\_LDREXW}}
\index{\_\_LDREXW@{\_\_LDREXW}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXW}{\_\_LDREXW}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54} 
\#define \+\_\+\+\_\+\+LDREXW~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (32 bit) 

Executes a exclusive LDR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint32\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00245}{245}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a153a4a31b276a9758959580538720a51}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_NO\_RETURN@{\_\_NO\_RETURN}}
\index{\_\_NO\_RETURN@{\_\_NO\_RETURN}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_NO\_RETURN}{\_\_NO\_RETURN}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a153a4a31b276a9758959580538720a51} 
\#define \+\_\+\+\_\+\+NO\+\_\+\+RETURN~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+noreturn\+\_\+\+\_\+))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00047}{47}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abd585ddc865fb9b7f2493af1eee1a572}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_NOP@{\_\_NOP}}
\index{\_\_NOP@{\_\_NOP}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_NOP}{\_\_NOP}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_abd585ddc865fb9b7f2493af1eee1a572} 
\#define \+\_\+\+\_\+\+NOP~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+nop}



No Operation. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00109}{109}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abe8996d3d985ee1529475443cc635bf1}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_PACKED@{\_\_PACKED}}
\index{\_\_PACKED@{\_\_PACKED}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_PACKED}{\_\_PACKED}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_abe8996d3d985ee1529475443cc635bf1} 
\#define \+\_\+\+\_\+\+PACKED~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00059}{59}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a4dbb70fab85207c27b581ecb6532b314}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_PACKED\_STRUCT@{\_\_PACKED\_STRUCT}}
\index{\_\_PACKED\_STRUCT@{\_\_PACKED\_STRUCT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_PACKED\_STRUCT}{\_\_PACKED\_STRUCT}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a4dbb70fab85207c27b581ecb6532b314} 
\#define \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT~struct \mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00062}{62}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_RBIT@{\_\_RBIT}}
\index{\_\_RBIT@{\_\_RBIT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_RBIT}{\_\_RBIT}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f} 
\#define \+\_\+\+\_\+\+RBIT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+rbit}



Reverse bit order of value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00197}{197}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REV@{\_\_REV}}
\index{\_\_REV@{\_\_REV}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV}{\_\_REV}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc} 
\#define \+\_\+\+\_\+\+REV(\begin{DoxyParamCaption}\item[{}]{value}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_bswap32(value)}

\end{DoxyCode}


Reverse byte order (32 bit) 

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00147}{147}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REV16@{\_\_REV16}}
\index{\_\_REV16@{\_\_REV16}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV16}{\_\_REV16}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba} 
\#define \+\_\+\+\_\+\+REV16(\begin{DoxyParamCaption}\item[{}]{value}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\_\_ROR}}(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga14f54807872c0f5e05604c4924abfdae}{\_\_REV}}(value),\ 16)}

\end{DoxyCode}


Reverse byte order (16 bit) 

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00155}{155}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REVSH@{\_\_REVSH}}
\index{\_\_REVSH@{\_\_REVSH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REVSH}{\_\_REVSH}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404} 
\#define \+\_\+\+\_\+\+REVSH(\begin{DoxyParamCaption}\item[{}]{value}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(int16\_t)\_\_builtin\_bswap16(value)}

\end{DoxyCode}


Reverse byte order (16 bit) 

Reverses the byte order in a 16-\/bit value and returns the signed 16-\/bit result. For example, 0x0080 becomes 0x8000. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00164}{164}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aab4f296d0022b4b10dc0976eb22052f9}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_SEV@{\_\_SEV}}
\index{\_\_SEV@{\_\_SEV}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_SEV}{\_\_SEV}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aab4f296d0022b4b10dc0976eb22052f9} 
\#define \+\_\+\+\_\+\+SEV~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+sev}



Send Event. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00124}{124}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_SSAT@{\_\_SSAT}}
\index{\_\_SSAT@{\_\_SSAT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_SSAT}{\_\_SSAT}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8} 
\#define \+\_\+\+\_\+\+SSAT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ssat}



Signed Saturate. 

Saturates a signed value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{in}}  & {\em sat} & Bit position to saturate to (1..32) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00290}{290}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab904513442afdf77d4f8c74f23cbb040}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STATIC\_FORCEINLINE@{\_\_STATIC\_FORCEINLINE}}
\index{\_\_STATIC\_FORCEINLINE@{\_\_STATIC\_FORCEINLINE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STATIC\_FORCEINLINE}{\_\_STATIC\_FORCEINLINE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab904513442afdf77d4f8c74f23cbb040} 
\#define \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline)) static \+\_\+\+\_\+inline}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00044}{44}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STATIC\_INLINE@{\_\_STATIC\_INLINE}}
\index{\_\_STATIC\_INLINE@{\_\_STATIC\_INLINE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STATIC\_INLINE}{\_\_STATIC\_INLINE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c} 
\#define \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE~static \+\_\+\+\_\+inline}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00041}{41}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXB@{\_\_STREXB}}
\index{\_\_STREXB@{\_\_STREXB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXB}{\_\_STREXB}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b} 
\#define \+\_\+\+\_\+\+STREXB~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (8 bit) 

Executes a exclusive STR instruction for 8 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00255}{255}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXH@{\_\_STREXH}}
\index{\_\_STREXH@{\_\_STREXH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXH}{\_\_STREXH}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b} 
\#define \+\_\+\+\_\+\+STREXH~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (16 bit) 

Executes a exclusive STR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00265}{265}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXW@{\_\_STREXW}}
\index{\_\_STREXW@{\_\_STREXW}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXW}{\_\_STREXW}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff} 
\#define \+\_\+\+\_\+\+STREXW~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (32 bit) 

Executes a exclusive STR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00275}{275}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab71b66e5ce403158d3dee62a59f9175f}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_UNALIGNED\_UINT16\_READ@{\_\_UNALIGNED\_UINT16\_READ}}
\index{\_\_UNALIGNED\_UINT16\_READ@{\_\_UNALIGNED\_UINT16\_READ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_UNALIGNED\_UINT16\_READ}{\_\_UNALIGNED\_UINT16\_READ}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab71b66e5ce403158d3dee62a59f9175f} 
\#define \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ(\begin{DoxyParamCaption}\item[{}]{addr}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((\textcolor{keyword}{const}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{_core_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}{T\_UINT16\_READ}}\ *)(\textcolor{keyword}{const}\ \textcolor{keywordtype}{void}\ *)(addr))-\/>v)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00078}{78}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a5103fb373cae9837cc4a384be55dc87f}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_UNALIGNED\_UINT16\_WRITE@{\_\_UNALIGNED\_UINT16\_WRITE}}
\index{\_\_UNALIGNED\_UINT16\_WRITE@{\_\_UNALIGNED\_UINT16\_WRITE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_UNALIGNED\_UINT16\_WRITE}{\_\_UNALIGNED\_UINT16\_WRITE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a5103fb373cae9837cc4a384be55dc87f} 
\#define \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE(\begin{DoxyParamCaption}\item[{}]{addr}{, }\item[{}]{val}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(void)((((\textcolor{keyword}{struct}\ \mbox{\hyperlink{_core_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}{T\_UINT16\_WRITE}}\ *)(\textcolor{keywordtype}{void}\ *)(addr))-\/>v)\ =\ (val))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00070}{70}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_UNALIGNED\_UINT32\_READ@{\_\_UNALIGNED\_UINT32\_READ}}
\index{\_\_UNALIGNED\_UINT32\_READ@{\_\_UNALIGNED\_UINT32\_READ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_UNALIGNED\_UINT32\_READ}{\_\_UNALIGNED\_UINT32\_READ}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a3b931f0b051b8c1a6377a3dcc7559b5e} 
\#define \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ(\begin{DoxyParamCaption}\item[{}]{addr}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((\textcolor{keyword}{const}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{_core_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca}{T\_UINT32\_READ}}\ *)(\textcolor{keyword}{const}\ \textcolor{keywordtype}{void}\ *)(addr))-\/>v)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00093}{93}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a203f593d140ed88b81bc189edc861110}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_UNALIGNED\_UINT32\_WRITE@{\_\_UNALIGNED\_UINT32\_WRITE}}
\index{\_\_UNALIGNED\_UINT32\_WRITE@{\_\_UNALIGNED\_UINT32\_WRITE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_UNALIGNED\_UINT32\_WRITE}{\_\_UNALIGNED\_UINT32\_WRITE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a203f593d140ed88b81bc189edc861110} 
\#define \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE(\begin{DoxyParamCaption}\item[{}]{addr}{, }\item[{}]{val}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(void)((((\textcolor{keyword}{struct}\ \mbox{\hyperlink{_core_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}{T\_UINT32\_WRITE}}\ *)(\textcolor{keywordtype}{void}\ *)(addr))-\/>v)\ =\ (val))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00086}{86}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_USAT@{\_\_USAT}}
\index{\_\_USAT@{\_\_USAT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_USAT}{\_\_USAT}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb} 
\#define \+\_\+\+\_\+\+USAT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+usat}



Unsigned Saturate. 

Saturates an unsigned value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{in}}  & {\em sat} & Bit position to saturate to (0..31) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00299}{299}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_USED@{\_\_USED}}
\index{\_\_USED@{\_\_USED}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_USED}{\_\_USED}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a3e40e4c553fc11588f7a4c2a19e789e0} 
\#define \+\_\+\+\_\+\+USED~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((used))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00053}{53}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac607bf387b29162be6a9b77fc7999539}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_WEAK@{\_\_WEAK}}
\index{\_\_WEAK@{\_\_WEAK}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_WEAK}{\_\_WEAK}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ac607bf387b29162be6a9b77fc7999539} 
\#define \+\_\+\+\_\+\+WEAK~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((weak))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00056}{56}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aac6cc7dd4325d9cb40d3290fa5244b3d}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_WFE@{\_\_WFE}}
\index{\_\_WFE@{\_\_WFE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_WFE}{\_\_WFE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_aac6cc7dd4325d9cb40d3290fa5244b3d} 
\#define \+\_\+\+\_\+\+WFE~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfe}



Wait For Event. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00119}{119}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad23bf2b78a9a4524157c9de0d30b7448}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_WFI@{\_\_WFI}}
\index{\_\_WFI@{\_\_WFI}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_WFI}{\_\_WFI}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ad23bf2b78a9a4524157c9de0d30b7448} 
\#define \+\_\+\+\_\+\+WFI~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfi}



Wait For Interrupt. 



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00114}{114}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!CMSIS\_DEPRECATED@{CMSIS\_DEPRECATED}}
\index{CMSIS\_DEPRECATED@{CMSIS\_DEPRECATED}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{CMSIS\_DEPRECATED}{CMSIS\_DEPRECATED}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_acdc36c1b3d3e16c17a73889b7d06d0d2} 
\#define CMSIS\+\_\+\+DEPRECATED~\mbox{\hyperlink{syscalls_8c_af9aace1b44b73111e15aa39f06f43456}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((deprecated))}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00050}{50}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.



\label{doc-func-members}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_CLZ@{\_\_CLZ}}
\index{\_\_CLZ@{\_\_CLZ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLZ()}{\_\_CLZ()}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint8\+\_\+t \+\_\+\+\_\+\+CLZ (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{value}{}\end{DoxyParamCaption})}



Count leading zeros. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em value} & Value to count the leading zeros \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
number of leading zeros in value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00204}{204}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_ROR@{\_\_ROR}}
\index{\_\_ROR@{\_\_ROR}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_ROR()}{\_\_ROR()}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+\+ROR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{op1}{, }\item[{uint32\+\_\+t}]{op2}{}\end{DoxyParamCaption})}



Rotate Right in unsigned value (32 bit) 

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em op1} & Value to rotate \\
\hline
\mbox{\texttt{in}}  & {\em op2} & Number of Bits to rotate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Rotated value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00174}{174}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.



\label{doc-var-members}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_doc-var-members}
\doxysubsection{Variable Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!T\_UINT16\_READ@{T\_UINT16\_READ}}
\index{T\_UINT16\_READ@{T\_UINT16\_READ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{T\_UINT16\_READ}{T\_UINT16\_READ}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} T\+\_\+\+UINT16\+\_\+\+READ \{ uint16\+\_\+t v}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00076}{76}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!T\_UINT16\_WRITE@{T\_UINT16\_WRITE}}
\index{T\_UINT16\_WRITE@{T\_UINT16\_WRITE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{T\_UINT16\_WRITE}{T\_UINT16\_WRITE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} T\+\_\+\+UINT16\+\_\+\+WRITE \{ uint16\+\_\+t v}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00068}{68}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!T\_UINT32\_READ@{T\_UINT32\_READ}}
\index{T\_UINT32\_READ@{T\_UINT32\_READ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{T\_UINT32\_READ}{T\_UINT32\_READ}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} T\+\_\+\+UINT32\+\_\+\+READ \{ uint32\+\_\+t v}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00091}{91}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}\index{cmsis\_armclang.h@{cmsis\_armclang.h}!T\_UINT32\_WRITE@{T\_UINT32\_WRITE}}
\index{T\_UINT32\_WRITE@{T\_UINT32\_WRITE}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{T\_UINT32\_WRITE}{T\_UINT32\_WRITE}}
{\footnotesize\ttfamily \label{_core___a_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}{\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}} T\+\_\+\+UINT32\+\_\+\+WRITE \{ uint32\+\_\+t v}



Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00084}{84}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

