#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  1 12:38:19 2023
# Process ID: 1760846
# Current directory: /home/vs/funtion/verilog/ELD_LAB
# Command line: vivado
# Log file: /home/vs/funtion/verilog/ELD_LAB/vivado.log
# Journal file: /home/vs/funtion/verilog/ELD_LAB/vivado.jou
#-----------------------------------------------------------
start_gui
set_param board.repoPaths {/home/vs/.Xilinx/Vivado/2019.1/xhub/board_store}
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::install [xhub::get_xitems -of_objects [xhub::get_xstores xilinx_board_store]]
xhub::update [xhub::get_xitems -of_objects [xhub::get_xstores xilinx_board_store]]
create_project HW_2-hardwere_add-subtract /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
file mkdir /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new
close [ open /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/top_adder.v w ]
add_files /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/top_adder.v
close [ open /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/full_adder_1bit.v w ]
add_files /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/full_adder_1bit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {3} CONFIG.C_NUM_PROBE_IN {4}] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_PROBE_OUT1_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {4} CONFIG.C_PROBE_IN0_WIDTH {5}] [get_ips vio_0]
close [ open /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/top_adder_hware.v w ]
add_files /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/new/top_adder_hware.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/constrs_1
file mkdir /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/constrs_1/new
close [ open /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/constrs_1/new/Zed_cons.xdc w ]
add_files -fileset constrs_1 /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/constrs_1/new/Zed_cons.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
