
always @(posedge clk) begin
    if (a) begin
        q <= 3'b100;
    end else begin
        q <= q + 1;
    end
end
endmodule