-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_cnn_Pipeline_pad_for_rows_pad_for_cols is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_in_ce0 : OUT STD_LOGIC;
    img_in_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img0_ce0 : OUT STD_LOGIC;
    pad_img0_we0 : OUT STD_LOGIC;
    pad_img0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_ce : OUT STD_LOGIC );
end;


architecture behav of cnn_cnn_Pipeline_pad_for_rows_pad_for_cols is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_437F0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011011111110000000000000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln11_fu_115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln11_fu_145_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_304_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_fu_153_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_1_reg_310_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal img_in_load_reg_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln17_fu_220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv7_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln17_4_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln17_6_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_fu_54 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln13_fu_161_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c_load : STD_LOGIC_VECTOR (4 downto 0);
    signal r_fu_58 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_r_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_62 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln11_1_fu_121_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln13_fu_139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_fu_133_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_189_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln17_fu_196_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln17_fu_200_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln17_3_fu_206_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln17_2_fu_209_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_224_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_372_fu_229_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_373_fu_241_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln17_1_fu_237_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln17_2_fu_249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln17_fu_259_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_1_fu_253_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln17_5_fu_264_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln17_3_fu_268_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component cnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    c_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln11_fu_115_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_fu_54 <= add_ln13_fu_161_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_54 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln11_fu_115_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_62 <= add_ln11_1_fu_121_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_62 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    r_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln11_fu_115_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    r_fu_58 <= select_ln11_1_fu_153_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    r_fu_58 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                conv7_i_reg_332 <= grp_fu_409_p_dout0;
                img_in_load_reg_322 <= img_in_q0;
                select_ln11_1_reg_310_pp0_iter10_reg <= select_ln11_1_reg_310_pp0_iter9_reg;
                select_ln11_1_reg_310_pp0_iter11_reg <= select_ln11_1_reg_310_pp0_iter10_reg;
                select_ln11_1_reg_310_pp0_iter12_reg <= select_ln11_1_reg_310_pp0_iter11_reg;
                select_ln11_1_reg_310_pp0_iter13_reg <= select_ln11_1_reg_310_pp0_iter12_reg;
                select_ln11_1_reg_310_pp0_iter14_reg <= select_ln11_1_reg_310_pp0_iter13_reg;
                select_ln11_1_reg_310_pp0_iter2_reg <= select_ln11_1_reg_310_pp0_iter1_reg;
                select_ln11_1_reg_310_pp0_iter3_reg <= select_ln11_1_reg_310_pp0_iter2_reg;
                select_ln11_1_reg_310_pp0_iter4_reg <= select_ln11_1_reg_310_pp0_iter3_reg;
                select_ln11_1_reg_310_pp0_iter5_reg <= select_ln11_1_reg_310_pp0_iter4_reg;
                select_ln11_1_reg_310_pp0_iter6_reg <= select_ln11_1_reg_310_pp0_iter5_reg;
                select_ln11_1_reg_310_pp0_iter7_reg <= select_ln11_1_reg_310_pp0_iter6_reg;
                select_ln11_1_reg_310_pp0_iter8_reg <= select_ln11_1_reg_310_pp0_iter7_reg;
                select_ln11_1_reg_310_pp0_iter9_reg <= select_ln11_1_reg_310_pp0_iter8_reg;
                select_ln11_reg_304_pp0_iter10_reg <= select_ln11_reg_304_pp0_iter9_reg;
                select_ln11_reg_304_pp0_iter11_reg <= select_ln11_reg_304_pp0_iter10_reg;
                select_ln11_reg_304_pp0_iter12_reg <= select_ln11_reg_304_pp0_iter11_reg;
                select_ln11_reg_304_pp0_iter13_reg <= select_ln11_reg_304_pp0_iter12_reg;
                select_ln11_reg_304_pp0_iter14_reg <= select_ln11_reg_304_pp0_iter13_reg;
                select_ln11_reg_304_pp0_iter2_reg <= select_ln11_reg_304_pp0_iter1_reg;
                select_ln11_reg_304_pp0_iter3_reg <= select_ln11_reg_304_pp0_iter2_reg;
                select_ln11_reg_304_pp0_iter4_reg <= select_ln11_reg_304_pp0_iter3_reg;
                select_ln11_reg_304_pp0_iter5_reg <= select_ln11_reg_304_pp0_iter4_reg;
                select_ln11_reg_304_pp0_iter6_reg <= select_ln11_reg_304_pp0_iter5_reg;
                select_ln11_reg_304_pp0_iter7_reg <= select_ln11_reg_304_pp0_iter6_reg;
                select_ln11_reg_304_pp0_iter8_reg <= select_ln11_reg_304_pp0_iter7_reg;
                select_ln11_reg_304_pp0_iter9_reg <= select_ln11_reg_304_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln11_1_reg_310 <= select_ln11_1_fu_153_p3;
                select_ln11_1_reg_310_pp0_iter1_reg <= select_ln11_1_reg_310;
                select_ln11_reg_304 <= select_ln11_fu_145_p3;
                select_ln11_reg_304_pp0_iter1_reg <= select_ln11_reg_304;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln11_1_fu_121_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln11_fu_133_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_r_load) + unsigned(ap_const_lv5_1));
    add_ln13_fu_161_p2 <= std_logic_vector(unsigned(select_ln11_fu_145_p3) + unsigned(ap_const_lv5_1));
    add_ln17_1_fu_253_p2 <= std_logic_vector(unsigned(zext_ln17_1_fu_237_p1) + unsigned(zext_ln17_2_fu_249_p1));
    add_ln17_2_fu_209_p2 <= std_logic_vector(unsigned(sub_ln17_fu_200_p2) + unsigned(zext_ln17_3_fu_206_p1));
    add_ln17_3_fu_268_p2 <= std_logic_vector(unsigned(add_ln17_1_fu_253_p2) + unsigned(zext_ln17_5_fu_264_p1));
    add_ln17_fu_259_p2 <= std_logic_vector(unsigned(select_ln11_reg_304_pp0_iter14_reg) + unsigned(ap_const_lv5_3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln11_fu_115_p2)
    begin
        if (((icmp_ln11_fu_115_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, c_fu_54, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_c_load <= c_fu_54;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_62)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_62;
        end if; 
    end process;


    ap_sig_allocacmp_r_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, r_fu_58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_r_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_r_load <= r_fu_58;
        end if; 
    end process;

    bitcast_ln17_fu_220_p1 <= img_in_load_reg_322;
    empty_fu_224_p2 <= std_logic_vector(unsigned(select_ln11_1_reg_310_pp0_iter14_reg) + unsigned(ap_const_lv5_3));
    grp_fu_409_p_ce <= ap_const_logic_1;
    grp_fu_409_p_din0 <= bitcast_ln17_fu_220_p1;
    grp_fu_409_p_din1 <= ap_const_lv32_437F0000;
    icmp_ln11_fu_115_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_310) else "0";
    icmp_ln13_fu_139_p2 <= "1" when (ap_sig_allocacmp_c_load = ap_const_lv5_1C) else "0";
    img_in_address0 <= zext_ln17_4_fu_215_p1(10 - 1 downto 0);

    img_in_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_in_ce0 <= ap_const_logic_1;
        else 
            img_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pad_img0_address0 <= zext_ln17_6_fu_274_p1(11 - 1 downto 0);

    pad_img0_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            pad_img0_ce0 <= ap_const_logic_1;
        else 
            pad_img0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pad_img0_d0 <= conv7_i_reg_332;

    pad_img0_we0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            pad_img0_we0 <= ap_const_logic_1;
        else 
            pad_img0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln11_1_fu_153_p3 <= 
        add_ln11_fu_133_p2 when (icmp_ln13_fu_139_p2(0) = '1') else 
        ap_sig_allocacmp_r_load;
    select_ln11_fu_145_p3 <= 
        ap_const_lv5_0 when (icmp_ln13_fu_139_p2(0) = '1') else 
        ap_sig_allocacmp_c_load;
    sub_ln17_fu_200_p2 <= std_logic_vector(unsigned(tmp_fu_182_p3) - unsigned(zext_ln17_fu_196_p1));
    tmp_372_fu_229_p3 <= (empty_fu_224_p2 & ap_const_lv5_0);
    tmp_373_fu_241_p3 <= (empty_fu_224_p2 & ap_const_lv1_0);
    tmp_fu_182_p3 <= (select_ln11_1_reg_310 & ap_const_lv5_0);
    tmp_s_fu_189_p3 <= (select_ln11_1_reg_310 & ap_const_lv2_0);
    zext_ln17_1_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_372_fu_229_p3),11));
    zext_ln17_2_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_373_fu_241_p3),11));
    zext_ln17_3_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln11_reg_304),10));
    zext_ln17_4_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_2_fu_209_p2),64));
    zext_ln17_5_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_fu_259_p2),11));
    zext_ln17_6_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_3_fu_268_p2),64));
    zext_ln17_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_189_p3),10));
end behav;
