$date
	Wed Nov 19 14:13:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delay_action_tb $end
$var wire 1 ! out $end
$var wire 4 " counter [3:0] $end
$var parameter 32 # DELAY $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module UUT $end
$var wire 1 $ clk $end
$var wire 1 & en $end
$var wire 1 % rst $end
$var parameter 32 ' CONST $end
$var reg 1 ! out $end
$var reg 4 ( out_counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 '
b1010 #
$end
#0
$dumpvars
b0 (
0&
1%
1$
b0 "
0!
$end
#5000
0$
#10000
b1 "
b1 (
1$
0%
#15000
0$
#20000
b10 "
b10 (
1$
#25000
0$
#30000
b11 "
b11 (
1$
#35000
0$
#40000
b100 "
b100 (
1$
#45000
0$
#50000
b101 "
b101 (
1$
#55000
0$
#60000
b110 "
b110 (
1$
#65000
0$
#70000
b111 "
b111 (
1$
#75000
0$
#80000
b1000 "
b1000 (
1$
#85000
0$
#90000
b1001 "
b1001 (
1$
#95000
0$
#100000
1&
b1010 "
b1010 (
1$
#105000
0$
#110000
1!
1$
#115000
0$
#120000
1$
#125000
0$
#130000
1$
#135000
0$
#140000
1$
#145000
0$
#150000
1$
#155000
0$
#160000
1$
#165000
0$
#170000
1$
#175000
0$
#180000
1$
#185000
0$
#190000
1$
#195000
0$
#200000
1$
#205000
0$
#210000
0!
b0 "
b0 (
0&
1$
1%
#215000
0$
#220000
1$
