<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CBHS (immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CBHS (immediate)</h2><p>Compare unsigned greater than or equal immediate and branch</p>
      <p class="aml">This instruction compares the unsigned value in a register with an
immediate, and conditionally branches to a label at a PC-relative offset
if the register value is greater than or equal to the immediate. It
provides a hint that this is not a subroutine call or return. This
instruction does not affect the condition flags.</p>
    <p>
        This is a pseudo-instruction of
        <a href="cbcc_imm.html">CB&lt;cc&gt; (immediate)</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="cbcc_imm.html">CB&lt;cc&gt; (immediate)</a>.
        </li><li>
            The assembler syntax is used only for assembly, and is not used on disassembly.
          </li><li>The description of <a href="cbcc_imm.html">CB&lt;cc&gt; (immediate)</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <h3 class="classheading"><a id="iclass_branch"/>Branch<span style="font-size:smaller;"><br/>(FEAT_CMPBR)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td colspan="6" class="lr">imm6</td><td class="lr">0</td><td colspan="9" class="lr">imm9</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td colspan="7"/><td colspan="3" class="droppedname">cc</td><td colspan="6"/><td/><td colspan="9"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit higher variant
            </h4><a id="CBHS_CBHI_32_imm"/>
        Applies when
        <span class="bitdiff"> (sf == 0)</span><p class="asm-code">CBHS  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, #<a href="#cbr_uimm_p1" title="Is an unsigned immediate, in the range 1 to 64, encoded as &quot;imm6&quot; plus 1.">&lt;immp1&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="cbcc_imm.html#CBHI_32_imm">CBHI</a>  <a href="cbcc_imm.html#WtOrWZR">&lt;Wt&gt;</a>, #<a href="cbcc_imm.html#cbr_uimm">&lt;imm&gt;</a>, <a href="cbcc_imm.html#imm9_offset">&lt;label&gt;</a></p>
          
        </div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit higher variant
            </h4><a id="CBHS_CBHI_64_imm"/>
        Applies when
        <span class="bitdiff"> (sf == 1)</span><p class="asm-code">CBHS  <a href="#XtOrXZR" title="Is the 64-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, #<a href="#cbr_uimm_p1" title="Is an unsigned immediate, in the range 1 to 64, encoded as &quot;imm6&quot; plus 1.">&lt;immp1&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="cbcc_imm.html#CBHI_64_imm">CBHI</a>  <a href="cbcc_imm.html#XtOrXZR">&lt;Xt&gt;</a>, #<a href="cbcc_imm.html#cbr_uimm">&lt;imm&gt;</a>, <a href="cbcc_imm.html#imm9_offset">&lt;label&gt;</a></p>
          
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt&gt;</td><td><a id="WtOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;immp1&gt;</td><td><a id="cbr_uimm_p1"/>
        
          <p class="aml">Is an unsigned immediate, in the range 1 to 64, encoded as "imm6" plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;label&gt;</td><td><a id="imm9_offset"/>
        
          <p class="aml">Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as "imm9" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="XtOrXZR"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register to be tested, encoded in the "Rt" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="cbcc_imm.html">CB&lt;cc&gt; (immediate)</a> gives the operational pseudocode for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2025-03_rel, pseudocode v2025-03_rel
      ; Build timestamp: 2025-03-21T17:41
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
