#! /mingw32/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw32\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\va_math.vpi";
S_01248860 .scope module, "system_control" "system_control" 2 8;
 .timescale 0 0;
v012d7aa8_0 .var "S", 0 0;
v012d7b00_0 .var "clk", 0 0;
v012d8740_0 .net "instruction_wire_out", 31 0, L_01297cb8;  1 drivers
v012d83d0_0 .var "reset", 0 0;
S_0128b4c0 .scope module, "adder" "Adder_4" 2 45, 3 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "adder_in";
    .port_info 1 /OUTPUT 9 "adder_out";
v01282db8_0 .net "adder_in", 8 0, v012d76e0_0;  1 drivers
v01282e10_0 .var "adder_out", 8 0;
E_01299138 .event anyedge, v01282db8_0;
S_01299f08 .scope module, "control_unit" "PPU_Control_Unit" 2 93, 4 2 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 18 "control_signals";
    .port_info 2 /OUTPUT 3 "ID_SourceOperand_3bits";
    .port_info 3 /OUTPUT 4 "ID_ALU_OP";
    .port_info 4 /OUTPUT 1 "ID_Load_Instr";
    .port_info 5 /OUTPUT 1 "ID_RF_Enable";
    .port_info 6 /OUTPUT 1 "ID_B_Instr";
    .port_info 7 /OUTPUT 1 "ID_TA_Instr";
    .port_info 8 /OUTPUT 2 "ID_MEM_Size";
    .port_info 9 /OUTPUT 1 "ID_MEM_RW";
    .port_info 10 /OUTPUT 1 "ID_MEM_SE";
    .port_info 11 /OUTPUT 1 "ID_Enable_HI";
    .port_info 12 /OUTPUT 1 "ID_Enable_LO";
    .port_info 13 /OUTPUT 1 "ID_MEM_Enable";
P_0129c908 .param/l "ADDIU_OP" 0 4 84, C4<001001>;
P_0129c928 .param/l "ADDI_OP" 0 4 83, C4<001000>;
P_0129c948 .param/l "ADDU_FUNCT" 0 4 29, C4<100001>;
P_0129c968 .param/l "ADD_FUNCT" 0 4 28, C4<100000>;
P_0129c988 .param/l "ANDI_OP" 0 4 85, C4<001100>;
P_0129c9a8 .param/l "AND_FUNCT" 0 4 34, C4<100100>;
P_0129c9c8 .param/l "BAL_RT" 0 4 74, C4<10001>;
P_0129c9e8 .param/l "BEQ_OP" 0 4 86, C4<000100>;
P_0129ca08 .param/l "BGEZAL_RT" 0 4 71, C4<10001>;
P_0129ca28 .param/l "BGEZ_RT" 0 4 70, C4<00001>;
P_0129ca48 .param/l "BGTZ_OP" 0 4 87, C4<000111>;
P_0129ca68 .param/l "BLEZ_OP" 0 4 88, C4<000110>;
P_0129ca88 .param/l "BLTZAL_RT" 0 4 73, C4<10000>;
P_0129caa8 .param/l "BLTZ_RT" 0 4 72, C4<00000>;
P_0129cac8 .param/l "BNE_OP" 0 4 89, C4<000101>;
P_0129cae8 .param/l "B_OP" 0 4 103, C4<000100>;
P_0129cb08 .param/l "CLO_FUNCT" 0 4 61, C4<100001>;
P_0129cb28 .param/l "CLZ_FUNCT" 0 4 62, C4<100000>;
P_0129cb48 .param/l "I_TYPE" 0 4 25, C4<000001>;
P_0129cb68 .param/l "JALR_FUNCT" 0 4 50, C4<001001>;
P_0129cb88 .param/l "JAL_OP" 0 4 108, C4<000011>;
P_0129cba8 .param/l "JR_FUNCT" 0 4 51, C4<001000>;
P_0129cbc8 .param/l "J_OP" 0 4 107, C4<000010>;
P_0129cbe8 .param/l "LBU_OP" 0 4 91, C4<100100>;
P_0129cc08 .param/l "LB_OP" 0 4 90, C4<100000>;
P_0129cc28 .param/l "LHU_OP" 0 4 93, C4<100101>;
P_0129cc48 .param/l "LH_OP" 0 4 92, C4<100001>;
P_0129cc68 .param/l "LUI_OP" 0 4 104, C4<001111>;
P_0129cc88 .param/l "LW_OP" 0 4 98, C4<100011>;
P_0129cca8 .param/l "MFC0_FUNCT" 0 4 65, C4<00000>;
P_0129ccc8 .param/l "MFHI_FUNCT" 0 4 44, C4<010000>;
P_0129cce8 .param/l "MFLO_FUNCT" 0 4 45, C4<010010>;
P_0129cd08 .param/l "MOVN_FUNCT" 0 4 46, C4<001011>;
P_0129cd28 .param/l "MOVZ_FUNCT" 0 4 47, C4<001010>;
P_0129cd48 .param/l "MTC0_FUNCT" 0 4 66, C4<00100>;
P_0129cd68 .param/l "MTHI_FUNCT" 0 4 48, C4<010001>;
P_0129cd88 .param/l "MTLO_FUNCT" 0 4 49, C4<010011>;
P_0129cda8 .param/l "NOR_FUNCT" 0 4 37, C4<100111>;
P_0129cdc8 .param/l "ORI_OP" 0 4 96, C4<001101>;
P_0129cde8 .param/l "OR_FUNCT" 0 4 35, C4<100101>;
P_0129ce08 .param/l "R_TYPE1" 0 4 22, C4<000000>;
P_0129ce28 .param/l "R_TYPE2" 0 4 23, C4<011100>;
P_0129ce48 .param/l "R_TYPE3" 0 4 24, C4<010000>;
P_0129ce68 .param/l "SB_OP" 0 4 100, C4<101000>;
P_0129ce88 .param/l "SD_OP" 0 4 99, C4<101011>;
P_0129cea8 .param/l "SH_OP" 0 4 101, C4<101001>;
P_0129cec8 .param/l "SLLV_FUNCT" 0 4 39, C4<000100>;
P_0129cee8 .param/l "SLL_FUNCT" 0 4 38, C4<000000>;
P_0129cf08 .param/l "SLTIU_OP" 0 4 95, C4<001011>;
P_0129cf28 .param/l "SLTI_OP" 0 4 94, C4<001010>;
P_0129cf48 .param/l "SLTU_FUNCT" 0 4 33, C4<101011>;
P_0129cf68 .param/l "SLT_FUNCT" 0 4 32, C4<101010>;
P_0129cf88 .param/l "SRAV_FUNCT" 0 4 41, C4<000111>;
P_0129cfa8 .param/l "SRA_FUNCT" 0 4 40, C4<000011>;
P_0129cfc8 .param/l "SRLV_FUNCT" 0 4 43, C4<000110>;
P_0129cfe8 .param/l "SRL_FUNCT" 0 4 42, C4<000010>;
P_0129d008 .param/l "SUBU_FUNCT" 0 4 31, C4<100011>;
P_0129d028 .param/l "SUB_FUNCT" 0 4 30, C4<100010>;
P_0129d048 .param/l "SW_OP" 0 4 102, C4<101011>;
P_0129d068 .param/l "TEQI_RT" 0 4 75, C4<01100>;
P_0129d088 .param/l "TEQ_FUNCT" 0 4 52, C4<110100>;
P_0129d0a8 .param/l "TGEIU_RT" 0 4 77, C4<01001>;
P_0129d0c8 .param/l "TGEI_RT" 0 4 76, C4<01000>;
P_0129d0e8 .param/l "TGEU_FUNCT" 0 4 54, C4<110001>;
P_0129d108 .param/l "TGE_FUNCT" 0 4 53, C4<110000>;
P_0129d128 .param/l "TLTIU_RT" 0 4 79, C4<01011>;
P_0129d148 .param/l "TLTI_RT" 0 4 78, C4<01010>;
P_0129d168 .param/l "TLTU_FUNCT" 0 4 56, C4<110011>;
P_0129d188 .param/l "TLT_FUNCT" 0 4 55, C4<110010>;
P_0129d1a8 .param/l "TNEI_RT" 0 4 80, C4<01110>;
P_0129d1c8 .param/l "TNE_FUNCT" 0 4 57, C4<110110>;
P_0129d1e8 .param/l "XORI_OP" 0 4 97, C4<001110>;
P_0129d208 .param/l "XOR_FUNCT" 0 4 36, C4<100110>;
L_01297b98 .functor AND 1, L_012d8480, L_012d8ab0, C4<1>, C4<1>;
v01282e68_0 .net "ID_ALU_OP", 3 0, L_012d8a58;  1 drivers
v01283078_0 .net "ID_B_Instr", 0 0, L_012d8690;  1 drivers
v01282ec0_0 .net "ID_Enable_HI", 0 0, L_012d8d70;  1 drivers
v01282fc8_0 .net "ID_Enable_LO", 0 0, L_012d8bb8;  1 drivers
v012d4fb8_0 .net "ID_Load_Instr", 0 0, L_012d80b8;  1 drivers
v012d4f08_0 .net "ID_MEM_Enable", 0 0, L_012d8dc8;  1 drivers
v012d4d50_0 .net "ID_MEM_RW", 0 0, L_012d8320;  1 drivers
v012d4f60_0 .net "ID_MEM_SE", 0 0, L_012d8f28;  1 drivers
v012d4eb0_0 .net "ID_MEM_Size", 1 0, L_012d85e0;  1 drivers
v012d4b40_0 .net "ID_RF_Enable", 0 0, L_012d8530;  1 drivers
v012d4e00_0 .net "ID_SourceOperand_3bits", 2 0, L_012d87f0;  1 drivers
v012d4b98_0 .net "ID_TA_Instr", 0 0, L_012d81c0;  1 drivers
v012d4bf0_0 .net *"_ivl_1", 5 0, L_012d8798;  1 drivers
v012d4c48_0 .net *"_ivl_103", 5 0, L_012d86e8;  1 drivers
L_012d9400 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v012d4da8_0 .net/2u *"_ivl_104", 5 0, L_012d9400;  1 drivers
v012d4ca0_0 .net *"_ivl_106", 0 0, L_012d82c8;  1 drivers
L_012d9428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d4cf8_0 .net/2u *"_ivl_108", 0 0, L_012d9428;  1 drivers
L_012d9450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d4e58_0 .net/2u *"_ivl_110", 0 0, L_012d9450;  1 drivers
v012d48d8_0 .net *"_ivl_115", 5 0, L_012d8378;  1 drivers
L_012d9478 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v012d4300_0 .net/2u *"_ivl_116", 5 0, L_012d9478;  1 drivers
v012d4930_0 .net *"_ivl_118", 0 0, L_012d8f80;  1 drivers
L_012d94a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d4670_0 .net/2u *"_ivl_120", 0 0, L_012d94a0;  1 drivers
L_012d94c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d46c8_0 .net/2u *"_ivl_122", 0 0, L_012d94c8;  1 drivers
v012d4988_0 .net *"_ivl_127", 5 0, L_012d8b60;  1 drivers
L_012d94f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v012d41f8_0 .net/2u *"_ivl_128", 5 0, L_012d94f0;  1 drivers
v012d4828_0 .net *"_ivl_13", 5 0, L_012d89a8;  1 drivers
v012d45c0_0 .net *"_ivl_130", 0 0, L_012d8fd8;  1 drivers
L_012d9518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d4880_0 .net/2u *"_ivl_132", 0 0, L_012d9518;  1 drivers
L_012d9540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d4250_0 .net/2u *"_ivl_134", 0 0, L_012d9540;  1 drivers
v012d4098_0 .net *"_ivl_139", 5 0, L_012d8e78;  1 drivers
L_012d90b8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v012d4a38_0 .net/2u *"_ivl_14", 5 0, L_012d90b8;  1 drivers
L_012d9568 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v012d4a90_0 .net/2u *"_ivl_140", 5 0, L_012d9568;  1 drivers
v012d4720_0 .net *"_ivl_142", 0 0, L_012d8ed0;  1 drivers
L_012d9590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d42a8_0 .net/2u *"_ivl_144", 0 0, L_012d9590;  1 drivers
L_012d95b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d4148_0 .net/2u *"_ivl_146", 0 0, L_012d95b8;  1 drivers
v012d4618_0 .net *"_ivl_151", 5 0, L_012d8c10;  1 drivers
L_012d95e0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v012d49e0_0 .net/2u *"_ivl_152", 5 0, L_012d95e0;  1 drivers
v012d4778_0 .net *"_ivl_154", 0 0, L_012d8c68;  1 drivers
L_012d9608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d4ae8_0 .net/2u *"_ivl_156", 0 0, L_012d9608;  1 drivers
L_012d9630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d41a0_0 .net/2u *"_ivl_158", 0 0, L_012d9630;  1 drivers
v012d4460_0 .net *"_ivl_16", 0 0, L_012d8950;  1 drivers
L_012d90e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v012d4040_0 .net/2u *"_ivl_18", 3 0, L_012d90e0;  1 drivers
L_012d9040 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v012d4358_0 .net/2u *"_ivl_2", 5 0, L_012d9040;  1 drivers
v012d4568_0 .net *"_ivl_21", 5 0, L_012d88f8;  1 drivers
L_012d9108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v012d40f0_0 .net/2u *"_ivl_22", 5 0, L_012d9108;  1 drivers
v012d43b0_0 .net *"_ivl_24", 0 0, L_012d8480;  1 drivers
v012d4408_0 .net *"_ivl_27", 5 0, L_012d8588;  1 drivers
L_012d9130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v012d44b8_0 .net/2u *"_ivl_28", 5 0, L_012d9130;  1 drivers
v012d47d0_0 .net *"_ivl_30", 0 0, L_012d8ab0;  1 drivers
v012d4510_0 .net *"_ivl_33", 0 0, L_01297b98;  1 drivers
L_012d9158 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v012d54c0_0 .net/2u *"_ivl_34", 3 0, L_012d9158;  1 drivers
L_012d9180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v012d56d0_0 .net/2u *"_ivl_36", 3 0, L_012d9180;  1 drivers
v012d5af0_0 .net *"_ivl_38", 3 0, L_012d8a00;  1 drivers
v012d5048_0 .net *"_ivl_4", 0 0, L_012d88a0;  1 drivers
v012d5a40_0 .net *"_ivl_43", 5 0, L_012d8428;  1 drivers
L_012d91a8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v012d57d8_0 .net/2u *"_ivl_44", 5 0, L_012d91a8;  1 drivers
v012d50a0_0 .net *"_ivl_46", 0 0, L_012d8218;  1 drivers
L_012d91d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d5518_0 .net/2u *"_ivl_48", 0 0, L_012d91d0;  1 drivers
L_012d91f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d5728_0 .net/2u *"_ivl_50", 0 0, L_012d91f8;  1 drivers
v012d5620_0 .net *"_ivl_55", 5 0, L_012d8b08;  1 drivers
L_012d9220 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v012d5830_0 .net/2u *"_ivl_56", 5 0, L_012d9220;  1 drivers
v012d5360_0 .net *"_ivl_58", 0 0, L_012d8060;  1 drivers
L_012d9068 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v012d53b8_0 .net/2u *"_ivl_6", 2 0, L_012d9068;  1 drivers
L_012d9248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d58e0_0 .net/2u *"_ivl_60", 0 0, L_012d9248;  1 drivers
L_012d9270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d5678_0 .net/2u *"_ivl_62", 0 0, L_012d9270;  1 drivers
v012d5200_0 .net *"_ivl_67", 5 0, L_012d8638;  1 drivers
L_012d9298 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v012d5888_0 .net/2u *"_ivl_68", 5 0, L_012d9298;  1 drivers
v012d55c8_0 .net *"_ivl_70", 0 0, L_012d8110;  1 drivers
L_012d92c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d5780_0 .net/2u *"_ivl_72", 0 0, L_012d92c0;  1 drivers
L_012d92e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d5938_0 .net/2u *"_ivl_74", 0 0, L_012d92e8;  1 drivers
v012d5990_0 .net *"_ivl_79", 5 0, L_012d8848;  1 drivers
L_012d9090 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v012d5a98_0 .net/2u *"_ivl_8", 2 0, L_012d9090;  1 drivers
L_012d9310 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v012d59e8_0 .net/2u *"_ivl_80", 5 0, L_012d9310;  1 drivers
v012d5468_0 .net *"_ivl_82", 0 0, L_012d8168;  1 drivers
L_012d9338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v012d5570_0 .net/2u *"_ivl_84", 0 0, L_012d9338;  1 drivers
L_012d9360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v012d50f8_0 .net/2u *"_ivl_86", 0 0, L_012d9360;  1 drivers
v012d5410_0 .net *"_ivl_91", 5 0, L_012d8270;  1 drivers
L_012d9388 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v012d5150_0 .net/2u *"_ivl_92", 5 0, L_012d9388;  1 drivers
v012d51a8_0 .net *"_ivl_94", 0 0, L_012d84d8;  1 drivers
L_012d93b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v012d5258_0 .net/2u *"_ivl_96", 1 0, L_012d93b0;  1 drivers
L_012d93d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v012d52b0_0 .net/2u *"_ivl_98", 1 0, L_012d93d8;  1 drivers
v012d5308_0 .var "control_signals", 17 0;
v012d5e08_0 .net "instruction", 31 0, v012d7cb8_0;  1 drivers
E_01299198 .event anyedge, v012d5e08_0;
L_012d8798 .part v012d7cb8_0, 26, 6;
L_012d88a0 .cmp/eq 6, L_012d8798, L_012d9040;
L_012d87f0 .functor MUXZ 3, L_012d9090, L_012d9068, L_012d88a0, C4<>;
L_012d89a8 .part v012d7cb8_0, 26, 6;
L_012d8950 .cmp/eq 6, L_012d89a8, L_012d90b8;
L_012d88f8 .part v012d7cb8_0, 26, 6;
L_012d8480 .cmp/eq 6, L_012d88f8, L_012d9108;
L_012d8588 .part v012d7cb8_0, 0, 6;
L_012d8ab0 .cmp/eq 6, L_012d8588, L_012d9130;
L_012d8a00 .functor MUXZ 4, L_012d9180, L_012d9158, L_01297b98, C4<>;
L_012d8a58 .functor MUXZ 4, L_012d8a00, L_012d90e0, L_012d8950, C4<>;
L_012d8428 .part v012d7cb8_0, 26, 6;
L_012d8218 .cmp/eq 6, L_012d8428, L_012d91a8;
L_012d80b8 .functor MUXZ 1, L_012d91f8, L_012d91d0, L_012d8218, C4<>;
L_012d8b08 .part v012d7cb8_0, 26, 6;
L_012d8060 .cmp/eq 6, L_012d8b08, L_012d9220;
L_012d8530 .functor MUXZ 1, L_012d9270, L_012d9248, L_012d8060, C4<>;
L_012d8638 .part v012d7cb8_0, 26, 6;
L_012d8110 .cmp/eq 6, L_012d8638, L_012d9298;
L_012d8690 .functor MUXZ 1, L_012d92e8, L_012d92c0, L_012d8110, C4<>;
L_012d8848 .part v012d7cb8_0, 26, 6;
L_012d8168 .cmp/eq 6, L_012d8848, L_012d9310;
L_012d81c0 .functor MUXZ 1, L_012d9360, L_012d9338, L_012d8168, C4<>;
L_012d8270 .part v012d7cb8_0, 26, 6;
L_012d84d8 .cmp/eq 6, L_012d8270, L_012d9388;
L_012d85e0 .functor MUXZ 2, L_012d93d8, L_012d93b0, L_012d84d8, C4<>;
L_012d86e8 .part v012d7cb8_0, 26, 6;
L_012d82c8 .cmp/eq 6, L_012d86e8, L_012d9400;
L_012d8320 .functor MUXZ 1, L_012d9450, L_012d9428, L_012d82c8, C4<>;
L_012d8378 .part v012d7cb8_0, 26, 6;
L_012d8f80 .cmp/eq 6, L_012d8378, L_012d9478;
L_012d8f28 .functor MUXZ 1, L_012d94c8, L_012d94a0, L_012d8f80, C4<>;
L_012d8b60 .part v012d7cb8_0, 26, 6;
L_012d8fd8 .cmp/eq 6, L_012d8b60, L_012d94f0;
L_012d8d70 .functor MUXZ 1, L_012d9540, L_012d9518, L_012d8fd8, C4<>;
L_012d8e78 .part v012d7cb8_0, 26, 6;
L_012d8ed0 .cmp/eq 6, L_012d8e78, L_012d9568;
L_012d8bb8 .functor MUXZ 1, L_012d95b8, L_012d9590, L_012d8ed0, C4<>;
L_012d8c10 .part v012d7cb8_0, 26, 6;
L_012d8c68 .cmp/eq 6, L_012d8c10, L_012d95e0;
L_012d8dc8 .functor MUXZ 1, L_012d9630, L_012d9608, L_012d8c68, C4<>;
S_01280e20 .scope module, "ex_stage" "EX_Stage" 2 69, 5 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "control_signals";
    .port_info 3 /OUTPUT 18 "control_signals_out";
v012d5bf8_0 .var "SourceOperand_3bits", 0 0;
v012d5d00_0 .var "alu_op_reg", 2 0;
v012d5c50_0 .var "branch_reg", 0 0;
v012d5ca8_0 .net "clk", 0 0, v012d7b00_0;  1 drivers
v012d5d58_0 .net "control_signals", 17 0, v012d70b0_0;  1 drivers
v012d5ba0_0 .var "control_signals_out", 17 0;
v012d5f68_0 .var "load_instr_reg", 0 0;
v012d5fc0_0 .net "reset", 0 0, v012d83d0_0;  1 drivers
v012d5db0_0 .var "rf_enable_reg", 0 0;
v012d5b48_0 .var "ta_instr_reg", 0 0;
E_012991c8 .event posedge, v012d5ca8_0;
S_01277290 .scope module, "id_stage" "ID_Stage" 2 60, 6 4 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_reg";
    .port_info 3 /OUTPUT 18 "control_signals_out";
v012d5f10_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d5e60_0 .var "control_signals_out", 17 0;
v012d5eb8_0 .net "instruction_reg", 31 0, v012d7cb8_0;  alias, 1 drivers
v012d7d10_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
v012d7dc0_0 .var "ta_instr_reg", 0 0;
S_01277368 .scope module, "if_stage" "IF_Stage" 2 52, 7 6 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /OUTPUT 32 "instruction_reg";
v012d7f20_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d7c08_0 .net "instruction_in", 31 0, L_01297cb8;  alias, 1 drivers
v012d7cb8_0 .var "instruction_reg", 31 0;
v012d7f78_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
S_01274580 .scope module, "imem" "InstructionMemory" 2 107, 8 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /OUTPUT 32 "I";
L_01297cb8 .functor BUFZ 32, v012d7fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v012d7c60_0 .net "A", 8 0, v012d7318_0;  1 drivers
v012d7e18_0 .net "I", 31 0, L_01297cb8;  alias, 1 drivers
v012d7fd0_0 .var "instruction_output", 31 0;
v012d7d68 .array "mem", 511 0, 7 0;
E_012991f8 .event anyedge, v012d7c60_0;
S_01274658 .scope module, "mem_stage" "MEM_Stage" 2 77, 9 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "control_signals";
    .port_info 3 /OUTPUT 18 "control_signals_out";
v012d7b58_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d7e70_0 .net "control_signals", 17 0, v012d5ba0_0;  1 drivers
v012d7ec8_0 .var "control_signals_out", 17 0;
v012d7bb0_0 .var "load_instr_reg", 0 0;
v012d7210_0 .var "mem_enable_reg", 0 0;
v012d7630_0 .var "mem_rw_reg", 0 0;
v012d7420_0 .var "mem_se_reg", 0 0;
v012d7058_0 .var "mem_size_reg", 0 0;
v012d7160_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
v012d7268_0 .var "rf_enable_reg", 0 0;
v012d7370_0 .var "ta_instr_reg", 0 0;
S_01257678 .scope module, "mux" "ID_Mux" 2 99, 10 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "input_0";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 18 "mux_control_signals";
v012d7478_0 .net "S", 0 0, v012d7aa8_0;  1 drivers
v012d7580_0 .net "input_0", 17 0, v012d5308_0;  1 drivers
v012d70b0_0 .var "mux_control_signals", 17 0;
E_012992b8 .event anyedge, v012d7478_0;
S_01257750 .scope module, "npc" "NPC_Register" 2 29, 11 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "npc_in";
    .port_info 3 /OUTPUT 9 "npc_out";
v012d7108_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d71b8_0 .var "le_npc", 0 0;
v012d7738_0 .var "le_pc", 0 0;
v012d74d0_0 .net "npc_in", 8 0, v01282e10_0;  1 drivers
v012d76e0_0 .var "npc_out", 8 0;
v012d78f0_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
S_014169b8 .scope module, "pc" "PC_Register" 2 37, 12 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "pc_in";
    .port_info 3 /OUTPUT 9 "pc_out";
v012d72c0_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d7790_0 .var "le_npc", 0 0;
v012d7840_0 .var "le_pc", 0 0;
v012d77e8_0 .net "pc_in", 8 0, v012d76e0_0;  alias, 1 drivers
v012d7318_0 .var "pc_out", 8 0;
v012d73c8_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
S_01416a90 .scope module, "wb_stage" "WB_Stage" 2 85, 13 1 0, S_01248860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "control_signals";
    .port_info 3 /OUTPUT 18 "control_signals_out";
v012d7528_0 .net "clk", 0 0, v012d7b00_0;  alias, 1 drivers
v012d75d8_0 .net "control_signals", 17 0, v012d7ec8_0;  1 drivers
v012d7688_0 .var "control_signals_out", 17 0;
v012d7898_0 .var "hi_enable_reg", 0 0;
v012d7948_0 .var "lo_enable_reg", 0 0;
v012d79a0_0 .net "reset", 0 0, v012d83d0_0;  alias, 1 drivers
v012d79f8_0 .var "rf_enable_reg", 0 0;
v012d7a50_0 .var "ta_instr_reg", 0 0;
    .scope S_01257750;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d7738_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d71b8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_01257750;
T_1 ;
    %wait E_012991c8;
    %load/vec4 v012d78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v012d76e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v012d71b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v012d74d0_0;
    %assign/vec4 v012d76e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_014169b8;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d7840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d7790_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_014169b8;
T_3 ;
    %wait E_012991c8;
    %load/vec4 v012d73c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v012d7318_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v012d7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v012d77e8_0;
    %assign/vec4 v012d7318_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0128b4c0;
T_4 ;
    %wait E_01299138;
    %load/vec4 v01282db8_0;
    %addi 4, 0, 9;
    %store/vec4 v01282e10_0, 0, 9;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_01277368;
T_5 ;
    %wait E_012991c8;
    %load/vec4 v012d7c08_0;
    %assign/vec4 v012d7cb8_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_01277290;
T_6 ;
    %wait E_012991c8;
    %load/vec4 v012d7d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7dc0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v012d5eb8_0;
    %parti/s 1, 7, 4;
    %store/vec4 v012d7dc0_0, 0, 1;
    %load/vec4 v012d5eb8_0;
    %pad/u 18;
    %assign/vec4 v012d5e60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_01280e20;
T_7 ;
    %wait E_012991c8;
    %load/vec4 v012d5fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v012d5d00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d5c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d5f68_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d5db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d5bf8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d5b48_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v012d5d58_0;
    %parti/s 3, 15, 5;
    %pad/u 1;
    %store/vec4 v012d5bf8_0, 0, 1;
    %load/vec4 v012d5d58_0;
    %parti/s 4, 11, 5;
    %pad/u 3;
    %store/vec4 v012d5d00_0, 0, 3;
    %load/vec4 v012d5d58_0;
    %parti/s 1, 10, 5;
    %store/vec4 v012d5c50_0, 0, 1;
    %load/vec4 v012d5d58_0;
    %parti/s 1, 9, 5;
    %store/vec4 v012d5f68_0, 0, 1;
    %load/vec4 v012d5d58_0;
    %parti/s 1, 8, 5;
    %store/vec4 v012d5db0_0, 0, 1;
    %load/vec4 v012d5d58_0;
    %parti/s 1, 7, 4;
    %store/vec4 v012d5b48_0, 0, 1;
    %load/vec4 v012d5bf8_0;
    %pad/u 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5d00_0;
    %pad/u 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5c50_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5f68_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5db0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5b48_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d5ba0_0, 4, 5;
    %load/vec4 v012d5bf8_0;
    %load/vec4 v012d5d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d5c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d5f68_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d5db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d5b48_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %store/vec4 v012d5ba0_0, 0, 18;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01274658;
T_8 ;
    %wait E_012991c8;
    %load/vec4 v012d7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7058_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7268_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7370_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v012d7e70_0;
    %parti/s 2, 5, 4;
    %pad/u 1;
    %store/vec4 v012d7058_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 3, 3;
    %store/vec4 v012d7420_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 4, 4;
    %store/vec4 v012d7630_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 2, 3;
    %store/vec4 v012d7210_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 9, 5;
    %store/vec4 v012d7bb0_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 8, 5;
    %store/vec4 v012d7268_0, 0, 1;
    %load/vec4 v012d7e70_0;
    %parti/s 1, 7, 4;
    %store/vec4 v012d7370_0, 0, 1;
    %load/vec4 v012d7bb0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7268_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7370_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7058_0;
    %pad/u 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7630_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7420_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7210_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7ec8_0, 4, 5;
    %load/vec4 v012d7bb0_0;
    %load/vec4 v012d7268_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7058_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7210_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %store/vec4 v012d7ec8_0, 0, 18;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01416a90;
T_9 ;
    %wait E_012991c8;
    %load/vec4 v012d79a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d79f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7948_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7a50_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v012d75d8_0;
    %parti/s 1, 8, 5;
    %store/vec4 v012d79f8_0, 0, 1;
    %load/vec4 v012d75d8_0;
    %parti/s 1, 7, 4;
    %store/vec4 v012d7a50_0, 0, 1;
    %load/vec4 v012d75d8_0;
    %parti/s 1, 1, 2;
    %store/vec4 v012d7898_0, 0, 1;
    %load/vec4 v012d75d8_0;
    %parti/s 1, 0, 2;
    %store/vec4 v012d7948_0, 0, 1;
    %load/vec4 v012d79f8_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7688_0, 4, 5;
    %load/vec4 v012d7a50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7688_0, 4, 5;
    %load/vec4 v012d7898_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7688_0, 4, 5;
    %load/vec4 v012d7948_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v012d7688_0, 4, 5;
    %load/vec4 v012d79f8_0;
    %load/vec4 v012d7a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7898_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7948_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %store/vec4 v012d7688_0, 0, 18;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_01299f08;
T_10 ;
    %wait E_01299198;
    %load/vec4 v012d5e08_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %vpi_call 4 210 "$display", "Keyword: Unknown" {0 0 0};
    %jmp T_10.29;
T_10.0 ;
    %load/vec4 v012d5e08_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_10.45, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_10.46, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_10.53, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_10.54, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_10.55, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_10.57, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_10.58, 6;
    %jmp T_10.59;
T_10.30 ;
    %vpi_call 4 130 "$display", "Keyword: ADDU" {0 0 0};
    %jmp T_10.59;
T_10.31 ;
    %vpi_call 4 131 "$display", "Keyword: SUB" {0 0 0};
    %jmp T_10.59;
T_10.32 ;
    %vpi_call 4 132 "$display", "Keyword: SUBU" {0 0 0};
    %jmp T_10.59;
T_10.33 ;
    %vpi_call 4 133 "$display", "Keyword: SLT" {0 0 0};
    %jmp T_10.59;
T_10.34 ;
    %vpi_call 4 134 "$display", "Keyword: SLTU" {0 0 0};
    %jmp T_10.59;
T_10.35 ;
    %vpi_call 4 135 "$display", "Keyword: AND" {0 0 0};
    %jmp T_10.59;
T_10.36 ;
    %vpi_call 4 136 "$display", "Keyword: OR" {0 0 0};
    %jmp T_10.59;
T_10.37 ;
    %vpi_call 4 137 "$display", "Keyword: XOR" {0 0 0};
    %jmp T_10.59;
T_10.38 ;
    %vpi_call 4 138 "$display", "Keyword: NOR" {0 0 0};
    %jmp T_10.59;
T_10.39 ;
    %vpi_call 4 139 "$display", "Keyword: SLL" {0 0 0};
    %jmp T_10.59;
T_10.40 ;
    %vpi_call 4 140 "$display", "Keyword: SLLV" {0 0 0};
    %jmp T_10.59;
T_10.41 ;
    %vpi_call 4 141 "$display", "Keyword: SRA" {0 0 0};
    %jmp T_10.59;
T_10.42 ;
    %vpi_call 4 142 "$display", "Keyword: SRAV" {0 0 0};
    %jmp T_10.59;
T_10.43 ;
    %vpi_call 4 143 "$display", "Keyword: SRL" {0 0 0};
    %jmp T_10.59;
T_10.44 ;
    %vpi_call 4 144 "$display", "Keyword: SRLV" {0 0 0};
    %jmp T_10.59;
T_10.45 ;
    %vpi_call 4 145 "$display", "Keyword: MFHI" {0 0 0};
    %jmp T_10.59;
T_10.46 ;
    %vpi_call 4 146 "$display", "Keyword: MFLO" {0 0 0};
    %jmp T_10.59;
T_10.47 ;
    %vpi_call 4 147 "$display", "Keyword: MOVN" {0 0 0};
    %jmp T_10.59;
T_10.48 ;
    %vpi_call 4 148 "$display", "Keyword: MOVZ" {0 0 0};
    %jmp T_10.59;
T_10.49 ;
    %vpi_call 4 149 "$display", "Keyword: MTHI" {0 0 0};
    %jmp T_10.59;
T_10.50 ;
    %vpi_call 4 150 "$display", "Keyword: MTLO" {0 0 0};
    %jmp T_10.59;
T_10.51 ;
    %vpi_call 4 151 "$display", "Keyword: JALR" {0 0 0};
    %jmp T_10.59;
T_10.52 ;
    %vpi_call 4 152 "$display", "Keyword: JR" {0 0 0};
    %jmp T_10.59;
T_10.53 ;
    %vpi_call 4 153 "$display", "Keyword: TEQ" {0 0 0};
    %jmp T_10.59;
T_10.54 ;
    %vpi_call 4 154 "$display", "Keyword: TGE" {0 0 0};
    %jmp T_10.59;
T_10.55 ;
    %vpi_call 4 155 "$display", "Keyword: TGEU" {0 0 0};
    %jmp T_10.59;
T_10.56 ;
    %vpi_call 4 156 "$display", "Keyword: TLT" {0 0 0};
    %jmp T_10.59;
T_10.57 ;
    %vpi_call 4 157 "$display", "Keyword: TLTU" {0 0 0};
    %jmp T_10.59;
T_10.58 ;
    %vpi_call 4 158 "$display", "Keyword: TNE" {0 0 0};
    %jmp T_10.59;
T_10.59 ;
    %pop/vec4 1;
    %jmp T_10.29;
T_10.1 ;
    %load/vec4 v012d5e08_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.60, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.61, 6;
    %jmp T_10.62;
T_10.60 ;
    %vpi_call 4 162 "$display", "Keyword: CLO" {0 0 0};
    %jmp T_10.62;
T_10.61 ;
    %vpi_call 4 163 "$display", "Keyword: CLZ" {0 0 0};
    %jmp T_10.62;
T_10.62 ;
    %pop/vec4 1;
    %jmp T_10.29;
T_10.2 ;
    %load/vec4 v012d5e08_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.64, 6;
    %jmp T_10.65;
T_10.63 ;
    %vpi_call 4 167 "$display", "Keyword: MFC0" {0 0 0};
    %jmp T_10.65;
T_10.64 ;
    %vpi_call 4 168 "$display", "Keyword: MTC0" {0 0 0};
    %jmp T_10.65;
T_10.65 ;
    %pop/vec4 1;
    %jmp T_10.29;
T_10.3 ;
    %load/vec4 v012d5e08_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.66, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.67, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.68, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.69, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.70, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.72, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.73, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.74, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.75, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.76, 6;
    %jmp T_10.77;
T_10.66 ;
    %vpi_call 4 172 "$display", "Keyword: BGEZ" {0 0 0};
    %jmp T_10.77;
T_10.67 ;
    %vpi_call 4 173 "$display", "Keyword: BGEZAL" {0 0 0};
    %jmp T_10.77;
T_10.68 ;
    %vpi_call 4 174 "$display", "Keyword: BLTZ" {0 0 0};
    %jmp T_10.77;
T_10.69 ;
    %vpi_call 4 175 "$display", "Keyword: BLTZAL" {0 0 0};
    %jmp T_10.77;
T_10.70 ;
    %vpi_call 4 176 "$display", "Keyword: BAL" {0 0 0};
    %jmp T_10.77;
T_10.71 ;
    %vpi_call 4 177 "$display", "Keyword: TEQI" {0 0 0};
    %jmp T_10.77;
T_10.72 ;
    %vpi_call 4 178 "$display", "Keyword: TGEI" {0 0 0};
    %jmp T_10.77;
T_10.73 ;
    %vpi_call 4 179 "$display", "Keyword: TGEIU" {0 0 0};
    %jmp T_10.77;
T_10.74 ;
    %vpi_call 4 180 "$display", "Keyword: TLTI" {0 0 0};
    %jmp T_10.77;
T_10.75 ;
    %vpi_call 4 181 "$display", "Keyword: TLTIU" {0 0 0};
    %jmp T_10.77;
T_10.76 ;
    %vpi_call 4 182 "$display", "Keyword: TNEI" {0 0 0};
    %jmp T_10.77;
T_10.77 ;
    %pop/vec4 1;
    %jmp T_10.29;
T_10.4 ;
    %vpi_call 4 185 "$display", "Keyword: ADDI" {0 0 0};
    %jmp T_10.29;
T_10.5 ;
    %vpi_call 4 186 "$display", "Keyword: ADDIU" {0 0 0};
    %jmp T_10.29;
T_10.6 ;
    %vpi_call 4 187 "$display", "Keyword: ANDI" {0 0 0};
    %jmp T_10.29;
T_10.7 ;
    %vpi_call 4 188 "$display", "Keyword: BEQ" {0 0 0};
    %jmp T_10.29;
T_10.8 ;
    %vpi_call 4 189 "$display", "Keyword: BGTZ" {0 0 0};
    %jmp T_10.29;
T_10.9 ;
    %vpi_call 4 190 "$display", "Keyword: BLEZ" {0 0 0};
    %jmp T_10.29;
T_10.10 ;
    %vpi_call 4 191 "$display", "Keyword: BNE" {0 0 0};
    %jmp T_10.29;
T_10.11 ;
    %vpi_call 4 192 "$display", "Keyword: LB" {0 0 0};
    %jmp T_10.29;
T_10.12 ;
    %vpi_call 4 193 "$display", "Keyword: LBU" {0 0 0};
    %jmp T_10.29;
T_10.13 ;
    %vpi_call 4 194 "$display", "Keyword: LH" {0 0 0};
    %jmp T_10.29;
T_10.14 ;
    %vpi_call 4 195 "$display", "Keyword: LHU" {0 0 0};
    %jmp T_10.29;
T_10.15 ;
    %vpi_call 4 196 "$display", "Keyword: SLTI" {0 0 0};
    %jmp T_10.29;
T_10.16 ;
    %vpi_call 4 197 "$display", "Keyword: SLTIU" {0 0 0};
    %jmp T_10.29;
T_10.17 ;
    %vpi_call 4 198 "$display", "Keyword: ORI" {0 0 0};
    %jmp T_10.29;
T_10.18 ;
    %vpi_call 4 199 "$display", "Keyword: XORI" {0 0 0};
    %jmp T_10.29;
T_10.19 ;
    %vpi_call 4 200 "$display", "Keyword: LW" {0 0 0};
    %jmp T_10.29;
T_10.20 ;
    %vpi_call 4 201 "$display", "Keyword: SD" {0 0 0};
    %jmp T_10.29;
T_10.21 ;
    %vpi_call 4 202 "$display", "Keyword: SB" {0 0 0};
    %jmp T_10.29;
T_10.22 ;
    %vpi_call 4 203 "$display", "Keyword: SH" {0 0 0};
    %jmp T_10.29;
T_10.23 ;
    %vpi_call 4 204 "$display", "Keyword: SW" {0 0 0};
    %jmp T_10.29;
T_10.24 ;
    %vpi_call 4 205 "$display", "Keyword: B" {0 0 0};
    %jmp T_10.29;
T_10.25 ;
    %vpi_call 4 206 "$display", "Keyword: J" {0 0 0};
    %jmp T_10.29;
T_10.26 ;
    %vpi_call 4 207 "$display", "Keyword: JAL" {0 0 0};
    %jmp T_10.29;
T_10.27 ;
    %vpi_call 4 208 "$display", "Keyword: LUI" {0 0 0};
    %jmp T_10.29;
T_10.29 ;
    %pop/vec4 1;
    %load/vec4 v012d4e00_0;
    %load/vec4 v01282e68_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4fb8_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01283078_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4b98_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01282ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01282fc8_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d4f08_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v012d5308_0, 0, 18;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_01257678;
T_11 ;
    %wait E_012992b8;
    %load/vec4 v012d7478_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v012d7580_0;
    %cassign/vec4 v012d70b0_0;
    %cassign/link v012d70b0_0, v012d7580_0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v012d70b0_0, 0, 18;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_01274580;
T_12 ;
    %wait E_012991f8;
    %load/vec4 v012d7c60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v012d7d68, 4;
    %load/vec4 v012d7c60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v012d7d68, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7c60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v012d7d68, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v012d7c60_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v012d7d68, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v012d7fd0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01248860;
T_13 ;
    %vpi_call 2 113 "$readmemb", "precargas/instructions.txt", v012d7d68 {0 0 0};
    %end;
    .thread T_13;
    .scope S_01248860;
T_14 ;
    %delay 2, 0;
    %load/vec4 v012d7b00_0;
    %inv;
    %store/vec4 v012d7b00_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_01248860;
T_15 ;
    %fork t_1, S_01248860;
    %fork t_2, S_01248860;
    %fork t_3, S_01248860;
    %fork t_4, S_01248860;
    %fork t_5, S_01248860;
    %fork t_6, S_01248860;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7b00_0, 0, 1;
    %end;
t_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d83d0_0, 0, 1;
    %end;
t_3 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d83d0_0, 0, 1;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012d7aa8_0, 0, 1;
    %end;
t_5 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d7aa8_0, 0, 1;
    %end;
t_6 ;
    %delay 48, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .scope S_01248860;
t_0 ;
    %end;
    .thread T_15;
    .scope S_01248860;
T_16 ;
    %wait E_012991c8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v012d7aa8_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_01248860;
T_17 ;
    %wait E_012991c8;
    %vpi_call 2 146 "$display", "\012Instruction=%b", v012d8740_0 {0 0 0};
    %vpi_call 2 147 "$display", "\012IF:\012PC=%0d nPC=%0d Instruction Reg=%b", v012d7318_0, v012d76e0_0, v012d7cb8_0 {0 0 0};
    %vpi_call 2 148 "$display", "\012ID:\012Control Signals=%b", v012d5e60_0 {0 0 0};
    %vpi_call 2 149 "$display", "\012EX:\012Control Signals=%b", v012d5ba0_0 {0 0 0};
    %vpi_call 2 150 "$display", "\012MEM:\012Control Signals=%b", v012d7ec8_0 {0 0 0};
    %vpi_call 2 151 "$display", "\012WB:\012Control Signals=%b", v012d7688_0 {0 0 0};
    %vpi_call 2 152 "$display", "**************************************************************************" {0 0 0};
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "system-control.v";
    "./Adder+4.v";
    "./control-unit.v";
    "./EX_Stage.v";
    "./ID_Stage.v";
    "./IF_Stage.v";
    "./instructionMemory.v";
    "./MEM_Stage.v";
    "./ID_Mux.v";
    "./NPC-Register.v";
    "./PC-Register.v";
    "./WB_Stage.v";
