// Seed: 1778154116
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wire id_5
);
  wire id_7;
  wire id_8 = id_0, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  assign id_11 = (1) - id_2;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_2,
      id_3,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
