$date
	Wed Aug 14 09:35:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 1 ! f $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$var integer 32 ( i [31:0] $end
$scope module func $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1"
b1 (
#40
0!
1#
0"
b10 (
#60
1!
1"
b11 (
#80
0!
1$
0#
0"
b100 (
#100
1!
1"
b101 (
#120
0!
1#
0"
b110 (
#140
1!
1"
b111 (
#160
0!
1%
0$
0#
0"
b1000 (
#180
1!
1"
b1001 (
#200
0!
1#
0"
b1010 (
#220
1!
1"
b1011 (
#240
0!
1$
0#
0"
b1100 (
#260
1!
1"
b1101 (
#280
0!
1#
0"
b1110 (
#300
1!
1"
b1111 (
#320
0!
1&
0%
0$
0#
0"
b10000 (
#340
1"
b10001 (
#360
1!
1#
0"
b10010 (
#380
1"
b10011 (
#400
0!
1$
0#
0"
b10100 (
#420
1"
b10101 (
#440
1!
1#
0"
b10110 (
#460
1"
b10111 (
#480
0!
1%
0$
0#
0"
b11000 (
#500
1"
b11001 (
#520
1!
1#
0"
b11010 (
#540
1"
b11011 (
#560
0!
1$
0#
0"
b11100 (
#580
1"
b11101 (
#600
1!
1#
0"
b11110 (
#620
1"
b11111 (
#640
0!
1'
0&
0%
0$
0#
0"
b100000 (
#660
1"
b100001 (
#680
1#
0"
b100010 (
#700
1"
b100011 (
#720
1!
1$
0#
0"
b100100 (
#740
1"
b100101 (
#760
1#
0"
b100110 (
#780
1"
b100111 (
#800
0!
1%
0$
0#
0"
b101000 (
#820
1"
b101001 (
#840
1#
0"
b101010 (
#860
1"
b101011 (
#880
1!
1$
0#
0"
b101100 (
#900
1"
b101101 (
#920
1#
0"
b101110 (
#940
1"
b101111 (
#960
0!
1&
0%
0$
0#
0"
b110000 (
#980
1"
b110001 (
#1000
1#
0"
b110010 (
#1020
1"
b110011 (
#1040
1$
0#
0"
b110100 (
#1060
1"
b110101 (
#1080
1#
0"
b110110 (
#1100
1"
b110111 (
#1120
1!
1%
0$
0#
0"
b111000 (
#1140
1"
b111001 (
#1160
1#
0"
b111010 (
#1180
1"
b111011 (
#1200
1$
0#
0"
b111100 (
#1220
1"
b111101 (
#1240
1#
0"
b111110 (
#1260
1"
b111111 (
#1280
b1000000 (
