// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/29/2023 17:42:29"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RESDMAC (
	\INT ,
	_SIZ1,
	R_W_IO,
	_AS_IO,
	_DS_IO,
	DSACK_I_,
	DSACK_O,
	DATA_IO,
	_STERM,
	SCLK,
	_CS,
	_RST,
	_BERR,
	ADDR,
	BR,
	_BG,
	_BGACK_IO,
	_DMAEN,
	_DREQ,
	INTA,
	_DACK,
	_CSS,
	_IOR,
	_IOW,
	PD_PORT,
	_LED_RD,
	_LED_WR,
	_LED_DMA,
	OWN,
	DATA_OE_,
	PDATA_OE_);
output 	\INT ;
output 	_SIZ1;
inout 	R_W_IO;
inout 	_AS_IO;
inout 	_DS_IO;
input 	[1:0] DSACK_I_;
output 	[1:0] DSACK_O;
inout 	[31:0] DATA_IO;
input 	_STERM;
input 	SCLK;
input 	_CS;
input 	_RST;
input 	_BERR;
input 	[6:2] ADDR;
output 	BR;
input 	_BG;
inout 	_BGACK_IO;
output 	_DMAEN;
input 	_DREQ;
input 	INTA;
output 	_DACK;
output 	_CSS;
output 	_IOR;
output 	_IOW;
inout 	[15:0] PD_PORT;
output 	_LED_RD;
output 	_LED_WR;
output 	_LED_DMA;
output 	OWN;
output 	DATA_OE_;
output 	PDATA_OE_;

// Design Ports Information
// R_W_IO	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _AS_IO	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DS_IO	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[2]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[4]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[5]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[6]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[7]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[8]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[9]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[10]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[11]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[12]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[13]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[14]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[15]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[16]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[17]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[18]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[19]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[20]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[21]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[22]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[23]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[24]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[25]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[26]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[27]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[28]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[29]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[30]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[31]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _BGACK_IO	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[0]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[1]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[2]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[3]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[4]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[5]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[6]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[7]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[8]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[9]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[10]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[11]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[12]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[13]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[14]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[15]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INT	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _SIZ1	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSACK_O[0]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSACK_O[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BR	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DMAEN	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DACK	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _CSS	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOR	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOW	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_RD	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_WR	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_DMA	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OWN	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OE_	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PDATA_OE_	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _CS	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INTA	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _STERM	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSACK_I_[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BERR	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSACK_I_[0]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _RST	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BG	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _DREQ	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RESDMAC_v_fast.sdo");
// synopsys translate_on

wire \u_PLL|APLL_inst|altpll_component|_clk2 ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1_combout ;
wire \u_CPU_SM|FLUSHFIFO~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ;
wire \u_CPU_SM|u_cpudff2|p2b~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[60]~18_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ;
wire \u_CPU_SM|u_cpudff4|p4b~0_combout ;
wire \u_CPU_SM|u_cpudff1|p1c~1_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ;
wire \u_CPU_SM|DREQ_~regout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ;
wire \u_CPU_SM|u_cpudff5|p5b~1_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~3_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ;
wire \u_CPU_SM|STOPFLUSH~regout ;
wire \u_registers|u_registers_term|TERM_COUNTER~2_combout ;
wire \u_SCSI_SM|RDFIFO_d~regout ;
wire \u_SCSI_SM|RIFIFO_d~regout ;
wire \u_SCSI_SM|RIFIFO_o~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ;
wire \u_SCSI_SM|CDSACK_~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[3]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[0]~26_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|FF~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ;
wire \LLW~regout ;
wire \int_fifo|u_write_strobes|LLWS~combout ;
wire \LHW~regout ;
wire \int_fifo|u_write_strobes|LLWS~0_combout ;
wire \int_fifo|u_write_strobes|UMWS~combout ;
wire \int_fifo|u_write_strobes|LMWS~combout ;
wire \u_datapath|FIFO_ID[8]~2_combout ;
wire \int_fifo|u_write_strobes|UUWS~combout ;
wire \u_datapath|FIFO_ID[9]~7_combout ;
wire \u_datapath|FIFO_ID[10]~12_combout ;
wire \u_datapath|FIFO_ID[11]~17_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[5]~6_combout ;
wire \u_datapath|FIFO_ID[13]~27_combout ;
wire \u_datapath|FIFO_ID[15]~37_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ;
wire \u_CPU_SM|PLLW~regout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~2_combout ;
wire \u_CPU_SM|PLHW~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ;
wire \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ;
wire \u_CPU_SM|DREQ_~feeder_combout ;
wire \LLW~feeder_combout ;
wire \LHW~feeder_combout ;
wire \R_W_IO~0 ;
wire \_AS_IO~0 ;
wire \_DS_IO~0 ;
wire \DATA_IO[0]~0 ;
wire \DATA_IO[1]~1 ;
wire \DATA_IO[2]~2 ;
wire \DATA_IO[3]~3 ;
wire \DATA_IO[4]~4 ;
wire \DATA_IO[5]~5 ;
wire \DATA_IO[6]~6 ;
wire \DATA_IO[7]~7 ;
wire \DATA_IO[8]~8 ;
wire \DATA_IO[9]~9 ;
wire \DATA_IO[10]~10 ;
wire \DATA_IO[11]~11 ;
wire \DATA_IO[12]~12 ;
wire \DATA_IO[13]~13 ;
wire \DATA_IO[14]~14 ;
wire \DATA_IO[15]~15 ;
wire \DATA_IO[16]~16 ;
wire \DATA_IO[17]~17 ;
wire \DATA_IO[18]~18 ;
wire \DATA_IO[19]~19 ;
wire \DATA_IO[20]~20 ;
wire \DATA_IO[21]~21 ;
wire \DATA_IO[22]~22 ;
wire \DATA_IO[23]~23 ;
wire \DATA_IO[24]~24 ;
wire \DATA_IO[25]~25 ;
wire \DATA_IO[26]~26 ;
wire \DATA_IO[27]~27 ;
wire \DATA_IO[28]~28 ;
wire \DATA_IO[29]~29 ;
wire \DATA_IO[30]~30 ;
wire \DATA_IO[31]~31 ;
wire \_BGACK_IO~0 ;
wire \PD_PORT[0]~0 ;
wire \PD_PORT[1]~1 ;
wire \PD_PORT[2]~2 ;
wire \PD_PORT[3]~3 ;
wire \PD_PORT[4]~4 ;
wire \PD_PORT[5]~5 ;
wire \PD_PORT[6]~6 ;
wire \PD_PORT[7]~7 ;
wire \_RST~combout ;
wire \SCLK~combout ;
wire \u_PLL|APLL_inst|altpll_component|_clk0 ;
wire \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \u_registers|u_addr_decoder|CONTR_WR~0_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[1]~2_combout ;
wire \u_PLL|APLL_inst|altpll_component|_locked ;
wire \u_PLL|APLL_inst|altpll_component|_clk1 ;
wire \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ;
wire \_STERM~combout ;
wire \_BERR~combout ;
wire \DSK0_IN_~0_combout ;
wire \DSK1_IN_~0_combout ;
wire \u_CPU_SM|nDSACK~combout ;
wire \_BG~combout ;
wire \u_CPU_SM|BGRANT_~0_combout ;
wire \u_SCSI_SM|CRESET_~regout ;
wire \u_CPU_SM|BGRANT_~regout ;
wire \u_CPU_SM|aCYCLEDONE_~0_combout ;
wire \u_CPU_SM|aCYCLEDONE_~1_combout ;
wire \u_CPU_SM|nCYCLEDONE~regout ;
wire \u_registers|A1~0_combout ;
wire \u_registers|A1~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ;
wire \_CS~combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~4_combout ;
wire \u_registers|u_addr_decoder|ISTR_RD_~0_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~5_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~6_combout ;
wire \u_CPU_SM|DMAENA~feeder_combout ;
wire \u_CPU_SM|DMAENA~regout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ;
wire \u_CPU_SM|u_cpudff1|p1c~0_combout ;
wire \u_SCSI_SM|RIFIFO_o~1_combout ;
wire \u_SCSI_SM|RIFIFO_o~regout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ;
wire \u_CPU_SM|u_cpudff5|p5b~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ;
wire \u_CPU_SM|INCFIFO~regout ;
wire \u_SCSI_SM|RDFIFO_o~0_combout ;
wire \u_SCSI_SM|RDFIFO_o~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ;
wire \u_CPU_SM|DECFIFO~regout ;
wire \int_fifo|u_full_empty_ctr|DOWN[5]~1_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[6]~0_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[2]~4_combout ;
wire \int_fifo|u_full_empty_ctr|UP~5_combout ;
wire \int_fifo|u_full_empty_ctr|UP~4_combout ;
wire \int_fifo|u_full_empty_ctr|UP~3_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[0]~6_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[1]~5_combout ;
wire \int_fifo|u_full_empty_ctr|UP~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ;
wire \int_fifo|u_full_empty_ctr|UP~1_combout ;
wire \int_fifo|u_full_empty_ctr|UP~7_combout ;
wire \int_fifo|u_full_empty_ctr|UP~6_combout ;
wire \int_fifo|u_full_empty_ctr|Equal2~1_combout ;
wire \int_fifo|u_full_empty_ctr|UP~0_combout ;
wire \int_fifo|u_full_empty_ctr|Equal2~0_combout ;
wire \int_fifo|u_full_empty_ctr|Equal2~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~regout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[4]~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ;
wire \u_registers|u_addr_decoder|WDREGREQ~combout ;
wire \u_SCSI_SM|CCPUREQ~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ;
wire \_DREQ~combout ;
wire \DREQ_~combout ;
wire \u_SCSI_SM|CDREQ_~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ;
wire \u_SCSI_SM|INCBO_o~regout ;
wire \int_fifo|u_byte_ptr|BO0~0_combout ;
wire \int_fifo|u_byte_ptr|BO0~regout ;
wire \u_registers|u_addr_decoder|h_0C~combout ;
wire \int_fifo|u_byte_ptr|BO1~0_combout ;
wire \int_fifo|u_byte_ptr|BO1~1_combout ;
wire \int_fifo|u_byte_ptr|BO1~regout ;
wire \u_registers|u_addr_decoder|FLUSH_~1_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~0_combout ;
wire \u_registers|u_addr_decoder|FLUSH_~0_combout ;
wire \u_registers|FLUSHFIFO~0_combout ;
wire \u_registers|FLUSHFIFO~regout ;
wire \u_CPU_SM|LASTWORD~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|nE~1_combout ;
wire \u_CPU_SM|LASTWORD~combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ;
wire \u_CPU_SM|u_cpudff2|p2c~0_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|nE~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[43]~17_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ;
wire \u_CPU_SM|u_cpudff2|p2c~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ;
wire \u_CPU_SM|u_cpudff1|p1c~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[27]~22_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~5_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~6_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~7_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~1_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~8_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~9_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ;
wire \u_CPU_SM|BGACK~regout ;
wire \SCLK~clkctrl_outclk ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ;
wire \u_CPU_SM|PAS~regout ;
wire \AS_O_~0_combout ;
wire \AS_O_~regout ;
wire \u_CPU_SM|PDS~regout ;
wire \DS_O_~0_combout ;
wire \DS_O_~regout ;
wire \u_registers|u_addr_decoder|h_0C~0_combout ;
wire \u_registers|u_registers_istr|FE~0_combout ;
wire \u_registers|u_registers_istr|INT_F~0_combout ;
wire \u_registers|u_registers_istr|FE~regout ;
wire \u_registers|u_registers_istr|ISTR_O[0]~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0_combout ;
wire \u_SCSI_SM|S2CPU_o~regout ;
wire \u_datapath|u_datapath_output|DATA[3]~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0_combout ;
wire \u_SCSI_SM|S2F_o~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0_combout ;
wire \u_SCSI_SM|CPU2S_o~regout ;
wire \u_datapath|bDIEL~combout ;
wire \u_datapath|u_datapath_input|CPU_OD[7]~8_combout ;
wire \u_datapath|FIFO_ID[7]~35_combout ;
wire \u_CPU_SM|INCNI~feeder_combout ;
wire \u_CPU_SM|INCNI~regout ;
wire \int_fifo|u_next_in_cntr|COUNT[0]~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0_combout ;
wire \u_SCSI_SM|INCNI_o~regout ;
wire \int_fifo|u_next_in_cntr|COUNT[1]~1_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~2_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~3_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0_combout ;
wire \u_SCSI_SM|INCNO_o~regout ;
wire \u_CPU_SM|INCNO~feeder_combout ;
wire \u_CPU_SM|INCNO~regout ;
wire \int_fifo|u_next_out_cntr|COUNT[0]~0_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[1]~1_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~combout ;
wire \u_CPU_SM|BRIDGEIN~regout ;
wire \u_datapath|u_datapath_input|CPU_OD[6]~7_combout ;
wire \u_datapath|FIFO_ID[6]~30_combout ;
wire \u_datapath|FIFO_ID[5]~25_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[4]~5_combout ;
wire \u_datapath|FIFO_ID[4]~20_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[3]~4_combout ;
wire \u_datapath|FIFO_ID[3]~15_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[2]~3_combout ;
wire \u_datapath|FIFO_ID[2]~10_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[1]~2_combout ;
wire \u_datapath|FIFO_ID[1]~5_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[0]~0_combout ;
wire \u_datapath|FIFO_ID[0]~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ;
wire \u_CPU_SM|F2CPUL~regout ;
wire \u_datapath|u_datapath_output|DATA[0]~0_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~1_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~3_combout ;
wire \u_datapath|DOEL_~0_combout ;
wire \u_datapath|DATA_OE_~combout ;
wire \u_datapath|u_datapath_output|DATA[1]~5_combout ;
wire \u_registers|u_registers_istr|FF~0_combout ;
wire \u_registers|u_registers_istr|FF~regout ;
wire \u_registers|u_addr_decoder|CONTR_RD_~0_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~6_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~7_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~4_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[2]~3_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~8_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~9_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~10_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~11_combout ;
wire \INTA~combout ;
wire \u_registers|u_registers_istr|INT~combout ;
wire \u_registers|u_registers_istr|INT_P~0_combout ;
wire \u_registers|u_registers_istr|INT_P~regout ;
wire \u_datapath|u_datapath_output|DATA[4]~12_combout ;
wire \u_registers|u_registers_istr|INT_F~1_combout ;
wire \u_registers|u_registers_istr|INT_F~regout ;
wire \u_datapath|u_datapath_output|DATA[5]~13_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~14_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ;
wire \u_CPU_SM|DIEL~regout ;
wire \u_datapath|u_datapath_input|CPU_OD[7]~1_combout ;
wire \u_datapath|FIFO_ID[15]~38_combout ;
wire \u_datapath|FIFO_ID[14]~32_combout ;
wire \u_datapath|FIFO_ID[14]~33_combout ;
wire \u_datapath|FIFO_ID[13]~28_combout ;
wire \u_datapath|FIFO_ID[12]~22_combout ;
wire \u_datapath|FIFO_ID[12]~23_combout ;
wire \u_datapath|FIFO_ID[11]~18_combout ;
wire \u_datapath|FIFO_ID[10]~13_combout ;
wire \u_datapath|FIFO_ID[9]~8_combout ;
wire \u_datapath|FIFO_ID[8]~3_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~16_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~17_combout ;
wire \u_SCSI_SM|nLS2CPU~0_combout ;
wire \u_SCSI_SM|nLS2CPU~regout ;
wire \u_datapath|u_datapath_output|DATA[9]~18_combout ;
wire \u_datapath|u_datapath_output|DATA[10]~19_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[11]~20_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[12]~21_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[13]~22_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[14]~23_combout ;
wire \u_datapath|u_datapath_output|DATA[15]~24_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3_combout ;
wire \u_CPU_SM|F2CPUH~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1_combout ;
wire \u_CPU_SM|DIEH~regout ;
wire \u_datapath|FIFO_ID[23]~36_combout ;
wire \u_datapath|FIFO_ID[22]~31_combout ;
wire \u_datapath|FIFO_ID[21]~26_combout ;
wire \u_datapath|FIFO_ID[20]~21_combout ;
wire \u_datapath|FIFO_ID[19]~16_combout ;
wire \u_datapath|FIFO_ID[18]~11_combout ;
wire \u_datapath|FIFO_ID[17]~6_combout ;
wire \u_datapath|FIFO_ID[16]~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ;
wire \u_CPU_SM|BRIDGEOUT~regout ;
wire \u_datapath|u_datapath_output|UD_LATCH~0_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~25_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~1_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~26_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~2_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~27_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~3_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~28_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~4_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~29_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~5_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~30_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~6_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~31_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~7_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~32_combout ;
wire \u_datapath|FIFO_ID[31]~39_combout ;
wire \u_datapath|FIFO_ID[30]~34_combout ;
wire \u_datapath|FIFO_ID[29]~29_combout ;
wire \u_datapath|FIFO_ID[28]~24_combout ;
wire \u_datapath|FIFO_ID[27]~19_combout ;
wire \u_datapath|FIFO_ID[26]~14_combout ;
wire \u_datapath|FIFO_ID[25]~9_combout ;
wire \u_datapath|FIFO_ID[24]~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~8_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~33_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~9_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~34_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~10_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~35_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~11_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~36_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~12_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~37_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~13_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~38_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~14_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~39_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~15_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~40_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~combout ;
wire \u_SCSI_SM|F2S_o~regout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[4]~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0_combout ;
wire \u_SCSI_SM|WE_o~regout ;
wire \_IOW~0_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ;
wire \u_registers|u_registers_istr|INT_O_~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6_combout ;
wire \u_CPU_SM|SIZE1~regout ;
wire \_SIZ1~0_combout ;
wire \u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER~1_combout ;
wire \u_registers|u_registers_term|Add0~0_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER~0_combout ;
wire \u_registers|u_registers_term|REG_DSK_~0_combout ;
wire \u_registers|u_registers_term|REG_DSK_~regout ;
wire \DSACK_O~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ;
wire \u_CPU_SM|BREQ~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ;
wire \u_SCSI_SM|DACK_o~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~combout ;
wire \u_SCSI_SM|SCSI_CS_o~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1_combout ;
wire \u_SCSI_SM|RE_o~regout ;
wire \_IOR~0_combout ;
wire \_LED_RD~0_combout ;
wire \_LED_WR~0_combout ;
wire \PDATA_OE_~0_combout ;
wire [2:0] \int_fifo|u_next_out_cntr|COUNT ;
wire [7:0] \int_fifo|BUFFER[0][23]__2|auto_generated|q_b ;
wire [7:0] \int_fifo|BUFFER[0][15]__3|auto_generated|q_b ;
wire [7:0] \int_fifo|BUFFER[0][7]__4|auto_generated|q_b ;
wire [8:0] \u_registers|u_registers_istr|ISTR_O ;
wire [8:0] \u_registers|u_registers_cntr|CNTR_O ;
wire [2:0] \u_registers|u_registers_term|TERM_COUNTER ;
wire [4:0] \u_CPU_SM|STATE ;
wire [1:0] \u_CPU_SM|DSACK_LATCHED_ ;
wire [62:0] \u_CPU_SM|u_CPU_SM_inputs|E ;
wire [7:0] \int_fifo|u_full_empty_ctr|UP ;
wire [6:0] \int_fifo|u_full_empty_ctr|DOWN ;
wire [2:0] \int_fifo|u_next_in_cntr|COUNT ;
wire [7:0] \int_fifo|BUFFER[0][31]__1|auto_generated|q_b ;
wire [15:0] \u_datapath|u_datapath_input|UD_LATCH ;
wire [15:0] \u_datapath|u_datapath_output|UD_LATCH ;
wire [15:0] \u_datapath|u_datapath_output|LD_LATCH ;
wire [7:0] \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED ;
wire [6:2] \ADDR~combout ;
wire [1:0] \DSACK_I_~combout ;

wire [2:0] \u_PLL|APLL_inst|altpll_component|pll_CLK_bus ;
wire [7:0] \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \u_PLL|APLL_inst|altpll_component|_clk0  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [0];
assign \u_PLL|APLL_inst|altpll_component|_clk1  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [1];
assign \u_PLL|APLL_inst|altpll_component|_clk2  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [2];

assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7] = \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [0] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [1] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [2] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [3] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [4] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [5] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [6] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [7] = \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [1] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7] = \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [0] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [1] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [2] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [3] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [4] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [5] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [6] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \int_fifo|BUFFER[0][31]__1|auto_generated|q_b [7] = \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: PLL_1
cycloneii_pll \u_PLL|APLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(!\_RST~combout ),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\SCLK~combout }),
	.locked(\u_PLL|APLL_inst|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\u_PLL|APLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|pll .bandwidth = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_initial = 4;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_ph = 6;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_initial = 8;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_ph = 4;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_initial = 12;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_ph = 2;
defparam \u_PLL|APLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_phase_shift = "5000";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_counter = "c1";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_phase_shift = "10000";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_counter = "c2";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_phase_shift = "15000";
defparam \u_PLL|APLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \u_PLL|APLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \u_PLL|APLL_inst|altpll_component|pll .inclk0_input_frequency = 40000;
defparam \u_PLL|APLL_inst|altpll_component|pll .inclk1_input_frequency = 40000;
defparam \u_PLL|APLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \u_PLL|APLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \u_PLL|APLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \u_PLL|APLL_inst|altpll_component|pll .m = 30;
defparam \u_PLL|APLL_inst|altpll_component|pll .m_initial = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .m_ph = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .n = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \u_PLL|APLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \u_PLL|APLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \u_PLL|APLL_inst|altpll_component|pll .pll_compensation_delay = 3433;
defparam \u_PLL|APLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \u_PLL|APLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \u_PLL|APLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \u_PLL|APLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_center = 1333;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_max = 2000;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 (
	.portawe(\int_fifo|u_write_strobes|UMWS~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_datapath|FIFO_ID[16]~1_combout ,\u_datapath|FIFO_ID[17]~6_combout ,\u_datapath|FIFO_ID[18]~11_combout ,\u_datapath|FIFO_ID[19]~16_combout ,\u_datapath|FIFO_ID[20]~21_combout ,\u_datapath|FIFO_ID[21]~26_combout ,\u_datapath|FIFO_ID[22]~31_combout ,
\u_datapath|FIFO_ID[23]~36_combout }),
	.portaaddr({\int_fifo|u_next_in_cntr|COUNT [2],\int_fifo|u_next_in_cntr|COUNT [1],\int_fifo|u_next_in_cntr|COUNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\int_fifo|u_next_out_cntr|COUNT [2],\int_fifo|u_next_out_cntr|COUNT [1],\int_fifo|u_next_out_cntr|COUNT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout  = (((\_STERM~combout  & !\u_CPU_SM|nDSACK~combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout )) # (!\u_CPU_SM|STATE [1])

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|nDSACK~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 .lut_mask = 16'h5DFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ) # (((!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout  & \u_CPU_SM|u_cpudff5|cpudff5_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1 .lut_mask = 16'hBFBB;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [1]));

// Location: LCFF_X20_Y7_N13
cycloneii_lcell_ff \u_CPU_SM|FLUSHFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|FLUSHFIFO~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|FLUSHFIFO~regout ));

// Location: LCCOMB_X20_Y6_N2
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout  = (\u_SCSI_SM|RDFIFO_o~regout ) # (((\u_registers|u_registers_cntr|CNTR_O [1]) # (\u_SCSI_SM|CCPUREQ~regout )) # (!\u_SCSI_SM|CDREQ_~regout ))

	.dataa(\u_SCSI_SM|RDFIFO_o~regout ),
	.datab(\u_SCSI_SM|CDREQ_~regout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_SCSI_SM|CCPUREQ~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0 .lut_mask = 16'hFFFB;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N15
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ));

// Location: LCCOMB_X18_Y6_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2b~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2b~0_combout  = (!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2b~0 .lut_mask = 16'h00FE;
defparam \u_CPU_SM|u_cpudff2|p2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[60]~18 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[60]~18_combout  = (!\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[60]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[60]~18 .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[60]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout  = (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [2] & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout )))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|p4b~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|p4b~0_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout  & (\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout  & !\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|p4b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|p4b~0 .lut_mask = 16'h0030;
defparam \u_CPU_SM|u_cpudff4|p4b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1c~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1c~1_combout  = (((!\u_CPU_SM|u_cpudff4|p4b~0_combout  & \u_CPU_SM|nDSACK~combout )) # (!\u_CPU_SM|u_cpudff1|p1c~0_combout )) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout )

	.dataa(\u_CPU_SM|u_cpudff4|p4b~0_combout ),
	.datab(\u_CPU_SM|nDSACK~combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datad(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1c~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1c~1 .lut_mask = 16'h4FFF;
defparam \u_CPU_SM|u_cpudff1|p1c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~1_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [4] & (!\u_registers|u_registers_cntr|CNTR_O [1] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~1 .lut_mask = 16'h0004;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N1
cycloneii_lcell_ff \u_CPU_SM|DREQ_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|DREQ_~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DREQ_~regout ));

// Location: LCCOMB_X19_Y7_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~2_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout  & (\u_CPU_SM|DREQ_~regout  & \u_CPU_SM|DMAENA~regout )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ),
	.datac(\u_CPU_SM|DREQ_~regout ),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~2 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout  & ((!\DSACK_I_~combout [0]) # (!\_BERR~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(vcc),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3 .lut_mask = 16'h0AAA;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~4_combout  = (\DSK1_IN_~0_combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ) # ((!\u_CPU_SM|nDSACK~combout  & \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3_combout ))))

	.dataa(\u_CPU_SM|nDSACK~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3_combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~4 .lut_mask = 16'hDC00;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout  = (!\u_CPU_SM|u_cpudff2|p2b~0_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout  & ((\u_CPU_SM|nDSACK~combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ))))

	.dataa(\u_CPU_SM|nDSACK~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2b~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 .lut_mask = 16'h000B;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~5_combout  = (((\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout  & \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout )) # (!\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~5 .lut_mask = 16'hB3FF;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~6_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  & ((!\u_CPU_SM|BGRANT_~regout ) # (!\u_CPU_SM|nCYCLEDONE~regout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_CPU_SM|BGRANT_~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~6 .lut_mask = 16'h0888;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|p5b~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|p5b~1_combout  = (!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ) # (!\u_CPU_SM|u_cpudff5|p5b~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datad(\u_CPU_SM|u_cpudff5|p5b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|p5b~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|p5b~1 .lut_mask = 16'h3233;
defparam \u_CPU_SM|u_cpudff5|p5b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~3_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # (((!\int_fifo|u_byte_ptr|BO1~regout  & !\int_fifo|u_byte_ptr|BO0~regout )) # (!\u_registers|FLUSHFIFO~regout ))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\u_registers|FLUSHFIFO~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~3 .lut_mask = 16'hAFBF;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~4_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout  & ((\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ) # ((\u_CPU_SM|u_cpudff3|cpudff3_d~3_combout  & \u_CPU_SM|u_CPU_SM_inputs|nE~0_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout  & (\u_CPU_SM|u_cpudff3|cpudff3_d~3_combout  & (\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.datab(\u_CPU_SM|u_cpudff3|cpudff3_d~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~4 .lut_mask = 16'hEAC0;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout  & (((\u_CPU_SM|DSACK_LATCHED_ [1]) # (\u_CPU_SM|DSACK_LATCHED_ [0])) # (!\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datab(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 .lut_mask = 16'h0F0D;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout  & (((!\u_CPU_SM|STATE [1] & !\DSK0_IN_~0_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\DSK0_IN_~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~2 .lut_mask = 16'h010F;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~6_combout  = (\u_registers|u_registers_cntr|CNTR_O [1]) # ((!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\u_CPU_SM|DREQ_~regout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_CPU_SM|DREQ_~regout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~6 .lut_mask = 16'hBAAA;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N11
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [3]));

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout  = (!\int_fifo|u_full_empty_ctr|DOWN [1] & (!\int_fifo|u_full_empty_ctr|DOWN [2] & !\int_fifo|u_full_empty_ctr|DOWN [0]))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .lut_mask = 16'h0003;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N23
cycloneii_lcell_ff \u_CPU_SM|STOPFLUSH (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STOPFLUSH~regout ));

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER~2 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER~2_combout  = (!\_AS_IO~0  & (\u_registers|u_registers_term|TERM_COUNTER [1] $ (((\u_registers|u_registers_term|TERM_COUNTER [0] & !\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout )))))

	.dataa(\_AS_IO~0 ),
	.datab(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datad(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER~2 .lut_mask = 16'h5014;
defparam \u_registers|u_registers_term|TERM_COUNTER~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N11
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_d (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_d~regout ));

// Location: LCFF_X20_Y6_N25
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_d (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_d~regout ));

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \u_SCSI_SM|RIFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RIFIFO_o~0_combout  = (\u_SCSI_SM|RIFIFO_d~regout  & !\u_SCSI_SM|RDFIFO_d~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|RIFIFO_d~regout ),
	.datad(\u_SCSI_SM|RDFIFO_d~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o~0 .lut_mask = 16'h00F0;
defparam \u_SCSI_SM|RIFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N1
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ));

// Location: LCFF_X21_Y7_N13
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ));

// Location: LCFF_X21_Y6_N27
cycloneii_lcell_ff \u_SCSI_SM|CDSACK_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|nLS2CPU~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDSACK_~regout ));

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout  & (!\u_SCSI_SM|CDSACK_~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout )))) 
// # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ),
	.datac(\u_SCSI_SM|CDSACK_~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .lut_mask = 16'h5F4C;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1_combout  = (!\u_SCSI_SM|CCPUREQ~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout ),
	.datab(\u_SCSI_SM|CCPUREQ~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1 .lut_mask = 16'h2300;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2_combout  = (!\u_SCSI_SM|CCPUREQ~regout  & \u_registers|u_registers_cntr|CNTR_O [1])

	.dataa(vcc),
	.datab(\u_SCSI_SM|CCPUREQ~regout ),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2 .lut_mask = 16'h3300;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2_combout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2 .lut_mask = 16'h080C;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1_combout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2_combout  & 
// !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (((\int_fifo|u_byte_ptr|BO0~regout )))) # (!\int_fifo|u_byte_ptr|BO1~regout  & ((\int_fifo|u_byte_ptr|BO0~regout  & 
// (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3])) # (!\int_fifo|u_byte_ptr|BO0~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [3])))))

	.dataa(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3]),
	.datab(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [3]),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17 .lut_mask = 16'hFA0C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout  = (\int_fifo|u_byte_ptr|BO0~regout  & ((\int_fifo|u_byte_ptr|BO1~regout ) # ((\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0])))) # (!\int_fifo|u_byte_ptr|BO0~regout  & 
// (!\int_fifo|u_byte_ptr|BO1~regout  & (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [0])))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [0]),
	.datad(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29 .lut_mask = 16'hBA98;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[3]~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[3]~3_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [4]) # ((\int_fifo|u_full_empty_ctr|DOWN [2])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [3]))))

	.dataa(\int_fifo|u_full_empty_ctr|UP [4]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[3]~3 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[0]~26 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[0]~26_combout  = (\u_CPU_SM|FLUSHFIFO~regout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & !\u_CPU_SM|LASTWORD~0_combout )))

	.dataa(\u_CPU_SM|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[0]~26 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[0]~26_combout  & \u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[0]~26_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 .lut_mask = 16'hFFEA;
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout  & \int_fifo|u_byte_ptr|BO0~regout ))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 .lut_mask = 16'hA000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|FF~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|FF~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout  & ((\u_CPU_SM|STATE [1]) # ((!\DSACK_I_~combout [0]) # (!\_BERR~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|FF~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|FF~0 .lut_mask = 16'h8AAA;
defparam \u_CPU_SM|u_CPU_SM_outputs|FF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout  & \int_fifo|u_byte_ptr|BO0~regout ))

	.dataa(vcc),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 .lut_mask = 16'hC000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N3
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22~regout ));

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22~regout ) # ((\u_SCSI_SM|CDSACK_~regout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|CDSACK_~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .lut_mask = 16'hFFC0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout ) # ((\u_SCSI_SM|CDSACK_~regout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|CDSACK_~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0 .lut_mask = 16'hFFC0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout  & !\u_CPU_SM|STATE [3]))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 .lut_mask = 16'hAAFA;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout  = (\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [1] & ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout )))) # (!\u_CPU_SM|STATE [3] & ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ) # ((!\u_CPU_SM|STATE [1] & 
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ))))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 .lut_mask = 16'h7350;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N27
cycloneii_lcell_ff LLW(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\LLW~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LLW~regout ));

// Location: LCCOMB_X12_Y5_N6
cycloneii_lcell_comb \int_fifo|u_write_strobes|LLWS (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~combout  = (\LLW~regout ) # ((\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout  & (\u_SCSI_SM|DACK_o~regout  & \u_SCSI_SM|RE_o~regout )))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datab(\u_SCSI_SM|DACK_o~regout ),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(\LLW~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS .lut_mask = 16'hFF80;
defparam \int_fifo|u_write_strobes|LLWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N3
cycloneii_lcell_ff LHW(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\LHW~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LHW~regout ));

// Location: LCCOMB_X12_Y5_N10
cycloneii_lcell_comb \int_fifo|u_write_strobes|LLWS~0 (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~0_combout  = (\u_SCSI_SM|DACK_o~regout  & \u_SCSI_SM|RE_o~regout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|DACK_o~regout ),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS~0 .lut_mask = 16'hC0C0;
defparam \int_fifo|u_write_strobes|LLWS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneii_lcell_comb \int_fifo|u_write_strobes|UMWS (
// Equation(s):
// \int_fifo|u_write_strobes|UMWS~combout  = (\LHW~regout ) # ((\int_fifo|u_write_strobes|LLWS~0_combout  & (\int_fifo|u_byte_ptr|BO0~regout  & !\int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.datab(\LHW~regout ),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UMWS .lut_mask = 16'hCCEC;
defparam \int_fifo|u_write_strobes|UMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneii_lcell_comb \int_fifo|u_write_strobes|LMWS (
// Equation(s):
// \int_fifo|u_write_strobes|LMWS~combout  = (\LLW~regout ) # ((\int_fifo|u_write_strobes|LLWS~0_combout  & (!\int_fifo|u_byte_ptr|BO0~regout  & \int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.datab(\LLW~regout ),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS .lut_mask = 16'hCECC;
defparam \int_fifo|u_write_strobes|LMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneii_lcell_comb \u_datapath|FIFO_ID[8]~2 (
// Equation(s):
// \u_datapath|FIFO_ID[8]~2_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_datapath|bDIEL~combout  & \DATA_IO[8]~8 ))))

	.dataa(\PD_PORT[0]~0 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\DATA_IO[8]~8 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[8]~2 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneii_lcell_comb \int_fifo|u_write_strobes|UUWS (
// Equation(s):
// \int_fifo|u_write_strobes|UUWS~combout  = (\LHW~regout ) # ((\int_fifo|u_write_strobes|LLWS~0_combout  & (!\int_fifo|u_byte_ptr|BO0~regout  & !\int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.datab(\LHW~regout ),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UUWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UUWS .lut_mask = 16'hCCCE;
defparam \int_fifo|u_write_strobes|UUWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneii_lcell_comb \u_datapath|FIFO_ID[9]~7 (
// Equation(s):
// \u_datapath|FIFO_ID[9]~7_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[1]~1 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[9]~9  & (\u_datapath|bDIEL~combout )))

	.dataa(\DATA_IO[9]~9 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\PD_PORT[1]~1 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[9]~7 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneii_lcell_comb \u_datapath|FIFO_ID[10]~12 (
// Equation(s):
// \u_datapath|FIFO_ID[10]~12_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[2]~2 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[10]~10  & (\u_datapath|bDIEL~combout )))

	.dataa(\DATA_IO[10]~10 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[10]~12 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneii_lcell_comb \u_datapath|FIFO_ID[11]~17 (
// Equation(s):
// \u_datapath|FIFO_ID[11]~17_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[3]~3 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[11]~11  & (\u_datapath|bDIEL~combout )))

	.dataa(\DATA_IO[11]~11 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\PD_PORT[3]~3 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[11]~17 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N7
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[5] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[21]~21 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [5]));

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[5]~6 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[5]~6_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[5]~5 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [5]))))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\DATA_IO[5]~5 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[5]~6 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_input|CPU_OD[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \u_datapath|FIFO_ID[13]~27 (
// Equation(s):
// \u_datapath|FIFO_ID[13]~27_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[5]~5 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|bDIEL~combout  & (\DATA_IO[13]~13 )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\DATA_IO[13]~13 ),
	.datad(\PD_PORT[5]~5 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[13]~27 .lut_mask = 16'hEA40;
defparam \u_datapath|FIFO_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \u_datapath|FIFO_ID[15]~37 (
// Equation(s):
// \u_datapath|FIFO_ID[15]~37_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\DATA_IO[15]~15  & \u_datapath|bDIEL~combout ))))

	.dataa(\PD_PORT[7]~7 ),
	.datab(\DATA_IO[15]~15 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[15]~37 .lut_mask = 16'hACA0;
defparam \u_datapath|FIFO_ID[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout  = (\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [1] $ (\u_CPU_SM|STATE [4]))))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .lut_mask = 16'h0060;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout  = (\_STERM~combout  & (((\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout )))) # (!\_STERM~combout  & (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout )))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 .lut_mask = 16'hF404;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N17
cycloneii_lcell_ff \u_CPU_SM|PLLW (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLLW~regout ));

// Location: LCCOMB_X19_Y7_N6
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~2_combout  = (!\int_fifo|u_next_out_cntr|COUNT [1]) # (!\int_fifo|u_next_out_cntr|COUNT [0])

	.dataa(vcc),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .lut_mask = 16'h33FF;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N25
cycloneii_lcell_ff \u_CPU_SM|PLHW (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLHW~regout ));

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout  & \u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ))))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 .lut_mask = 16'hA8A0;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ) # (((\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout  & \_STERM~combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 .lut_mask = 16'hEAFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ) # (((\u_CPU_SM|u_cpudff5|cpudff5_d~1_combout  & \_STERM~combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ))

	.dataa(\u_CPU_SM|u_cpudff5|cpudff5_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 .lut_mask = 16'hECFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout  = ((\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout )))) # (!\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 .lut_mask = 16'hE0FF;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[55]~27 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout  = (\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [2] & !\u_CPU_SM|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[55]~27 .lut_mask = 16'h00C0;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[55]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|DREQ_~feeder (
// Equation(s):
// \u_CPU_SM|DREQ_~feeder_combout  = \DREQ_~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DREQ_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|DREQ_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|DREQ_~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|DREQ_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneii_lcell_comb \LLW~feeder (
// Equation(s):
// \LLW~feeder_combout  = \u_CPU_SM|PLLW~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PLLW~regout ),
	.cin(gnd),
	.combout(\LLW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LLW~feeder .lut_mask = 16'hFF00;
defparam \LLW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneii_lcell_comb \LHW~feeder (
// Equation(s):
// \LHW~feeder_combout  = \u_CPU_SM|PLHW~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PLHW~regout ),
	.cin(gnd),
	.combout(\LHW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LHW~feeder .lut_mask = 16'hFF00;
defparam \LHW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_W_IO~I (
	.datain(!\u_registers|u_registers_cntr|CNTR_O [1]),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_W_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_W_IO));
// synopsys translate_off
defparam \R_W_IO~I .input_async_reset = "none";
defparam \R_W_IO~I .input_power_up = "low";
defparam \R_W_IO~I .input_register_mode = "none";
defparam \R_W_IO~I .input_sync_reset = "none";
defparam \R_W_IO~I .oe_async_reset = "none";
defparam \R_W_IO~I .oe_power_up = "low";
defparam \R_W_IO~I .oe_register_mode = "none";
defparam \R_W_IO~I .oe_sync_reset = "none";
defparam \R_W_IO~I .operation_mode = "bidir";
defparam \R_W_IO~I .output_async_reset = "none";
defparam \R_W_IO~I .output_power_up = "low";
defparam \R_W_IO~I .output_register_mode = "none";
defparam \R_W_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_AS_IO~I (
	.datain(\AS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_AS_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_AS_IO));
// synopsys translate_off
defparam \_AS_IO~I .input_async_reset = "none";
defparam \_AS_IO~I .input_power_up = "low";
defparam \_AS_IO~I .input_register_mode = "none";
defparam \_AS_IO~I .input_sync_reset = "none";
defparam \_AS_IO~I .oe_async_reset = "none";
defparam \_AS_IO~I .oe_power_up = "low";
defparam \_AS_IO~I .oe_register_mode = "none";
defparam \_AS_IO~I .oe_sync_reset = "none";
defparam \_AS_IO~I .operation_mode = "bidir";
defparam \_AS_IO~I .output_async_reset = "none";
defparam \_AS_IO~I .output_power_up = "low";
defparam \_AS_IO~I .output_register_mode = "none";
defparam \_AS_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DS_IO~I (
	.datain(\DS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DS_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DS_IO));
// synopsys translate_off
defparam \_DS_IO~I .input_async_reset = "none";
defparam \_DS_IO~I .input_power_up = "low";
defparam \_DS_IO~I .input_register_mode = "none";
defparam \_DS_IO~I .input_sync_reset = "none";
defparam \_DS_IO~I .oe_async_reset = "none";
defparam \_DS_IO~I .oe_power_up = "low";
defparam \_DS_IO~I .oe_register_mode = "none";
defparam \_DS_IO~I .oe_sync_reset = "none";
defparam \_DS_IO~I .operation_mode = "bidir";
defparam \_DS_IO~I .output_async_reset = "none";
defparam \_DS_IO~I .output_power_up = "low";
defparam \_DS_IO~I .output_register_mode = "none";
defparam \_DS_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[0]~I (
	.datain(\u_datapath|u_datapath_output|DATA[0]~3_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[0]));
// synopsys translate_off
defparam \DATA_IO[0]~I .input_async_reset = "none";
defparam \DATA_IO[0]~I .input_power_up = "low";
defparam \DATA_IO[0]~I .input_register_mode = "none";
defparam \DATA_IO[0]~I .input_sync_reset = "none";
defparam \DATA_IO[0]~I .oe_async_reset = "none";
defparam \DATA_IO[0]~I .oe_power_up = "low";
defparam \DATA_IO[0]~I .oe_register_mode = "none";
defparam \DATA_IO[0]~I .oe_sync_reset = "none";
defparam \DATA_IO[0]~I .operation_mode = "bidir";
defparam \DATA_IO[0]~I .output_async_reset = "none";
defparam \DATA_IO[0]~I .output_power_up = "low";
defparam \DATA_IO[0]~I .output_register_mode = "none";
defparam \DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[1]~I (
	.datain(\u_datapath|u_datapath_output|DATA[1]~6_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[1]));
// synopsys translate_off
defparam \DATA_IO[1]~I .input_async_reset = "none";
defparam \DATA_IO[1]~I .input_power_up = "low";
defparam \DATA_IO[1]~I .input_register_mode = "none";
defparam \DATA_IO[1]~I .input_sync_reset = "none";
defparam \DATA_IO[1]~I .oe_async_reset = "none";
defparam \DATA_IO[1]~I .oe_power_up = "low";
defparam \DATA_IO[1]~I .oe_register_mode = "none";
defparam \DATA_IO[1]~I .oe_sync_reset = "none";
defparam \DATA_IO[1]~I .operation_mode = "bidir";
defparam \DATA_IO[1]~I .output_async_reset = "none";
defparam \DATA_IO[1]~I .output_power_up = "low";
defparam \DATA_IO[1]~I .output_register_mode = "none";
defparam \DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[2]~I (
	.datain(\u_datapath|u_datapath_output|DATA[2]~9_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[2]));
// synopsys translate_off
defparam \DATA_IO[2]~I .input_async_reset = "none";
defparam \DATA_IO[2]~I .input_power_up = "low";
defparam \DATA_IO[2]~I .input_register_mode = "none";
defparam \DATA_IO[2]~I .input_sync_reset = "none";
defparam \DATA_IO[2]~I .oe_async_reset = "none";
defparam \DATA_IO[2]~I .oe_power_up = "low";
defparam \DATA_IO[2]~I .oe_register_mode = "none";
defparam \DATA_IO[2]~I .oe_sync_reset = "none";
defparam \DATA_IO[2]~I .operation_mode = "bidir";
defparam \DATA_IO[2]~I .output_async_reset = "none";
defparam \DATA_IO[2]~I .output_power_up = "low";
defparam \DATA_IO[2]~I .output_register_mode = "none";
defparam \DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[3]~I (
	.datain(\u_datapath|u_datapath_output|DATA[3]~10_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[3]));
// synopsys translate_off
defparam \DATA_IO[3]~I .input_async_reset = "none";
defparam \DATA_IO[3]~I .input_power_up = "low";
defparam \DATA_IO[3]~I .input_register_mode = "none";
defparam \DATA_IO[3]~I .input_sync_reset = "none";
defparam \DATA_IO[3]~I .oe_async_reset = "none";
defparam \DATA_IO[3]~I .oe_power_up = "low";
defparam \DATA_IO[3]~I .oe_register_mode = "none";
defparam \DATA_IO[3]~I .oe_sync_reset = "none";
defparam \DATA_IO[3]~I .operation_mode = "bidir";
defparam \DATA_IO[3]~I .output_async_reset = "none";
defparam \DATA_IO[3]~I .output_power_up = "low";
defparam \DATA_IO[3]~I .output_register_mode = "none";
defparam \DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[4]~I (
	.datain(\u_datapath|u_datapath_output|DATA[4]~12_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[4]));
// synopsys translate_off
defparam \DATA_IO[4]~I .input_async_reset = "none";
defparam \DATA_IO[4]~I .input_power_up = "low";
defparam \DATA_IO[4]~I .input_register_mode = "none";
defparam \DATA_IO[4]~I .input_sync_reset = "none";
defparam \DATA_IO[4]~I .oe_async_reset = "none";
defparam \DATA_IO[4]~I .oe_power_up = "low";
defparam \DATA_IO[4]~I .oe_register_mode = "none";
defparam \DATA_IO[4]~I .oe_sync_reset = "none";
defparam \DATA_IO[4]~I .operation_mode = "bidir";
defparam \DATA_IO[4]~I .output_async_reset = "none";
defparam \DATA_IO[4]~I .output_power_up = "low";
defparam \DATA_IO[4]~I .output_register_mode = "none";
defparam \DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[5]~I (
	.datain(\u_datapath|u_datapath_output|DATA[5]~13_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[5]));
// synopsys translate_off
defparam \DATA_IO[5]~I .input_async_reset = "none";
defparam \DATA_IO[5]~I .input_power_up = "low";
defparam \DATA_IO[5]~I .input_register_mode = "none";
defparam \DATA_IO[5]~I .input_sync_reset = "none";
defparam \DATA_IO[5]~I .oe_async_reset = "none";
defparam \DATA_IO[5]~I .oe_power_up = "low";
defparam \DATA_IO[5]~I .oe_register_mode = "none";
defparam \DATA_IO[5]~I .oe_sync_reset = "none";
defparam \DATA_IO[5]~I .operation_mode = "bidir";
defparam \DATA_IO[5]~I .output_async_reset = "none";
defparam \DATA_IO[5]~I .output_power_up = "low";
defparam \DATA_IO[5]~I .output_register_mode = "none";
defparam \DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[6]~I (
	.datain(\u_datapath|u_datapath_output|DATA[6]~14_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[6]));
// synopsys translate_off
defparam \DATA_IO[6]~I .input_async_reset = "none";
defparam \DATA_IO[6]~I .input_power_up = "low";
defparam \DATA_IO[6]~I .input_register_mode = "none";
defparam \DATA_IO[6]~I .input_sync_reset = "none";
defparam \DATA_IO[6]~I .oe_async_reset = "none";
defparam \DATA_IO[6]~I .oe_power_up = "low";
defparam \DATA_IO[6]~I .oe_register_mode = "none";
defparam \DATA_IO[6]~I .oe_sync_reset = "none";
defparam \DATA_IO[6]~I .operation_mode = "bidir";
defparam \DATA_IO[6]~I .output_async_reset = "none";
defparam \DATA_IO[6]~I .output_power_up = "low";
defparam \DATA_IO[6]~I .output_register_mode = "none";
defparam \DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[7]~I (
	.datain(\u_datapath|u_datapath_output|DATA[7]~15_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[7]));
// synopsys translate_off
defparam \DATA_IO[7]~I .input_async_reset = "none";
defparam \DATA_IO[7]~I .input_power_up = "low";
defparam \DATA_IO[7]~I .input_register_mode = "none";
defparam \DATA_IO[7]~I .input_sync_reset = "none";
defparam \DATA_IO[7]~I .oe_async_reset = "none";
defparam \DATA_IO[7]~I .oe_power_up = "low";
defparam \DATA_IO[7]~I .oe_register_mode = "none";
defparam \DATA_IO[7]~I .oe_sync_reset = "none";
defparam \DATA_IO[7]~I .operation_mode = "bidir";
defparam \DATA_IO[7]~I .output_async_reset = "none";
defparam \DATA_IO[7]~I .output_power_up = "low";
defparam \DATA_IO[7]~I .output_register_mode = "none";
defparam \DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[8]~I (
	.datain(\u_datapath|u_datapath_output|DATA[8]~17_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[8]));
// synopsys translate_off
defparam \DATA_IO[8]~I .input_async_reset = "none";
defparam \DATA_IO[8]~I .input_power_up = "low";
defparam \DATA_IO[8]~I .input_register_mode = "none";
defparam \DATA_IO[8]~I .input_sync_reset = "none";
defparam \DATA_IO[8]~I .oe_async_reset = "none";
defparam \DATA_IO[8]~I .oe_power_up = "low";
defparam \DATA_IO[8]~I .oe_register_mode = "none";
defparam \DATA_IO[8]~I .oe_sync_reset = "none";
defparam \DATA_IO[8]~I .operation_mode = "bidir";
defparam \DATA_IO[8]~I .output_async_reset = "none";
defparam \DATA_IO[8]~I .output_power_up = "low";
defparam \DATA_IO[8]~I .output_register_mode = "none";
defparam \DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[9]~I (
	.datain(\u_datapath|u_datapath_output|DATA[9]~18_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[9]));
// synopsys translate_off
defparam \DATA_IO[9]~I .input_async_reset = "none";
defparam \DATA_IO[9]~I .input_power_up = "low";
defparam \DATA_IO[9]~I .input_register_mode = "none";
defparam \DATA_IO[9]~I .input_sync_reset = "none";
defparam \DATA_IO[9]~I .oe_async_reset = "none";
defparam \DATA_IO[9]~I .oe_power_up = "low";
defparam \DATA_IO[9]~I .oe_register_mode = "none";
defparam \DATA_IO[9]~I .oe_sync_reset = "none";
defparam \DATA_IO[9]~I .operation_mode = "bidir";
defparam \DATA_IO[9]~I .output_async_reset = "none";
defparam \DATA_IO[9]~I .output_power_up = "low";
defparam \DATA_IO[9]~I .output_register_mode = "none";
defparam \DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[10]~I (
	.datain(\u_datapath|u_datapath_output|DATA[10]~19_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[10]));
// synopsys translate_off
defparam \DATA_IO[10]~I .input_async_reset = "none";
defparam \DATA_IO[10]~I .input_power_up = "low";
defparam \DATA_IO[10]~I .input_register_mode = "none";
defparam \DATA_IO[10]~I .input_sync_reset = "none";
defparam \DATA_IO[10]~I .oe_async_reset = "none";
defparam \DATA_IO[10]~I .oe_power_up = "low";
defparam \DATA_IO[10]~I .oe_register_mode = "none";
defparam \DATA_IO[10]~I .oe_sync_reset = "none";
defparam \DATA_IO[10]~I .operation_mode = "bidir";
defparam \DATA_IO[10]~I .output_async_reset = "none";
defparam \DATA_IO[10]~I .output_power_up = "low";
defparam \DATA_IO[10]~I .output_register_mode = "none";
defparam \DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[11]~I (
	.datain(\u_datapath|u_datapath_output|DATA[11]~20_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[11]));
// synopsys translate_off
defparam \DATA_IO[11]~I .input_async_reset = "none";
defparam \DATA_IO[11]~I .input_power_up = "low";
defparam \DATA_IO[11]~I .input_register_mode = "none";
defparam \DATA_IO[11]~I .input_sync_reset = "none";
defparam \DATA_IO[11]~I .oe_async_reset = "none";
defparam \DATA_IO[11]~I .oe_power_up = "low";
defparam \DATA_IO[11]~I .oe_register_mode = "none";
defparam \DATA_IO[11]~I .oe_sync_reset = "none";
defparam \DATA_IO[11]~I .operation_mode = "bidir";
defparam \DATA_IO[11]~I .output_async_reset = "none";
defparam \DATA_IO[11]~I .output_power_up = "low";
defparam \DATA_IO[11]~I .output_register_mode = "none";
defparam \DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[12]~I (
	.datain(\u_datapath|u_datapath_output|DATA[12]~21_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[12]));
// synopsys translate_off
defparam \DATA_IO[12]~I .input_async_reset = "none";
defparam \DATA_IO[12]~I .input_power_up = "low";
defparam \DATA_IO[12]~I .input_register_mode = "none";
defparam \DATA_IO[12]~I .input_sync_reset = "none";
defparam \DATA_IO[12]~I .oe_async_reset = "none";
defparam \DATA_IO[12]~I .oe_power_up = "low";
defparam \DATA_IO[12]~I .oe_register_mode = "none";
defparam \DATA_IO[12]~I .oe_sync_reset = "none";
defparam \DATA_IO[12]~I .operation_mode = "bidir";
defparam \DATA_IO[12]~I .output_async_reset = "none";
defparam \DATA_IO[12]~I .output_power_up = "low";
defparam \DATA_IO[12]~I .output_register_mode = "none";
defparam \DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[13]~I (
	.datain(\u_datapath|u_datapath_output|DATA[13]~22_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[13]));
// synopsys translate_off
defparam \DATA_IO[13]~I .input_async_reset = "none";
defparam \DATA_IO[13]~I .input_power_up = "low";
defparam \DATA_IO[13]~I .input_register_mode = "none";
defparam \DATA_IO[13]~I .input_sync_reset = "none";
defparam \DATA_IO[13]~I .oe_async_reset = "none";
defparam \DATA_IO[13]~I .oe_power_up = "low";
defparam \DATA_IO[13]~I .oe_register_mode = "none";
defparam \DATA_IO[13]~I .oe_sync_reset = "none";
defparam \DATA_IO[13]~I .operation_mode = "bidir";
defparam \DATA_IO[13]~I .output_async_reset = "none";
defparam \DATA_IO[13]~I .output_power_up = "low";
defparam \DATA_IO[13]~I .output_register_mode = "none";
defparam \DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[14]~I (
	.datain(\u_datapath|u_datapath_output|DATA[14]~23_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[14]));
// synopsys translate_off
defparam \DATA_IO[14]~I .input_async_reset = "none";
defparam \DATA_IO[14]~I .input_power_up = "low";
defparam \DATA_IO[14]~I .input_register_mode = "none";
defparam \DATA_IO[14]~I .input_sync_reset = "none";
defparam \DATA_IO[14]~I .oe_async_reset = "none";
defparam \DATA_IO[14]~I .oe_power_up = "low";
defparam \DATA_IO[14]~I .oe_register_mode = "none";
defparam \DATA_IO[14]~I .oe_sync_reset = "none";
defparam \DATA_IO[14]~I .operation_mode = "bidir";
defparam \DATA_IO[14]~I .output_async_reset = "none";
defparam \DATA_IO[14]~I .output_power_up = "low";
defparam \DATA_IO[14]~I .output_register_mode = "none";
defparam \DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[15]~I (
	.datain(\u_datapath|u_datapath_output|DATA[15]~24_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[15]));
// synopsys translate_off
defparam \DATA_IO[15]~I .input_async_reset = "none";
defparam \DATA_IO[15]~I .input_power_up = "low";
defparam \DATA_IO[15]~I .input_register_mode = "none";
defparam \DATA_IO[15]~I .input_sync_reset = "none";
defparam \DATA_IO[15]~I .oe_async_reset = "none";
defparam \DATA_IO[15]~I .oe_power_up = "low";
defparam \DATA_IO[15]~I .oe_register_mode = "none";
defparam \DATA_IO[15]~I .oe_sync_reset = "none";
defparam \DATA_IO[15]~I .operation_mode = "bidir";
defparam \DATA_IO[15]~I .output_async_reset = "none";
defparam \DATA_IO[15]~I .output_power_up = "low";
defparam \DATA_IO[15]~I .output_register_mode = "none";
defparam \DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[16]~I (
	.datain(\u_datapath|u_datapath_output|DATA[16]~25_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[16]~16 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[16]));
// synopsys translate_off
defparam \DATA_IO[16]~I .input_async_reset = "none";
defparam \DATA_IO[16]~I .input_power_up = "low";
defparam \DATA_IO[16]~I .input_register_mode = "none";
defparam \DATA_IO[16]~I .input_sync_reset = "none";
defparam \DATA_IO[16]~I .oe_async_reset = "none";
defparam \DATA_IO[16]~I .oe_power_up = "low";
defparam \DATA_IO[16]~I .oe_register_mode = "none";
defparam \DATA_IO[16]~I .oe_sync_reset = "none";
defparam \DATA_IO[16]~I .operation_mode = "bidir";
defparam \DATA_IO[16]~I .output_async_reset = "none";
defparam \DATA_IO[16]~I .output_power_up = "low";
defparam \DATA_IO[16]~I .output_register_mode = "none";
defparam \DATA_IO[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[17]~I (
	.datain(\u_datapath|u_datapath_output|DATA[17]~26_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[17]~17 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[17]));
// synopsys translate_off
defparam \DATA_IO[17]~I .input_async_reset = "none";
defparam \DATA_IO[17]~I .input_power_up = "low";
defparam \DATA_IO[17]~I .input_register_mode = "none";
defparam \DATA_IO[17]~I .input_sync_reset = "none";
defparam \DATA_IO[17]~I .oe_async_reset = "none";
defparam \DATA_IO[17]~I .oe_power_up = "low";
defparam \DATA_IO[17]~I .oe_register_mode = "none";
defparam \DATA_IO[17]~I .oe_sync_reset = "none";
defparam \DATA_IO[17]~I .operation_mode = "bidir";
defparam \DATA_IO[17]~I .output_async_reset = "none";
defparam \DATA_IO[17]~I .output_power_up = "low";
defparam \DATA_IO[17]~I .output_register_mode = "none";
defparam \DATA_IO[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[18]~I (
	.datain(\u_datapath|u_datapath_output|DATA[18]~27_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[18]~18 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[18]));
// synopsys translate_off
defparam \DATA_IO[18]~I .input_async_reset = "none";
defparam \DATA_IO[18]~I .input_power_up = "low";
defparam \DATA_IO[18]~I .input_register_mode = "none";
defparam \DATA_IO[18]~I .input_sync_reset = "none";
defparam \DATA_IO[18]~I .oe_async_reset = "none";
defparam \DATA_IO[18]~I .oe_power_up = "low";
defparam \DATA_IO[18]~I .oe_register_mode = "none";
defparam \DATA_IO[18]~I .oe_sync_reset = "none";
defparam \DATA_IO[18]~I .operation_mode = "bidir";
defparam \DATA_IO[18]~I .output_async_reset = "none";
defparam \DATA_IO[18]~I .output_power_up = "low";
defparam \DATA_IO[18]~I .output_register_mode = "none";
defparam \DATA_IO[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[19]~I (
	.datain(\u_datapath|u_datapath_output|DATA[19]~28_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[19]~19 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[19]));
// synopsys translate_off
defparam \DATA_IO[19]~I .input_async_reset = "none";
defparam \DATA_IO[19]~I .input_power_up = "low";
defparam \DATA_IO[19]~I .input_register_mode = "none";
defparam \DATA_IO[19]~I .input_sync_reset = "none";
defparam \DATA_IO[19]~I .oe_async_reset = "none";
defparam \DATA_IO[19]~I .oe_power_up = "low";
defparam \DATA_IO[19]~I .oe_register_mode = "none";
defparam \DATA_IO[19]~I .oe_sync_reset = "none";
defparam \DATA_IO[19]~I .operation_mode = "bidir";
defparam \DATA_IO[19]~I .output_async_reset = "none";
defparam \DATA_IO[19]~I .output_power_up = "low";
defparam \DATA_IO[19]~I .output_register_mode = "none";
defparam \DATA_IO[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[20]~I (
	.datain(\u_datapath|u_datapath_output|DATA[20]~29_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[20]~20 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[20]));
// synopsys translate_off
defparam \DATA_IO[20]~I .input_async_reset = "none";
defparam \DATA_IO[20]~I .input_power_up = "low";
defparam \DATA_IO[20]~I .input_register_mode = "none";
defparam \DATA_IO[20]~I .input_sync_reset = "none";
defparam \DATA_IO[20]~I .oe_async_reset = "none";
defparam \DATA_IO[20]~I .oe_power_up = "low";
defparam \DATA_IO[20]~I .oe_register_mode = "none";
defparam \DATA_IO[20]~I .oe_sync_reset = "none";
defparam \DATA_IO[20]~I .operation_mode = "bidir";
defparam \DATA_IO[20]~I .output_async_reset = "none";
defparam \DATA_IO[20]~I .output_power_up = "low";
defparam \DATA_IO[20]~I .output_register_mode = "none";
defparam \DATA_IO[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[21]~I (
	.datain(\u_datapath|u_datapath_output|DATA[21]~30_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[21]~21 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[21]));
// synopsys translate_off
defparam \DATA_IO[21]~I .input_async_reset = "none";
defparam \DATA_IO[21]~I .input_power_up = "low";
defparam \DATA_IO[21]~I .input_register_mode = "none";
defparam \DATA_IO[21]~I .input_sync_reset = "none";
defparam \DATA_IO[21]~I .oe_async_reset = "none";
defparam \DATA_IO[21]~I .oe_power_up = "low";
defparam \DATA_IO[21]~I .oe_register_mode = "none";
defparam \DATA_IO[21]~I .oe_sync_reset = "none";
defparam \DATA_IO[21]~I .operation_mode = "bidir";
defparam \DATA_IO[21]~I .output_async_reset = "none";
defparam \DATA_IO[21]~I .output_power_up = "low";
defparam \DATA_IO[21]~I .output_register_mode = "none";
defparam \DATA_IO[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[22]~I (
	.datain(\u_datapath|u_datapath_output|DATA[22]~31_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[22]~22 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[22]));
// synopsys translate_off
defparam \DATA_IO[22]~I .input_async_reset = "none";
defparam \DATA_IO[22]~I .input_power_up = "low";
defparam \DATA_IO[22]~I .input_register_mode = "none";
defparam \DATA_IO[22]~I .input_sync_reset = "none";
defparam \DATA_IO[22]~I .oe_async_reset = "none";
defparam \DATA_IO[22]~I .oe_power_up = "low";
defparam \DATA_IO[22]~I .oe_register_mode = "none";
defparam \DATA_IO[22]~I .oe_sync_reset = "none";
defparam \DATA_IO[22]~I .operation_mode = "bidir";
defparam \DATA_IO[22]~I .output_async_reset = "none";
defparam \DATA_IO[22]~I .output_power_up = "low";
defparam \DATA_IO[22]~I .output_register_mode = "none";
defparam \DATA_IO[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[23]~I (
	.datain(\u_datapath|u_datapath_output|DATA[23]~32_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[23]~23 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[23]));
// synopsys translate_off
defparam \DATA_IO[23]~I .input_async_reset = "none";
defparam \DATA_IO[23]~I .input_power_up = "low";
defparam \DATA_IO[23]~I .input_register_mode = "none";
defparam \DATA_IO[23]~I .input_sync_reset = "none";
defparam \DATA_IO[23]~I .oe_async_reset = "none";
defparam \DATA_IO[23]~I .oe_power_up = "low";
defparam \DATA_IO[23]~I .oe_register_mode = "none";
defparam \DATA_IO[23]~I .oe_sync_reset = "none";
defparam \DATA_IO[23]~I .operation_mode = "bidir";
defparam \DATA_IO[23]~I .output_async_reset = "none";
defparam \DATA_IO[23]~I .output_power_up = "low";
defparam \DATA_IO[23]~I .output_register_mode = "none";
defparam \DATA_IO[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[24]~I (
	.datain(\u_datapath|u_datapath_output|DATA[24]~33_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[24]~24 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[24]));
// synopsys translate_off
defparam \DATA_IO[24]~I .input_async_reset = "none";
defparam \DATA_IO[24]~I .input_power_up = "low";
defparam \DATA_IO[24]~I .input_register_mode = "none";
defparam \DATA_IO[24]~I .input_sync_reset = "none";
defparam \DATA_IO[24]~I .oe_async_reset = "none";
defparam \DATA_IO[24]~I .oe_power_up = "low";
defparam \DATA_IO[24]~I .oe_register_mode = "none";
defparam \DATA_IO[24]~I .oe_sync_reset = "none";
defparam \DATA_IO[24]~I .operation_mode = "bidir";
defparam \DATA_IO[24]~I .output_async_reset = "none";
defparam \DATA_IO[24]~I .output_power_up = "low";
defparam \DATA_IO[24]~I .output_register_mode = "none";
defparam \DATA_IO[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[25]~I (
	.datain(\u_datapath|u_datapath_output|DATA[25]~34_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[25]~25 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[25]));
// synopsys translate_off
defparam \DATA_IO[25]~I .input_async_reset = "none";
defparam \DATA_IO[25]~I .input_power_up = "low";
defparam \DATA_IO[25]~I .input_register_mode = "none";
defparam \DATA_IO[25]~I .input_sync_reset = "none";
defparam \DATA_IO[25]~I .oe_async_reset = "none";
defparam \DATA_IO[25]~I .oe_power_up = "low";
defparam \DATA_IO[25]~I .oe_register_mode = "none";
defparam \DATA_IO[25]~I .oe_sync_reset = "none";
defparam \DATA_IO[25]~I .operation_mode = "bidir";
defparam \DATA_IO[25]~I .output_async_reset = "none";
defparam \DATA_IO[25]~I .output_power_up = "low";
defparam \DATA_IO[25]~I .output_register_mode = "none";
defparam \DATA_IO[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[26]~I (
	.datain(\u_datapath|u_datapath_output|DATA[26]~35_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[26]~26 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[26]));
// synopsys translate_off
defparam \DATA_IO[26]~I .input_async_reset = "none";
defparam \DATA_IO[26]~I .input_power_up = "low";
defparam \DATA_IO[26]~I .input_register_mode = "none";
defparam \DATA_IO[26]~I .input_sync_reset = "none";
defparam \DATA_IO[26]~I .oe_async_reset = "none";
defparam \DATA_IO[26]~I .oe_power_up = "low";
defparam \DATA_IO[26]~I .oe_register_mode = "none";
defparam \DATA_IO[26]~I .oe_sync_reset = "none";
defparam \DATA_IO[26]~I .operation_mode = "bidir";
defparam \DATA_IO[26]~I .output_async_reset = "none";
defparam \DATA_IO[26]~I .output_power_up = "low";
defparam \DATA_IO[26]~I .output_register_mode = "none";
defparam \DATA_IO[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[27]~I (
	.datain(\u_datapath|u_datapath_output|DATA[27]~36_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[27]~27 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[27]));
// synopsys translate_off
defparam \DATA_IO[27]~I .input_async_reset = "none";
defparam \DATA_IO[27]~I .input_power_up = "low";
defparam \DATA_IO[27]~I .input_register_mode = "none";
defparam \DATA_IO[27]~I .input_sync_reset = "none";
defparam \DATA_IO[27]~I .oe_async_reset = "none";
defparam \DATA_IO[27]~I .oe_power_up = "low";
defparam \DATA_IO[27]~I .oe_register_mode = "none";
defparam \DATA_IO[27]~I .oe_sync_reset = "none";
defparam \DATA_IO[27]~I .operation_mode = "bidir";
defparam \DATA_IO[27]~I .output_async_reset = "none";
defparam \DATA_IO[27]~I .output_power_up = "low";
defparam \DATA_IO[27]~I .output_register_mode = "none";
defparam \DATA_IO[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[28]~I (
	.datain(\u_datapath|u_datapath_output|DATA[28]~37_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[28]~28 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[28]));
// synopsys translate_off
defparam \DATA_IO[28]~I .input_async_reset = "none";
defparam \DATA_IO[28]~I .input_power_up = "low";
defparam \DATA_IO[28]~I .input_register_mode = "none";
defparam \DATA_IO[28]~I .input_sync_reset = "none";
defparam \DATA_IO[28]~I .oe_async_reset = "none";
defparam \DATA_IO[28]~I .oe_power_up = "low";
defparam \DATA_IO[28]~I .oe_register_mode = "none";
defparam \DATA_IO[28]~I .oe_sync_reset = "none";
defparam \DATA_IO[28]~I .operation_mode = "bidir";
defparam \DATA_IO[28]~I .output_async_reset = "none";
defparam \DATA_IO[28]~I .output_power_up = "low";
defparam \DATA_IO[28]~I .output_register_mode = "none";
defparam \DATA_IO[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[29]~I (
	.datain(\u_datapath|u_datapath_output|DATA[29]~38_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[29]~29 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[29]));
// synopsys translate_off
defparam \DATA_IO[29]~I .input_async_reset = "none";
defparam \DATA_IO[29]~I .input_power_up = "low";
defparam \DATA_IO[29]~I .input_register_mode = "none";
defparam \DATA_IO[29]~I .input_sync_reset = "none";
defparam \DATA_IO[29]~I .oe_async_reset = "none";
defparam \DATA_IO[29]~I .oe_power_up = "low";
defparam \DATA_IO[29]~I .oe_register_mode = "none";
defparam \DATA_IO[29]~I .oe_sync_reset = "none";
defparam \DATA_IO[29]~I .operation_mode = "bidir";
defparam \DATA_IO[29]~I .output_async_reset = "none";
defparam \DATA_IO[29]~I .output_power_up = "low";
defparam \DATA_IO[29]~I .output_register_mode = "none";
defparam \DATA_IO[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[30]~I (
	.datain(\u_datapath|u_datapath_output|DATA[30]~39_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[30]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[30]));
// synopsys translate_off
defparam \DATA_IO[30]~I .input_async_reset = "none";
defparam \DATA_IO[30]~I .input_power_up = "low";
defparam \DATA_IO[30]~I .input_register_mode = "none";
defparam \DATA_IO[30]~I .input_sync_reset = "none";
defparam \DATA_IO[30]~I .oe_async_reset = "none";
defparam \DATA_IO[30]~I .oe_power_up = "low";
defparam \DATA_IO[30]~I .oe_register_mode = "none";
defparam \DATA_IO[30]~I .oe_sync_reset = "none";
defparam \DATA_IO[30]~I .operation_mode = "bidir";
defparam \DATA_IO[30]~I .output_async_reset = "none";
defparam \DATA_IO[30]~I .output_power_up = "low";
defparam \DATA_IO[30]~I .output_register_mode = "none";
defparam \DATA_IO[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[31]~I (
	.datain(\u_datapath|u_datapath_output|DATA[31]~40_combout ),
	.oe(\u_datapath|DATA_OE_~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[31]~31 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[31]));
// synopsys translate_off
defparam \DATA_IO[31]~I .input_async_reset = "none";
defparam \DATA_IO[31]~I .input_power_up = "low";
defparam \DATA_IO[31]~I .input_register_mode = "none";
defparam \DATA_IO[31]~I .input_sync_reset = "none";
defparam \DATA_IO[31]~I .oe_async_reset = "none";
defparam \DATA_IO[31]~I .oe_power_up = "low";
defparam \DATA_IO[31]~I .oe_register_mode = "none";
defparam \DATA_IO[31]~I .oe_sync_reset = "none";
defparam \DATA_IO[31]~I .operation_mode = "bidir";
defparam \DATA_IO[31]~I .output_async_reset = "none";
defparam \DATA_IO[31]~I .output_power_up = "low";
defparam \DATA_IO[31]~I .output_register_mode = "none";
defparam \DATA_IO[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_BGACK_IO~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BGACK_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BGACK_IO));
// synopsys translate_off
defparam \_BGACK_IO~I .input_async_reset = "none";
defparam \_BGACK_IO~I .input_power_up = "low";
defparam \_BGACK_IO~I .input_register_mode = "none";
defparam \_BGACK_IO~I .input_sync_reset = "none";
defparam \_BGACK_IO~I .oe_async_reset = "none";
defparam \_BGACK_IO~I .oe_power_up = "low";
defparam \_BGACK_IO~I .oe_register_mode = "none";
defparam \_BGACK_IO~I .oe_sync_reset = "none";
defparam \_BGACK_IO~I .open_drain_output = "true";
defparam \_BGACK_IO~I .operation_mode = "bidir";
defparam \_BGACK_IO~I .output_async_reset = "none";
defparam \_BGACK_IO~I .output_power_up = "low";
defparam \_BGACK_IO~I .output_register_mode = "none";
defparam \_BGACK_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[0]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[0]));
// synopsys translate_off
defparam \PD_PORT[0]~I .input_async_reset = "none";
defparam \PD_PORT[0]~I .input_power_up = "low";
defparam \PD_PORT[0]~I .input_register_mode = "none";
defparam \PD_PORT[0]~I .input_sync_reset = "none";
defparam \PD_PORT[0]~I .oe_async_reset = "none";
defparam \PD_PORT[0]~I .oe_power_up = "low";
defparam \PD_PORT[0]~I .oe_register_mode = "none";
defparam \PD_PORT[0]~I .oe_sync_reset = "none";
defparam \PD_PORT[0]~I .operation_mode = "bidir";
defparam \PD_PORT[0]~I .output_async_reset = "none";
defparam \PD_PORT[0]~I .output_power_up = "low";
defparam \PD_PORT[0]~I .output_register_mode = "none";
defparam \PD_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[1]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[1]));
// synopsys translate_off
defparam \PD_PORT[1]~I .input_async_reset = "none";
defparam \PD_PORT[1]~I .input_power_up = "low";
defparam \PD_PORT[1]~I .input_register_mode = "none";
defparam \PD_PORT[1]~I .input_sync_reset = "none";
defparam \PD_PORT[1]~I .oe_async_reset = "none";
defparam \PD_PORT[1]~I .oe_power_up = "low";
defparam \PD_PORT[1]~I .oe_register_mode = "none";
defparam \PD_PORT[1]~I .oe_sync_reset = "none";
defparam \PD_PORT[1]~I .operation_mode = "bidir";
defparam \PD_PORT[1]~I .output_async_reset = "none";
defparam \PD_PORT[1]~I .output_power_up = "low";
defparam \PD_PORT[1]~I .output_register_mode = "none";
defparam \PD_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[2]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[2]));
// synopsys translate_off
defparam \PD_PORT[2]~I .input_async_reset = "none";
defparam \PD_PORT[2]~I .input_power_up = "low";
defparam \PD_PORT[2]~I .input_register_mode = "none";
defparam \PD_PORT[2]~I .input_sync_reset = "none";
defparam \PD_PORT[2]~I .oe_async_reset = "none";
defparam \PD_PORT[2]~I .oe_power_up = "low";
defparam \PD_PORT[2]~I .oe_register_mode = "none";
defparam \PD_PORT[2]~I .oe_sync_reset = "none";
defparam \PD_PORT[2]~I .operation_mode = "bidir";
defparam \PD_PORT[2]~I .output_async_reset = "none";
defparam \PD_PORT[2]~I .output_power_up = "low";
defparam \PD_PORT[2]~I .output_register_mode = "none";
defparam \PD_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[3]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[3]));
// synopsys translate_off
defparam \PD_PORT[3]~I .input_async_reset = "none";
defparam \PD_PORT[3]~I .input_power_up = "low";
defparam \PD_PORT[3]~I .input_register_mode = "none";
defparam \PD_PORT[3]~I .input_sync_reset = "none";
defparam \PD_PORT[3]~I .oe_async_reset = "none";
defparam \PD_PORT[3]~I .oe_power_up = "low";
defparam \PD_PORT[3]~I .oe_register_mode = "none";
defparam \PD_PORT[3]~I .oe_sync_reset = "none";
defparam \PD_PORT[3]~I .operation_mode = "bidir";
defparam \PD_PORT[3]~I .output_async_reset = "none";
defparam \PD_PORT[3]~I .output_power_up = "low";
defparam \PD_PORT[3]~I .output_register_mode = "none";
defparam \PD_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[4]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[4]));
// synopsys translate_off
defparam \PD_PORT[4]~I .input_async_reset = "none";
defparam \PD_PORT[4]~I .input_power_up = "low";
defparam \PD_PORT[4]~I .input_register_mode = "none";
defparam \PD_PORT[4]~I .input_sync_reset = "none";
defparam \PD_PORT[4]~I .oe_async_reset = "none";
defparam \PD_PORT[4]~I .oe_power_up = "low";
defparam \PD_PORT[4]~I .oe_register_mode = "none";
defparam \PD_PORT[4]~I .oe_sync_reset = "none";
defparam \PD_PORT[4]~I .operation_mode = "bidir";
defparam \PD_PORT[4]~I .output_async_reset = "none";
defparam \PD_PORT[4]~I .output_power_up = "low";
defparam \PD_PORT[4]~I .output_register_mode = "none";
defparam \PD_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[5]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[5]));
// synopsys translate_off
defparam \PD_PORT[5]~I .input_async_reset = "none";
defparam \PD_PORT[5]~I .input_power_up = "low";
defparam \PD_PORT[5]~I .input_register_mode = "none";
defparam \PD_PORT[5]~I .input_sync_reset = "none";
defparam \PD_PORT[5]~I .oe_async_reset = "none";
defparam \PD_PORT[5]~I .oe_power_up = "low";
defparam \PD_PORT[5]~I .oe_register_mode = "none";
defparam \PD_PORT[5]~I .oe_sync_reset = "none";
defparam \PD_PORT[5]~I .operation_mode = "bidir";
defparam \PD_PORT[5]~I .output_async_reset = "none";
defparam \PD_PORT[5]~I .output_power_up = "low";
defparam \PD_PORT[5]~I .output_register_mode = "none";
defparam \PD_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[6]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[6]));
// synopsys translate_off
defparam \PD_PORT[6]~I .input_async_reset = "none";
defparam \PD_PORT[6]~I .input_power_up = "low";
defparam \PD_PORT[6]~I .input_register_mode = "none";
defparam \PD_PORT[6]~I .input_sync_reset = "none";
defparam \PD_PORT[6]~I .oe_async_reset = "none";
defparam \PD_PORT[6]~I .oe_power_up = "low";
defparam \PD_PORT[6]~I .oe_register_mode = "none";
defparam \PD_PORT[6]~I .oe_sync_reset = "none";
defparam \PD_PORT[6]~I .operation_mode = "bidir";
defparam \PD_PORT[6]~I .output_async_reset = "none";
defparam \PD_PORT[6]~I .output_power_up = "low";
defparam \PD_PORT[6]~I .output_register_mode = "none";
defparam \PD_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[7]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[7]));
// synopsys translate_off
defparam \PD_PORT[7]~I .input_async_reset = "none";
defparam \PD_PORT[7]~I .input_power_up = "low";
defparam \PD_PORT[7]~I .input_register_mode = "none";
defparam \PD_PORT[7]~I .input_sync_reset = "none";
defparam \PD_PORT[7]~I .oe_async_reset = "none";
defparam \PD_PORT[7]~I .oe_power_up = "low";
defparam \PD_PORT[7]~I .oe_register_mode = "none";
defparam \PD_PORT[7]~I .oe_sync_reset = "none";
defparam \PD_PORT[7]~I .operation_mode = "bidir";
defparam \PD_PORT[7]~I .output_async_reset = "none";
defparam \PD_PORT[7]~I .output_power_up = "low";
defparam \PD_PORT[7]~I .output_register_mode = "none";
defparam \PD_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_RST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_RST));
// synopsys translate_off
defparam \_RST~I .input_async_reset = "none";
defparam \_RST~I .input_power_up = "low";
defparam \_RST~I .input_register_mode = "none";
defparam \_RST~I .input_sync_reset = "none";
defparam \_RST~I .oe_async_reset = "none";
defparam \_RST~I .oe_power_up = "low";
defparam \_RST~I .oe_register_mode = "none";
defparam \_RST~I .oe_sync_reset = "none";
defparam \_RST~I .operation_mode = "input";
defparam \_RST~I .output_async_reset = "none";
defparam \_RST~I .output_power_up = "low";
defparam \_RST~I .output_register_mode = "none";
defparam \_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCLK));
// synopsys translate_off
defparam \SCLK~I .input_async_reset = "none";
defparam \SCLK~I .input_power_up = "low";
defparam \SCLK~I .input_register_mode = "none";
defparam \SCLK~I .input_sync_reset = "none";
defparam \SCLK~I .oe_async_reset = "none";
defparam \SCLK~I .oe_power_up = "low";
defparam \SCLK~I .oe_register_mode = "none";
defparam \SCLK~I .oe_sync_reset = "none";
defparam \SCLK~I .operation_mode = "input";
defparam \SCLK~I .output_async_reset = "none";
defparam \SCLK~I .output_power_up = "low";
defparam \SCLK~I .output_register_mode = "none";
defparam \SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[2]));
// synopsys translate_off
defparam \ADDR[2]~I .input_async_reset = "none";
defparam \ADDR[2]~I .input_power_up = "low";
defparam \ADDR[2]~I .input_register_mode = "none";
defparam \ADDR[2]~I .input_sync_reset = "none";
defparam \ADDR[2]~I .oe_async_reset = "none";
defparam \ADDR[2]~I .oe_power_up = "low";
defparam \ADDR[2]~I .oe_register_mode = "none";
defparam \ADDR[2]~I .oe_sync_reset = "none";
defparam \ADDR[2]~I .operation_mode = "input";
defparam \ADDR[2]~I .output_async_reset = "none";
defparam \ADDR[2]~I .output_power_up = "low";
defparam \ADDR[2]~I .output_register_mode = "none";
defparam \ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[4]));
// synopsys translate_off
defparam \ADDR[4]~I .input_async_reset = "none";
defparam \ADDR[4]~I .input_power_up = "low";
defparam \ADDR[4]~I .input_register_mode = "none";
defparam \ADDR[4]~I .input_sync_reset = "none";
defparam \ADDR[4]~I .oe_async_reset = "none";
defparam \ADDR[4]~I .oe_power_up = "low";
defparam \ADDR[4]~I .oe_register_mode = "none";
defparam \ADDR[4]~I .oe_sync_reset = "none";
defparam \ADDR[4]~I .operation_mode = "input";
defparam \ADDR[4]~I .output_async_reset = "none";
defparam \ADDR[4]~I .output_power_up = "low";
defparam \ADDR[4]~I .output_register_mode = "none";
defparam \ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_WR~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_WR~0_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (!\R_W_IO~0  & (!\ADDR~combout [2] & !\ADDR~combout [4])))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\R_W_IO~0 ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_WR~0 .lut_mask = 16'h0002;
defparam \u_registers|u_addr_decoder|CONTR_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[1]~2 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[1]~2_combout  = (\u_registers|u_addr_decoder|CONTR_WR~0_combout  & (\DATA_IO[1]~1 )) # (!\u_registers|u_addr_decoder|CONTR_WR~0_combout  & ((\u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(vcc),
	.datab(\DATA_IO[1]~1 ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_registers|u_addr_decoder|CONTR_WR~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[1]~2 .lut_mask = 16'hCCF0;
defparam \u_registers|u_registers_cntr|CNTR_O[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N21
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [1]));

// Location: CLKCTRL_G2
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_STERM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_STERM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_STERM));
// synopsys translate_off
defparam \_STERM~I .input_async_reset = "none";
defparam \_STERM~I .input_power_up = "low";
defparam \_STERM~I .input_register_mode = "none";
defparam \_STERM~I .input_sync_reset = "none";
defparam \_STERM~I .oe_async_reset = "none";
defparam \_STERM~I .oe_power_up = "low";
defparam \_STERM~I .oe_register_mode = "none";
defparam \_STERM~I .oe_sync_reset = "none";
defparam \_STERM~I .operation_mode = "input";
defparam \_STERM~I .output_async_reset = "none";
defparam \_STERM~I .output_power_up = "low";
defparam \_STERM~I .output_register_mode = "none";
defparam \_STERM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BERR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BERR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BERR));
// synopsys translate_off
defparam \_BERR~I .input_async_reset = "none";
defparam \_BERR~I .input_power_up = "low";
defparam \_BERR~I .input_register_mode = "none";
defparam \_BERR~I .input_sync_reset = "none";
defparam \_BERR~I .oe_async_reset = "none";
defparam \_BERR~I .oe_power_up = "low";
defparam \_BERR~I .oe_register_mode = "none";
defparam \_BERR~I .oe_sync_reset = "none";
defparam \_BERR~I .operation_mode = "input";
defparam \_BERR~I .output_async_reset = "none";
defparam \_BERR~I .output_power_up = "low";
defparam \_BERR~I .output_register_mode = "none";
defparam \_BERR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DSACK_I_[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSACK_I_~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_I_[0]));
// synopsys translate_off
defparam \DSACK_I_[0]~I .input_async_reset = "none";
defparam \DSACK_I_[0]~I .input_power_up = "low";
defparam \DSACK_I_[0]~I .input_register_mode = "none";
defparam \DSACK_I_[0]~I .input_sync_reset = "none";
defparam \DSACK_I_[0]~I .oe_async_reset = "none";
defparam \DSACK_I_[0]~I .oe_power_up = "low";
defparam \DSACK_I_[0]~I .oe_register_mode = "none";
defparam \DSACK_I_[0]~I .oe_sync_reset = "none";
defparam \DSACK_I_[0]~I .operation_mode = "input";
defparam \DSACK_I_[0]~I .output_async_reset = "none";
defparam \DSACK_I_[0]~I .output_power_up = "low";
defparam \DSACK_I_[0]~I .output_register_mode = "none";
defparam \DSACK_I_[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneii_lcell_comb \DSK0_IN_~0 (
// Equation(s):
// \DSK0_IN_~0_combout  = (!\DSACK_I_~combout [0]) # (!\_BERR~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [0]),
	.cin(gnd),
	.combout(\DSK0_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK0_IN_~0 .lut_mask = 16'h0FFF;
defparam \DSK0_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N7
cycloneii_lcell_ff \u_CPU_SM|DSACK_LATCHED_[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DSK0_IN_~0_combout ),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DSACK_LATCHED_ [0]));

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DSACK_I_[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSACK_I_~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_I_[1]));
// synopsys translate_off
defparam \DSACK_I_[1]~I .input_async_reset = "none";
defparam \DSACK_I_[1]~I .input_power_up = "low";
defparam \DSACK_I_[1]~I .input_register_mode = "none";
defparam \DSACK_I_[1]~I .input_sync_reset = "none";
defparam \DSACK_I_[1]~I .oe_async_reset = "none";
defparam \DSACK_I_[1]~I .oe_power_up = "low";
defparam \DSACK_I_[1]~I .oe_register_mode = "none";
defparam \DSACK_I_[1]~I .oe_sync_reset = "none";
defparam \DSACK_I_[1]~I .operation_mode = "input";
defparam \DSACK_I_[1]~I .output_async_reset = "none";
defparam \DSACK_I_[1]~I .output_power_up = "low";
defparam \DSACK_I_[1]~I .output_register_mode = "none";
defparam \DSACK_I_[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneii_lcell_comb \DSK1_IN_~0 (
// Equation(s):
// \DSK1_IN_~0_combout  = (!\DSACK_I_~combout [1]) # (!\_BERR~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\DSK1_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK1_IN_~0 .lut_mask = 16'h0FFF;
defparam \DSK1_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N31
cycloneii_lcell_ff \u_CPU_SM|DSACK_LATCHED_[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\DSK1_IN_~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DSACK_LATCHED_ [1]));

// Location: LCCOMB_X17_Y6_N6
cycloneii_lcell_comb \u_CPU_SM|nDSACK (
// Equation(s):
// \u_CPU_SM|nDSACK~combout  = (!\u_CPU_SM|DSACK_LATCHED_ [0] & !\u_CPU_SM|DSACK_LATCHED_ [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|nDSACK~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|nDSACK .lut_mask = 16'h000F;
defparam \u_CPU_SM|nDSACK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BG~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BG~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BG));
// synopsys translate_off
defparam \_BG~I .input_async_reset = "none";
defparam \_BG~I .input_power_up = "low";
defparam \_BG~I .input_register_mode = "none";
defparam \_BG~I .input_sync_reset = "none";
defparam \_BG~I .oe_async_reset = "none";
defparam \_BG~I .oe_power_up = "low";
defparam \_BG~I .oe_register_mode = "none";
defparam \_BG~I .oe_sync_reset = "none";
defparam \_BG~I .operation_mode = "input";
defparam \_BG~I .output_async_reset = "none";
defparam \_BG~I .output_power_up = "low";
defparam \_BG~I .output_register_mode = "none";
defparam \_BG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \u_CPU_SM|BGRANT_~0 (
// Equation(s):
// \u_CPU_SM|BGRANT_~0_combout  = !\_BG~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\_BG~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|BGRANT_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|BGRANT_~0 .lut_mask = 16'h00FF;
defparam \u_CPU_SM|BGRANT_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \u_SCSI_SM|CRESET_ (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_PLL|APLL_inst|altpll_component|_locked ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CRESET_~regout ));

// Location: LCFF_X18_Y7_N15
cycloneii_lcell_ff \u_CPU_SM|BGRANT_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|BGRANT_~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGRANT_~regout ));

// Location: LCCOMB_X17_Y6_N12
cycloneii_lcell_comb \u_CPU_SM|aCYCLEDONE_~0 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~0_combout  = (\DSACK_I_~combout [0] & (\_STERM~combout  & (\_BERR~combout  & \DSACK_I_~combout [1])))

	.dataa(\DSACK_I_~combout [0]),
	.datab(\_STERM~combout ),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~0 .lut_mask = 16'h8000;
defparam \u_CPU_SM|aCYCLEDONE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneii_lcell_comb \u_CPU_SM|aCYCLEDONE_~1 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~1_combout  = (\_AS_IO~0  & (\_BGACK_IO~0  & \u_CPU_SM|aCYCLEDONE_~0_combout ))

	.dataa(\_AS_IO~0 ),
	.datab(vcc),
	.datac(\_BGACK_IO~0 ),
	.datad(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~1 .lut_mask = 16'hA000;
defparam \u_CPU_SM|aCYCLEDONE_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N3
cycloneii_lcell_ff \u_CPU_SM|nCYCLEDONE (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|nCYCLEDONE~regout ));

// Location: LCCOMB_X18_Y6_N8
cycloneii_lcell_comb \u_registers|A1~0 (
// Equation(s):
// \u_registers|A1~0_combout  = (\u_registers|u_addr_decoder|h_0C~combout  & ((\R_W_IO~0  & ((\u_registers|A1~regout ))) # (!\R_W_IO~0  & (\DATA_IO[25]~25 )))) # (!\u_registers|u_addr_decoder|h_0C~combout  & (((\u_registers|A1~regout ))))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(\DATA_IO[25]~25 ),
	.datac(\u_registers|A1~regout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\u_registers|A1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|A1~0 .lut_mask = 16'hF0D8;
defparam \u_registers|A1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N9
cycloneii_lcell_ff \u_registers|A1 (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|A1~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|A1~regout ));

// Location: LCCOMB_X17_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[12]~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout  = (\u_CPU_SM|BGRANT_~regout  & (\u_CPU_SM|nCYCLEDONE~regout  & \u_registers|A1~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|BGRANT_~regout ),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_registers|A1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[12]~14 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[3]));
// synopsys translate_off
defparam \ADDR[3]~I .input_async_reset = "none";
defparam \ADDR[3]~I .input_power_up = "low";
defparam \ADDR[3]~I .input_register_mode = "none";
defparam \ADDR[3]~I .input_sync_reset = "none";
defparam \ADDR[3]~I .oe_async_reset = "none";
defparam \ADDR[3]~I .oe_power_up = "low";
defparam \ADDR[3]~I .oe_register_mode = "none";
defparam \ADDR[3]~I .oe_sync_reset = "none";
defparam \ADDR[3]~I .operation_mode = "input";
defparam \ADDR[3]~I .output_async_reset = "none";
defparam \ADDR[3]~I .output_power_up = "low";
defparam \ADDR[3]~I .output_register_mode = "none";
defparam \ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[6]));
// synopsys translate_off
defparam \ADDR[6]~I .input_async_reset = "none";
defparam \ADDR[6]~I .input_power_up = "low";
defparam \ADDR[6]~I .input_register_mode = "none";
defparam \ADDR[6]~I .input_sync_reset = "none";
defparam \ADDR[6]~I .oe_async_reset = "none";
defparam \ADDR[6]~I .oe_power_up = "low";
defparam \ADDR[6]~I .oe_register_mode = "none";
defparam \ADDR[6]~I .oe_sync_reset = "none";
defparam \ADDR[6]~I .operation_mode = "input";
defparam \ADDR[6]~I .output_async_reset = "none";
defparam \ADDR[6]~I .output_power_up = "low";
defparam \ADDR[6]~I .output_register_mode = "none";
defparam \ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_CS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_CS~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CS));
// synopsys translate_off
defparam \_CS~I .input_async_reset = "none";
defparam \_CS~I .input_power_up = "low";
defparam \_CS~I .input_register_mode = "none";
defparam \_CS~I .input_sync_reset = "none";
defparam \_CS~I .oe_async_reset = "none";
defparam \_CS~I .oe_power_up = "low";
defparam \_CS~I .oe_register_mode = "none";
defparam \_CS~I .oe_sync_reset = "none";
defparam \_CS~I .operation_mode = "input";
defparam \_CS~I .output_async_reset = "none";
defparam \_CS~I .output_power_up = "low";
defparam \_CS~I .output_register_mode = "none";
defparam \_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~4 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~4_combout  = (!\_AS_IO~0  & (\ADDR~combout [3] & (!\ADDR~combout [6] & !\_CS~combout )))

	.dataa(\_AS_IO~0 ),
	.datab(\ADDR~combout [3]),
	.datac(\ADDR~combout [6]),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~4 .lut_mask = 16'h0004;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~0_combout  = (\ADDR~combout [4] & \ADDR~combout [2])

	.dataa(\ADDR~combout [4]),
	.datab(vcc),
	.datac(\ADDR~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .lut_mask = 16'hA0A0;
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[5]));
// synopsys translate_off
defparam \ADDR[5]~I .input_async_reset = "none";
defparam \ADDR[5]~I .input_power_up = "low";
defparam \ADDR[5]~I .input_register_mode = "none";
defparam \ADDR[5]~I .input_sync_reset = "none";
defparam \ADDR[5]~I .oe_async_reset = "none";
defparam \ADDR[5]~I .oe_power_up = "low";
defparam \ADDR[5]~I .oe_register_mode = "none";
defparam \ADDR[5]~I .oe_sync_reset = "none";
defparam \ADDR[5]~I .operation_mode = "input";
defparam \ADDR[5]~I .output_async_reset = "none";
defparam \ADDR[5]~I .output_power_up = "low";
defparam \ADDR[5]~I .output_register_mode = "none";
defparam \ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~5 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~5_combout  = (\u_registers|u_registers_cntr|CNTR_O [8] & (((!\ADDR~combout [5]) # (!\u_registers|u_addr_decoder|ISTR_RD_~0_combout )) # (!\u_registers|u_registers_cntr|CNTR_O[8]~4_combout )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datab(\u_registers|u_registers_cntr|CNTR_O[8]~4_combout ),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~5 .lut_mask = 16'h2AAA;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~6 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~6_combout  = (\u_registers|u_registers_cntr|CNTR_O[8]~5_combout ) # ((\u_registers|u_addr_decoder|FLUSH_~0_combout  & (\ADDR~combout [4] & !\ADDR~combout [2])))

	.dataa(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.datab(\ADDR~combout [4]),
	.datac(\u_registers|u_registers_cntr|CNTR_O[8]~5_combout ),
	.datad(\ADDR~combout [2]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~6 .lut_mask = 16'hF0F8;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N27
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[8] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[8]~6_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [8]));

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \u_CPU_SM|DMAENA~feeder (
// Equation(s):
// \u_CPU_SM|DMAENA~feeder_combout  = \u_registers|u_registers_cntr|CNTR_O [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_CPU_SM|DMAENA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|DMAENA~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|DMAENA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N19
cycloneii_lcell_ff \u_CPU_SM|DMAENA (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|DMAENA~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DMAENA~regout ));

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~7_combout  = (\u_CPU_SM|DMAENA~regout  & (!\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout  & ((\u_CPU_SM|STATE [4]) # (!\u_CPU_SM|STATE [1])))) # (!\u_CPU_SM|DMAENA~regout  & (((\u_CPU_SM|STATE [4]))))

	.dataa(\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~7 .lut_mask = 16'h51F0;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[61]~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout  = (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[61]~8 .lut_mask = 16'h0020;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[61]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~7_combout  = (\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout  & \DSK1_IN_~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~7 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout  & \u_CPU_SM|STATE [1])

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~9 .lut_mask = 16'h8888;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~8_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~8 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout  = (!\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [0] & \u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout )))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~5 .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[37]~19 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout  = (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [1])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[37]~19 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[37]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout  = (\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout  & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~1 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1c~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1c~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout  & !\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1c~0 .lut_mask = 16'h0001;
defparam \u_CPU_SM|u_cpudff1|p1c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \u_SCSI_SM|RIFIFO_o~1 (
// Equation(s):
// \u_SCSI_SM|RIFIFO_o~1_combout  = (\u_CPU_SM|DECFIFO~regout  & (((\u_SCSI_SM|RIFIFO_o~regout )))) # (!\u_CPU_SM|DECFIFO~regout  & (!\u_CPU_SM|INCFIFO~regout  & ((\u_SCSI_SM|RIFIFO_o~0_combout ) # (\u_SCSI_SM|RIFIFO_o~regout ))))

	.dataa(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\u_SCSI_SM|RIFIFO_o~regout ),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o~1 .lut_mask = 16'hF032;
defparam \u_SCSI_SM|RIFIFO_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N13
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|RIFIFO_o~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_o~regout ));

// Location: LCCOMB_X17_Y6_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~0_combout  = (\u_CPU_SM|DSACK_LATCHED_ [0] & (((!\_BERR~combout )) # (!\DSACK_I_~combout [1]))) # (!\u_CPU_SM|DSACK_LATCHED_ [0] & (\u_CPU_SM|DSACK_LATCHED_ [1] & ((!\_BERR~combout ) # (!\DSACK_I_~combout [1]))))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datab(\DSACK_I_~combout [1]),
	.datac(\_BERR~combout ),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~0 .lut_mask = 16'h3F2A;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout  = (!\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [0] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~2 .lut_mask = 16'h0010;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|p5b~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|p5b~0_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout  & !\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|p5b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|p5b~0 .lut_mask = 16'h0011;
defparam \u_CPU_SM|u_cpudff5|p5b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|FF~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|FF~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|FF~0_combout  & ((\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ) # ((!\_STERM~combout  & !\u_CPU_SM|u_cpudff5|p5b~0_combout )))) # (!\u_CPU_SM|u_CPU_SM_outputs|FF~0_combout  & 
// (((!\_STERM~combout  & !\u_CPU_SM|u_cpudff5|p5b~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|FF~0_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff5|p5b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|FF~1 .lut_mask = 16'h888F;
defparam \u_CPU_SM|u_CPU_SM_outputs|FF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout  = ((\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ) # ((\u_SCSI_SM|RIFIFO_o~regout  & !\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datac(\u_SCSI_SM|RIFIFO_o~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 .lut_mask = 16'hDDFD;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N23
cycloneii_lcell_ff \u_CPU_SM|INCFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCFIFO~regout ));

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \u_SCSI_SM|RDFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RDFIFO_o~0_combout  = (!\u_CPU_SM|DECFIFO~regout  & ((\u_SCSI_SM|RDFIFO_o~regout ) # ((\u_SCSI_SM|RDFIFO_d~regout  & !\u_CPU_SM|INCFIFO~regout ))))

	.dataa(\u_SCSI_SM|RDFIFO_d~regout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_o~0 .lut_mask = 16'h00F2;
defparam \u_SCSI_SM|RDFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N21
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_o~regout ));

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout  & \u_SCSI_SM|RDFIFO_o~regout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 .lut_mask = 16'hFF20;
defparam \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N15
cycloneii_lcell_ff \u_CPU_SM|DECFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DECFIFO~regout ));

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[5]~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[5]~1_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [4]) # ((\int_fifo|u_full_empty_ctr|UP [2])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [5]))))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.datab(\int_fifo|u_full_empty_ctr|UP [2]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[5]~1 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N27
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [5]));

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[6]~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[6]~0_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [1]) # ((\int_fifo|u_full_empty_ctr|DOWN [5])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [6]))))

	.dataa(\int_fifo|u_full_empty_ctr|UP [1]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[6]~0 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N15
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[6]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [6]));

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[2]~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[2]~4_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [1]) # ((\int_fifo|u_full_empty_ctr|UP [5])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [2]))))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datab(\int_fifo|u_full_empty_ctr|UP [5]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[2]~4 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N9
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [2]));

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~5_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [4]) # (\int_fifo|u_full_empty_ctr|UP [2])))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.datab(vcc),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~5 .lut_mask = 16'hF0A0;
defparam \int_fifo|u_full_empty_ctr|UP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N29
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [3]));

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~4_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [3]) # (\int_fifo|u_full_empty_ctr|UP [3])))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.datab(\int_fifo|u_full_empty_ctr|UP [3]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~4 .lut_mask = 16'hE0E0;
defparam \int_fifo|u_full_empty_ctr|UP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N15
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [4]));

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~3_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [2]) # (\int_fifo|u_full_empty_ctr|UP [4])))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~3 .lut_mask = 16'hF0C0;
defparam \int_fifo|u_full_empty_ctr|UP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N27
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [5]));

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[0]~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[0]~6_combout  = (\u_CPU_SM|DECFIFO~regout  & (\int_fifo|u_full_empty_ctr|UP [7])) # (!\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [0])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [7]),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[0]~6 .lut_mask = 16'hAAF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N31
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [0]));

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[1]~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[1]~5_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [6]) # ((\int_fifo|u_full_empty_ctr|DOWN [0])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [1]))))

	.dataa(\int_fifo|u_full_empty_ctr|UP [6]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[1]~5 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N23
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[1]~5_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [1]));

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~2_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [5]) # (\int_fifo|u_full_empty_ctr|DOWN [1])))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|UP [5]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~2 .lut_mask = 16'hF0C0;
defparam \int_fifo|u_full_empty_ctr|UP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N7
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [6]));

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  = (!\int_fifo|u_full_empty_ctr|UP [7] & (!\int_fifo|u_full_empty_ctr|UP [5] & (!\int_fifo|u_full_empty_ctr|UP [4] & !\int_fifo|u_full_empty_ctr|UP [6])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [7]),
	.datab(\int_fifo|u_full_empty_ctr|UP [5]),
	.datac(\int_fifo|u_full_empty_ctr|UP [4]),
	.datad(\int_fifo|u_full_empty_ctr|UP [6]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~1_combout  = (\u_CPU_SM|INCFIFO~regout ) # ((\u_CPU_SM|DECFIFO~regout  & ((!\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~1 .lut_mask = 16'hFF70;
defparam \int_fifo|u_full_empty_ctr|UP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N17
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|INCFIFO~regout ),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [0]));

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~7 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~7_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [6]) # (\int_fifo|u_full_empty_ctr|UP [0])))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [0]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~7 .lut_mask = 16'hF0C0;
defparam \int_fifo|u_full_empty_ctr|UP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N19
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [1]));

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~6_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [5]) # (\int_fifo|u_full_empty_ctr|UP [1])))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [1]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~6 .lut_mask = 16'hF0C0;
defparam \int_fifo|u_full_empty_ctr|UP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N25
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [2]));

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|Equal2~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|Equal2~1_combout  = (\int_fifo|u_full_empty_ctr|UP [2] & \int_fifo|u_full_empty_ctr|UP [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|UP [2]),
	.datad(\int_fifo|u_full_empty_ctr|UP [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|Equal2~1 .lut_mask = 16'hF000;
defparam \int_fifo|u_full_empty_ctr|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~0_combout  = (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [6]) # (\int_fifo|u_full_empty_ctr|DOWN [0])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [6]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datac(\u_CPU_SM|INCFIFO~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~0 .lut_mask = 16'hE0E0;
defparam \int_fifo|u_full_empty_ctr|UP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N11
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[7] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [7]));

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|Equal2~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|Equal2~0_combout  = (\int_fifo|u_full_empty_ctr|UP [6] & (\int_fifo|u_full_empty_ctr|UP [5] & (\int_fifo|u_full_empty_ctr|UP [4] & \int_fifo|u_full_empty_ctr|UP [7])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [6]),
	.datab(\int_fifo|u_full_empty_ctr|UP [5]),
	.datac(\int_fifo|u_full_empty_ctr|UP [4]),
	.datad(\int_fifo|u_full_empty_ctr|UP [7]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|Equal2~0 .lut_mask = 16'h8000;
defparam \int_fifo|u_full_empty_ctr|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|Equal2~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|Equal2~2_combout  = (\int_fifo|u_full_empty_ctr|UP [0] & (\int_fifo|u_full_empty_ctr|Equal2~1_combout  & (\int_fifo|u_full_empty_ctr|Equal2~0_combout  & \int_fifo|u_full_empty_ctr|UP [1])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [0]),
	.datab(\int_fifo|u_full_empty_ctr|Equal2~1_combout ),
	.datac(\int_fifo|u_full_empty_ctr|Equal2~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [1]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|Equal2~2 .lut_mask = 16'h8000;
defparam \int_fifo|u_full_empty_ctr|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N1
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOFULL (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|Equal2~2_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ));

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  = (!\int_fifo|u_full_empty_ctr|UP [2] & (!\int_fifo|u_full_empty_ctr|UP [1] & (!\int_fifo|u_full_empty_ctr|UP [0] & !\int_fifo|u_full_empty_ctr|UP [3])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [2]),
	.datab(\int_fifo|u_full_empty_ctr|UP [1]),
	.datac(\int_fifo|u_full_empty_ctr|UP [0]),
	.datad(\int_fifo|u_full_empty_ctr|UP [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[4]~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[4]~2_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [3]) # ((\int_fifo|u_full_empty_ctr|UP [3])))) # (!\u_CPU_SM|DECFIFO~regout  & (((\int_fifo|u_full_empty_ctr|DOWN [4]))))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.datab(\int_fifo|u_full_empty_ctr|UP [3]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[4]~2 .lut_mask = 16'hEEF0;
defparam \int_fifo|u_full_empty_ctr|DOWN[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N13
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|DOWN[4]~2_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [4]));

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout  = (!\int_fifo|u_full_empty_ctr|DOWN [3] & (!\int_fifo|u_full_empty_ctr|DOWN [5] & (!\int_fifo|u_full_empty_ctr|DOWN [6] & !\int_fifo|u_full_empty_ctr|DOWN [4])))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout  = (((!\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout )) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout )) # 
// (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout )

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .lut_mask = 16'h7FFF;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N19
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOEMPTY (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \u_registers|u_addr_decoder|WDREGREQ (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~combout  = (!\_AS_IO~0  & (\ADDR~combout [6] & !\_CS~combout ))

	.dataa(\_AS_IO~0 ),
	.datab(vcc),
	.datac(\ADDR~combout [6]),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ .lut_mask = 16'h0050;
defparam \u_registers|u_addr_decoder|WDREGREQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \u_SCSI_SM|CCPUREQ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CCPUREQ~regout ));

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ) # ((!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout  & (!\u_SCSI_SM|CCPUREQ~regout  & !\u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ),
	.datab(\u_SCSI_SM|CCPUREQ~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .lut_mask = 16'hF0F1;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N19
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout  & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0_combout ),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .lut_mask = 16'h5000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N9
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ));

// Location: LCFF_X21_Y6_N31
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout ));

// Location: LCFF_X21_Y6_N5
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ));

// Location: LCFF_X21_Y6_N11
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ));

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_DREQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DREQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DREQ));
// synopsys translate_off
defparam \_DREQ~I .input_async_reset = "none";
defparam \_DREQ~I .input_power_up = "low";
defparam \_DREQ~I .input_register_mode = "none";
defparam \_DREQ~I .input_sync_reset = "none";
defparam \_DREQ~I .oe_async_reset = "none";
defparam \_DREQ~I .oe_power_up = "low";
defparam \_DREQ~I .oe_register_mode = "none";
defparam \_DREQ~I .oe_sync_reset = "none";
defparam \_DREQ~I .operation_mode = "input";
defparam \_DREQ~I .output_async_reset = "none";
defparam \_DREQ~I .output_power_up = "low";
defparam \_DREQ~I .output_register_mode = "none";
defparam \_DREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb DREQ_(
// Equation(s):
// \DREQ_~combout  = (\u_registers|u_registers_cntr|CNTR_O [8] & !\_DREQ~combout )

	.dataa(vcc),
	.datab(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datac(vcc),
	.datad(\_DREQ~combout ),
	.cin(gnd),
	.combout(\DREQ_~combout ),
	.cout());
// synopsys translate_off
defparam DREQ_.lut_mask = 16'h00CC;
defparam DREQ_.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N9
cycloneii_lcell_ff \u_SCSI_SM|CDREQ_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DREQ_~combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDREQ_~regout ));

// Location: LCCOMB_X20_Y6_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout  = (!\u_SCSI_SM|RIFIFO_o~regout  & (\u_SCSI_SM|CDREQ_~regout  & (\u_registers|u_registers_cntr|CNTR_O [1] & !\u_SCSI_SM|CCPUREQ~regout )))

	.dataa(\u_SCSI_SM|RIFIFO_o~regout ),
	.datab(\u_SCSI_SM|CDREQ_~regout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_SCSI_SM|CCPUREQ~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1 .lut_mask = 16'h0040;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout  & !\int_fifo|u_full_empty_ctr|FIFOFULL~regout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .lut_mask = 16'h0044;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N29
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ));

// Location: LCFF_X21_Y6_N25
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4~regout ));

// Location: LCFF_X21_Y6_N1
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout ));

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N13
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ));

// Location: LCCOMB_X20_Y6_N4
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .lut_mask = 16'hFCFC;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N5
cycloneii_lcell_ff \u_SCSI_SM|INCBO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCBO_o~regout ));

// Location: LCCOMB_X20_Y6_N0
cycloneii_lcell_comb \int_fifo|u_byte_ptr|BO0~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO0~0_combout  = \u_SCSI_SM|INCBO_o~regout  $ (\int_fifo|u_byte_ptr|BO0~regout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|INCBO_o~regout ),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO0~0 .lut_mask = 16'h3C3C;
defparam \int_fifo|u_byte_ptr|BO0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \int_fifo|u_byte_ptr|BO0 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|BO0~regout ));

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~combout  = (!\ADDR~combout [5] & (\u_registers|u_registers_cntr|CNTR_O[8]~4_combout  & (!\ADDR~combout [4] & \ADDR~combout [2])))

	.dataa(\ADDR~combout [5]),
	.datab(\u_registers|u_registers_cntr|CNTR_O[8]~4_combout ),
	.datac(\ADDR~combout [4]),
	.datad(\ADDR~combout [2]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C .lut_mask = 16'h0400;
defparam \u_registers|u_addr_decoder|h_0C .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneii_lcell_comb \int_fifo|u_byte_ptr|BO1~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO1~0_combout  = (\u_SCSI_SM|INCBO_o~regout  & (((!\int_fifo|u_byte_ptr|BO0~regout  & !\u_registers|u_addr_decoder|h_0C~combout )))) # (!\u_SCSI_SM|INCBO_o~regout  & (\R_W_IO~0  & ((\u_registers|u_addr_decoder|h_0C~combout ))))

	.dataa(\R_W_IO~0 ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\u_SCSI_SM|INCBO_o~regout ),
	.datad(\u_registers|u_addr_decoder|h_0C~combout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO1~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1~0 .lut_mask = 16'h0A30;
defparam \int_fifo|u_byte_ptr|BO1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \int_fifo|u_byte_ptr|BO1~1 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO1~1_combout  = (\u_registers|u_addr_decoder|h_0C~combout  & ((\int_fifo|u_byte_ptr|BO1~0_combout  & ((\int_fifo|u_byte_ptr|BO1~regout ))) # (!\int_fifo|u_byte_ptr|BO1~0_combout  & (!\DATA_IO[25]~25 )))) # 
// (!\u_registers|u_addr_decoder|h_0C~combout  & ((\int_fifo|u_byte_ptr|BO1~regout  $ (\int_fifo|u_byte_ptr|BO1~0_combout ))))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(\DATA_IO[25]~25 ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO1~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1~1 .lut_mask = 16'hA572;
defparam \int_fifo|u_byte_ptr|BO1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N19
cycloneii_lcell_ff \int_fifo|u_byte_ptr|BO1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_byte_ptr|BO1~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|BO1~regout ));

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_~1 (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~1_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & (\ADDR~combout [4] & \ADDR~combout [2]))

	.dataa(vcc),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\ADDR~combout [4]),
	.datad(\ADDR~combout [2]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_~1 .lut_mask = 16'hC000;
defparam \u_registers|u_addr_decoder|FLUSH_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~0 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~0_combout  = (!\_AS_IO~0  & !\_CS~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_AS_IO~0 ),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~0 .lut_mask = 16'h000F;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~0_combout  = (!\ADDR~combout [6] & (\u_registers|u_registers_cntr|CNTR_O[8]~0_combout  & (!\ADDR~combout [3] & !\ADDR~combout [5])))

	.dataa(\ADDR~combout [6]),
	.datab(\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_~0 .lut_mask = 16'h0004;
defparam \u_registers|u_addr_decoder|FLUSH_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \u_registers|FLUSHFIFO~0 (
// Equation(s):
// \u_registers|FLUSHFIFO~0_combout  = (\u_CPU_SM|STOPFLUSH~regout  & (\u_registers|u_addr_decoder|FLUSH_~1_combout  & ((\u_registers|u_addr_decoder|FLUSH_~0_combout )))) # (!\u_CPU_SM|STOPFLUSH~regout  & ((\u_registers|FLUSHFIFO~regout ) # 
// ((\u_registers|u_addr_decoder|FLUSH_~1_combout  & \u_registers|u_addr_decoder|FLUSH_~0_combout ))))

	.dataa(\u_CPU_SM|STOPFLUSH~regout ),
	.datab(\u_registers|u_addr_decoder|FLUSH_~1_combout ),
	.datac(\u_registers|FLUSHFIFO~regout ),
	.datad(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|FLUSHFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|FLUSHFIFO~0 .lut_mask = 16'hDC50;
defparam \u_registers|FLUSHFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \u_registers|FLUSHFIFO (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|FLUSHFIFO~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|FLUSHFIFO~regout ));

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \u_CPU_SM|LASTWORD~0 (
// Equation(s):
// \u_CPU_SM|LASTWORD~0_combout  = (\u_registers|FLUSHFIFO~regout  & ((\int_fifo|u_byte_ptr|BO1~regout ) # (\int_fifo|u_byte_ptr|BO0~regout )))

	.dataa(vcc),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\u_registers|FLUSHFIFO~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|LASTWORD~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|LASTWORD~0 .lut_mask = 16'hF0C0;
defparam \u_CPU_SM|LASTWORD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout  = (\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # ((\u_CPU_SM|FLUSHFIFO~regout  & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # (\u_CPU_SM|LASTWORD~0_combout ))))

	.dataa(\u_CPU_SM|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 .lut_mask = 16'hEEEC;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout  = (!\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [0] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~8 .lut_mask = 16'h0001;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[0]~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout  & (\u_registers|u_registers_cntr|CNTR_O [1] & \u_CPU_SM|DMAENA~regout )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[0]~13 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  = (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [3]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~10 .lut_mask = 16'h0300;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|nE~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|nE~1_combout  = (\u_CPU_SM|BGRANT_~regout  & (\u_CPU_SM|nCYCLEDONE~regout  & !\u_registers|A1~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|BGRANT_~regout ),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_registers|A1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~1 .lut_mask = 16'h00C0;
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \u_CPU_SM|LASTWORD (
// Equation(s):
// \u_CPU_SM|LASTWORD~combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\u_registers|FLUSHFIFO~regout  & ((\int_fifo|u_byte_ptr|BO1~regout ) # (\int_fifo|u_byte_ptr|BO0~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\u_registers|FLUSHFIFO~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|LASTWORD~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|LASTWORD .lut_mask = 16'h5040;
defparam \u_CPU_SM|LASTWORD .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|nE~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|nE~2_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & (\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout  & \u_CPU_SM|LASTWORD~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout ),
	.datad(\u_CPU_SM|LASTWORD~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~2 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout  & ((\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout  & \u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout  & (\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout )))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~0 .lut_mask = 16'hEAC0;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~1_combout  = (\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ) # ((!\_STERM~combout  & ((!\u_CPU_SM|u_cpudff1|p1c~0_combout ) # (!\u_CPU_SM|u_cpudff4|p4b~0_combout ))))

	.dataa(\u_CPU_SM|u_cpudff4|p4b~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~1 .lut_mask = 16'hFF07;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[46]~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[46]~6 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[46]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[57]~20 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[57]~20 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[57]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[51]~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout  = (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[51]~5 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[51]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2c~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2c~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout  & ((\DSK0_IN_~0_combout ) # ((!\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ) # (!\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ))))

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2c~0 .lut_mask = 16'h2333;
defparam \u_CPU_SM|u_cpudff2|p2c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~2_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~2 .lut_mask = 16'hEF00;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|nE~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|nE~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout  & ((!\DSACK_I_~combout [0]) # (!\_BERR~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.datab(vcc),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|nE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~3 .lut_mask = 16'h0AAA;
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout  & ((!\DSK0_IN_~0_combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datad(\DSK0_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0 .lut_mask = 16'h0111;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ) # ((\DSK1_IN_~0_combout  & ((\u_CPU_SM|u_CPU_SM_inputs|nE~3_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|nE~3_combout ),
	.datac(\DSK1_IN_~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~3 .lut_mask = 16'hEAFA;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~4_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ) # ((!\u_CPU_SM|nDSACK~combout  & \u_CPU_SM|u_cpudff4|cpudff4_d~3_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ),
	.datab(\u_CPU_SM|nDSACK~combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~4 .lut_mask = 16'hFBFA;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~9_combout  = (\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ) # (\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout )))

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ),
	.datab(\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~9 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N9
cycloneii_lcell_ff \u_CPU_SM|STATE[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [3]));

// Location: LCCOMB_X17_Y5_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[43]~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout  = (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[43]~15 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[43]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [1] & (!\u_CPU_SM|DSACK_LATCHED_ [0] & \u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datab(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1 .lut_mask = 16'h1100;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~4_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout  & (\u_CPU_SM|STATE [1] & \u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~4 .lut_mask = 16'hF8F0;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~5_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ) # ((\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout ))))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~5 .lut_mask = 16'hFFC4;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~8_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ) # ((!\u_CPU_SM|STATE [3] & (\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout  & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~8 .lut_mask = 16'hFF04;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[58]~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout  = (!\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [4] & (!\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[58]~12 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[58]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[61]~16 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout  = (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[61]~16 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[61]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout  = (\u_CPU_SM|STATE [0] & (\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout  & (\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~11 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~0_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E [26] & (!\u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout  & ((!\u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E [26]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~0 .lut_mask = 16'h0222;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[50]~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  = (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [1])

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(vcc),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[50]~11 .lut_mask = 16'h0033;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[50]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  & (!\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~7 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[62]~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout  = (\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[62]~7 .lut_mask = 16'h0020;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[62]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[43]~17 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[43]~17_combout  = (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [0]))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[43]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[43]~17 .lut_mask = 16'h4040;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[43]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[60]~18_combout  & (((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E[43]~17_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[60]~18_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[43]~17_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 .lut_mask = 16'h5155;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout  & \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~2 .lut_mask = 16'h0300;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~3_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout  & (\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout  & ((\u_CPU_SM|LASTWORD~combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ),
	.datab(\u_CPU_SM|LASTWORD~combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~3 .lut_mask = 16'hD000;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[8]~24 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & (\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout  & !\u_CPU_SM|LASTWORD~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|nE~1_combout ),
	.datad(\u_CPU_SM|LASTWORD~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[8]~24 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ) # ((!\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout  & \u_CPU_SM|u_cpudff5|cpudff5_d~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[8]~24_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~3 .lut_mask = 16'hFFF4;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~9_combout  = (\u_CPU_SM|u_cpudff5|p5b~1_combout ) # ((\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ) # ((\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ) # (!\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout )))

	.dataa(\u_CPU_SM|u_cpudff5|p5b~1_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~9 .lut_mask = 16'hFFEF;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N25
cycloneii_lcell_ff \u_CPU_SM|STATE[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [4]));

// Location: LCCOMB_X20_Y7_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout  = (\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~4 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~0_combout  = (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [0] & \u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout )))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~0 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout  & (\DSK0_IN_~0_combout  & ((\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ))))

	.dataa(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.datac(\DSK0_IN_~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 .lut_mask = 16'hA080;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~1_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~1 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[50]~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout  = (\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [2] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[50]~9 .lut_mask = 16'h0020;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~4_combout  = (\u_CPU_SM|u_cpudff2|p2b~0_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ) # (!\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|p2b~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~4 .lut_mask = 16'hFEFF;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~5_combout  = (\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ) # ((\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ) # ((\u_CPU_SM|u_cpudff1|p1c~1_combout  & \_STERM~combout )))

	.dataa(\u_CPU_SM|u_cpudff1|p1c~1_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~5 .lut_mask = 16'hFFEC;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N1
cycloneii_lcell_ff \u_CPU_SM|STATE[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [0]));

// Location: LCCOMB_X19_Y5_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout  = (\u_CPU_SM|STATE [0] & !\u_CPU_SM|STATE [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~0 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout  = (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout  & (\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~3 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout  & (((!\u_CPU_SM|STATE [3]) # (!\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout )) # (!\u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[61]~16_combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0 .lut_mask = 16'h007F;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2c~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2c~1_combout  = (\u_CPU_SM|nDSACK~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ),
	.datab(\u_CPU_SM|nDSACK~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2c~1 .lut_mask = 16'hC8CC;
defparam \u_CPU_SM|u_cpudff2|p2c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[46]~21 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout  = (\u_CPU_SM|STATE [4] & (!\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [2]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[46]~21 .lut_mask = 16'h0C00;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[46]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1c~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1c~2_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ) # (!\u_CPU_SM|STATE [0]))))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1c~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1c~2 .lut_mask = 16'h0013;
defparam \u_CPU_SM|u_cpudff1|p1c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[27]~22 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[27]~22_combout  = (\_STERM~combout  & (((\u_CPU_SM|u_cpudff2|p2c~1_combout ) # (!\u_CPU_SM|u_cpudff1|p1c~2_combout )) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datab(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.datac(\u_CPU_SM|u_cpudff1|p1c~2_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[27]~22 .lut_mask = 16'hDF00;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[35]~23 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout  = (\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [2] & \u_CPU_SM|STATE [1])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[35]~23 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[35]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~5_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ) # ((\u_CPU_SM|STATE [1] & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~8_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~5 .lut_mask = 16'hFF08;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~6_combout  = ((\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ) # ((\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ) # (!\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ),
	.datad(\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~6 .lut_mask = 16'hFFDF;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|nE~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|nE~0_combout  = (\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~0 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_inputs|nE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~3_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & ((\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout  & !\u_CPU_SM|LASTWORD~0_combout ))))

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~3 .lut_mask = 16'h0A0E;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~7_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[27]~22_combout ) # ((\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ) # (\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[27]~22_combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ),
	.datad(\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~7 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N31
cycloneii_lcell_ff \u_CPU_SM|STATE[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [1]));

// Location: LCCOMB_X17_Y5_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[56]~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout  = (!\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[56]~10 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[56]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~2_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~2 .lut_mask = 16'hFEEE;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout  = (\int_fifo|u_byte_ptr|BO0~regout  & \int_fifo|u_byte_ptr|BO1~regout )

	.dataa(vcc),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(vcc),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[21]~25 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout  = (\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & \u_CPU_SM|LASTWORD~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[21]~25 .lut_mask = 16'h0A00;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout ) # (!\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout )))) 
// # (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & (((!\u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout ) # (!\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[21]~25_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~0 .lut_mask = 16'h0777;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~1_combout  = ((\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout  & ((!\int_fifo|u_byte_ptr|BO1~regout ) # (!\int_fifo|u_byte_ptr|BO0~regout )))) # (!\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|nE~2_combout ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~1 .lut_mask = 16'h2AFF;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~5_combout  = ((\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout  & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & \u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~11_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[12]~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~5 .lut_mask = 16'hD555;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~6_combout  = (\u_CPU_SM|u_cpudff3|cpudff3_d~4_combout ) # ((\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ) # ((\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ) # (\u_CPU_SM|u_cpudff3|cpudff3_d~5_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|cpudff3_d~4_combout ),
	.datab(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.datac(\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ),
	.datad(\u_CPU_SM|u_cpudff3|cpudff3_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~6 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~7_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [1] & (!\u_CPU_SM|DSACK_LATCHED_ [0] & ((\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ) # (\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~7 .lut_mask = 16'h000E;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~1_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout  & (\_BERR~combout  & (\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout  & \DSACK_I_~combout [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datad(\DSACK_I_~combout [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~1 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~8_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ) # ((\u_CPU_SM|u_cpudff3|cpudff3_d~7_combout ) # ((\u_CPU_SM|u_cpudff5|cpudff5_d~1_combout ) # (\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datab(\u_CPU_SM|u_cpudff3|cpudff3_d~7_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~8 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~9_combout  = (\u_CPU_SM|u_cpudff5|p5b~1_combout ) # ((\u_CPU_SM|u_cpudff3|cpudff3_d~6_combout ) # ((\_STERM~combout  & \u_CPU_SM|u_cpudff3|cpudff3_d~8_combout )))

	.dataa(\u_CPU_SM|u_cpudff5|p5b~1_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_cpudff3|cpudff3_d~6_combout ),
	.datad(\u_CPU_SM|u_cpudff3|cpudff3_d~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~9 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N19
cycloneii_lcell_ff \u_CPU_SM|STATE[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff3|cpudff3_d~9_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [2]));

// Location: LCCOMB_X17_Y7_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout  = (\u_CPU_SM|STATE [4]) # ((\u_CPU_SM|BGRANT_~regout  & (\u_CPU_SM|nCYCLEDONE~regout  & !\u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|BGRANT_~regout ),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 .lut_mask = 16'hCCEC;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout  = (\u_CPU_SM|STATE [3] & ((\u_CPU_SM|STATE [2] & ((!\u_CPU_SM|STATE [1]) # (!\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ))) # (!\u_CPU_SM|STATE [2] & ((\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ) # 
// (\u_CPU_SM|STATE [1]))))) # (!\u_CPU_SM|STATE [3] & ((\u_CPU_SM|STATE [2]) # ((\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout  & \u_CPU_SM|STATE [1]))))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 .lut_mask = 16'h7EEC;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout  = (\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ) # (\u_CPU_SM|STATE [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 .lut_mask = 16'hFFF0;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N19
cycloneii_lcell_ff \u_CPU_SM|BGACK (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGACK~regout ));

// Location: CLKCTRL_G0
cycloneii_clkctrl \SCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SCLK~clkctrl .clock_type = "global clock";
defparam \SCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E[26] (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E [26] = ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # ((\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ) # (!\u_CPU_SM|LASTWORD~0_combout ))) # (!\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E [26]),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E[26] .lut_mask = 16'hFDFF;
defparam \u_CPU_SM|u_CPU_SM_inputs|E[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout  & \u_CPU_SM|u_CPU_SM_inputs|E [26])

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[58]~12_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E [26]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2 .lut_mask = 16'h3300;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout  = (\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout  & (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|nE~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 .lut_mask = 16'h40C0;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout  & \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~0_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [0] & ((\u_CPU_SM|STATE [1]) # (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~0 .lut_mask = 16'h2030;
defparam \u_CPU_SM|u_cpudff3|p3a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2_combout  = (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_cpudff3|p3a~0_combout  & (!\u_CPU_SM|DSACK_LATCHED_ [1] & !\u_CPU_SM|DSACK_LATCHED_ [0])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_cpudff3|p3a~0_combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2 .lut_mask = 16'h0004;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ) # ((\u_CPU_SM|nDSACK~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\u_CPU_SM|nDSACK~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3 .lut_mask = 16'hFCF8;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4_combout  = (\_STERM~combout  & (((\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2_combout ) # (\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3_combout )) # (!\u_CPU_SM|u_cpudff1|p1c~0_combout )))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4 .lut_mask = 16'hAAA2;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout  = ((\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4_combout ) # ((\u_CPU_SM|nDSACK~combout  & \u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout )

	.dataa(\u_CPU_SM|nDSACK~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 .lut_mask = 16'hFF8F;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 .lut_mask = 16'hFFBB;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N9
cycloneii_lcell_ff \u_CPU_SM|PAS (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PAS~regout ));

// Location: LCCOMB_X13_Y5_N16
cycloneii_lcell_comb \AS_O_~0 (
// Equation(s):
// \AS_O_~0_combout  = !\u_CPU_SM|PAS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PAS~regout ),
	.cin(gnd),
	.combout(\AS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \AS_O_~0 .lut_mask = 16'h00FF;
defparam \AS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N17
cycloneii_lcell_ff AS_O_(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\AS_O_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\AS_O_~regout ));

// Location: LCFF_X15_Y6_N7
cycloneii_lcell_ff \u_CPU_SM|PDS (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PDS~regout ));

// Location: LCCOMB_X9_Y7_N2
cycloneii_lcell_comb \DS_O_~0 (
// Equation(s):
// \DS_O_~0_combout  = !\u_CPU_SM|PDS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PDS~regout ),
	.cin(gnd),
	.combout(\DS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DS_O_~0 .lut_mask = 16'h00FF;
defparam \DS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N3
cycloneii_lcell_ff DS_O_(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DS_O_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DS_O_~regout ));

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C~0 (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~0_combout  = (!\ADDR~combout [6] & (\u_registers|u_registers_cntr|CNTR_O[8]~0_combout  & (\ADDR~combout [3] & !\ADDR~combout [5])))

	.dataa(\ADDR~combout [6]),
	.datab(\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C~0 .lut_mask = 16'h0040;
defparam \u_registers|u_addr_decoder|h_0C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \u_registers|u_registers_istr|FE~0 (
// Equation(s):
// \u_registers|u_registers_istr|FE~0_combout  = (\R_W_IO~0  & (\u_registers|u_addr_decoder|h_0C~0_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~0 .lut_mask = 16'h8000;
defparam \u_registers|u_registers_istr|FE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneii_lcell_comb \u_registers|u_registers_istr|INT_F~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_F~0_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (\ADDR~combout [4] & ((\R_W_IO~0 ) # (!\ADDR~combout [2]))))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\R_W_IO~0 ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_F~0 .lut_mask = 16'h8A00;
defparam \u_registers|u_registers_istr|INT_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N31
cycloneii_lcell_ff \u_registers|u_registers_istr|FE (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_istr|FE~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_istr|INT_F~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FE~regout ));

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \u_registers|u_registers_istr|ISTR_O[0]~0 (
// Equation(s):
// \u_registers|u_registers_istr|ISTR_O[0]~0_combout  = !\u_registers|u_registers_istr|FE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_istr|FE~regout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|ISTR_O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|ISTR_O[0]~0 .lut_mask = 16'h00FF;
defparam \u_registers|u_registers_istr|ISTR_O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N27
cycloneii_lcell_ff \u_registers|u_registers_istr|ISTR_O[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_istr|ISTR_O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|ISTR_O [0]));

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout  = (\u_SCSI_SM|CCPUREQ~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|CCPUREQ~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .lut_mask = 16'hF050;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N23
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ));

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout  = (\R_W_IO~0  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout )

	.dataa(\R_W_IO~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2 .lut_mask = 16'hAA00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N25
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout ));

// Location: LCFF_X21_Y7_N21
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ));

// Location: LCFF_X21_Y7_N5
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ));

// Location: LCFF_X21_Y7_N31
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ));

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout  & 
// !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N9
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout ));

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ) # (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout )) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0 .lut_mask = 16'hFFFB;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N23
cycloneii_lcell_ff \u_SCSI_SM|S2CPU_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2CPU_o~regout ));

// Location: LCCOMB_X12_Y8_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[3]~2 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~2_combout  = (\u_CPU_SM|F2CPUL~regout  & !\u_SCSI_SM|S2CPU_o~regout )

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~2 .lut_mask = 16'h00AA;
defparam \u_datapath|u_datapath_output|DATA[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4~regout  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .lut_mask = 16'h0203;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0 .lut_mask = 16'hAAFF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N3
cycloneii_lcell_ff \u_SCSI_SM|S2F_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2F_o~regout ));

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout  = (!\R_W_IO~0  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout )

	.dataa(\R_W_IO~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0 .lut_mask = 16'h5500;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N7
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ));

// Location: LCFF_X21_Y7_N29
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ));

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N11
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ));

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N17
cycloneii_lcell_ff \u_SCSI_SM|CPU2S_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CPU2S_o~regout ));

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \u_datapath|bDIEL (
// Equation(s):
// \u_datapath|bDIEL~combout  = (\u_CPU_SM|DIEL~regout ) # (\u_SCSI_SM|CPU2S_o~regout )

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|bDIEL~combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|bDIEL .lut_mask = 16'hFFAA;
defparam \u_datapath|bDIEL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N7
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[7] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[23]~23 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [7]));

// Location: LCCOMB_X15_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[7]~8 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[7]~8_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[7]~7 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [7])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.datad(\DATA_IO[7]~7 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[7]~8 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \u_datapath|FIFO_ID[7]~35 (
// Equation(s):
// \u_datapath|FIFO_ID[7]~35_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[7]~8_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\PD_PORT[7]~7 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[7]~8_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[7]~35 .lut_mask = 16'hF3C0;
defparam \u_datapath|FIFO_ID[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneii_lcell_comb \u_CPU_SM|INCNI~feeder (
// Equation(s):
// \u_CPU_SM|INCNI~feeder_combout  = \u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|INCNI~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|INCNI~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|INCNI~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N3
cycloneii_lcell_ff \u_CPU_SM|INCNI (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|INCNI~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNI~regout ));

// Location: LCCOMB_X21_Y5_N12
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[0]~0 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[0]~0_combout  = \int_fifo|u_next_in_cntr|COUNT [0] $ (((\u_SCSI_SM|INCNI_o~regout ) # (\u_CPU_SM|INCNI~regout )))

	.dataa(\u_SCSI_SM|INCNI_o~regout ),
	.datab(vcc),
	.datac(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datad(\u_CPU_SM|INCNI~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[0]~0 .lut_mask = 16'h0F5A;
defparam \int_fifo|u_next_in_cntr|COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N13
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [0]));

// Location: LCCOMB_X20_Y5_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & 
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout )))) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout  & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0 .lut_mask = 16'hECA0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N15
cycloneii_lcell_ff \u_SCSI_SM|INCNI_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNI_o~regout ));

// Location: LCCOMB_X21_Y5_N4
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[1]~1 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[1]~1_combout  = \int_fifo|u_next_in_cntr|COUNT [1] $ (((\int_fifo|u_next_in_cntr|COUNT [0] & ((\u_CPU_SM|INCNI~regout ) # (\u_SCSI_SM|INCNI_o~regout )))))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datab(\u_CPU_SM|INCNI~regout ),
	.datac(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datad(\u_SCSI_SM|INCNI_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .lut_mask = 16'h5A78;
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N5
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [1]));

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~2_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0]) # (!\int_fifo|u_next_in_cntr|COUNT [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .lut_mask = 16'h0FFF;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~3 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~3_combout  = \int_fifo|u_next_in_cntr|COUNT [2] $ (((!\int_fifo|u_next_in_cntr|COUNT[2]~2_combout  & ((\u_SCSI_SM|INCNI_o~regout ) # (\u_CPU_SM|INCNI~regout )))))

	.dataa(\u_SCSI_SM|INCNI_o~regout ),
	.datab(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\u_CPU_SM|INCNI~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~3 .lut_mask = 16'hC3D2;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N7
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [2]));

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & 
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout )))) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout  & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0 .lut_mask = 16'hECA0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N21
cycloneii_lcell_ff \u_SCSI_SM|INCNO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNO_o~regout ));

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|INCNO~feeder (
// Equation(s):
// \u_CPU_SM|INCNO~feeder_combout  = \u_CPU_SM|u_CPU_SM_outputs|FF~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|FF~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|INCNO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|INCNO~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|INCNO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N17
cycloneii_lcell_ff \u_CPU_SM|INCNO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|INCNO~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNO~regout ));

// Location: LCCOMB_X19_Y7_N4
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[0]~0 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[0]~0_combout  = \int_fifo|u_next_out_cntr|COUNT [0] $ (((\u_SCSI_SM|INCNO_o~regout ) # (\u_CPU_SM|INCNO~regout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|INCNO_o~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datad(\u_CPU_SM|INCNO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[0]~0 .lut_mask = 16'h0F3C;
defparam \int_fifo|u_next_out_cntr|COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N5
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [0]));

// Location: LCCOMB_X19_Y7_N8
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[1]~1 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[1]~1_combout  = \int_fifo|u_next_out_cntr|COUNT [1] $ (((\int_fifo|u_next_out_cntr|COUNT [0] & ((\u_SCSI_SM|INCNO_o~regout ) # (\u_CPU_SM|INCNO~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\u_SCSI_SM|INCNO_o~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datad(\u_CPU_SM|INCNO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[1]~1 .lut_mask = 16'h5A78;
defparam \int_fifo|u_next_out_cntr|COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N9
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [1]));

// Location: LCCOMB_X19_Y7_N10
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~3 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~3_combout  = \int_fifo|u_next_out_cntr|COUNT [2] $ (((!\int_fifo|u_next_out_cntr|COUNT[2]~2_combout  & ((\u_CPU_SM|INCNO~regout ) # (\u_SCSI_SM|INCNO_o~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.datab(\u_CPU_SM|INCNO~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\u_SCSI_SM|INCNO_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .lut_mask = 16'hA5B4;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N11
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [2]));

// Location: LCFF_X14_Y7_N27
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[6] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[22]~22 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [6]));

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[61]~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[56]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0 .lut_mask = 16'h0101;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[55]~27_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[35]~23_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d .lut_mask = 16'hEEFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N13
cycloneii_lcell_ff \u_CPU_SM|BRIDGEIN (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BRIDGEIN~regout ));

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[6]~7 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[6]~7_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[6]~6 )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [6] & \u_CPU_SM|BRIDGEIN~regout ))))

	.dataa(\DATA_IO[6]~6 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.datad(\u_CPU_SM|BRIDGEIN~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[6]~7 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \u_datapath|FIFO_ID[6]~30 (
// Equation(s):
// \u_datapath|FIFO_ID[6]~30_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[6]~7_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[6]~6 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[6]~7_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[6]~30 .lut_mask = 16'hF5A0;
defparam \u_datapath|FIFO_ID[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \u_datapath|FIFO_ID[5]~25 (
// Equation(s):
// \u_datapath|FIFO_ID[5]~25_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|u_datapath_input|CPU_OD[5]~6_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[5]~6_combout ),
	.datab(\PD_PORT[5]~5 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[5]~25 .lut_mask = 16'hCCAA;
defparam \u_datapath|FIFO_ID[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N17
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[20]~20 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [4]));

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[4]~5 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[4]~5_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[4]~4 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [4])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.datad(\DATA_IO[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[4]~5 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[4]~20 (
// Equation(s):
// \u_datapath|FIFO_ID[4]~20_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[4]~4 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[4]~5_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\PD_PORT[4]~4 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[4]~5_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[4]~20 .lut_mask = 16'hF3C0;
defparam \u_datapath|FIFO_ID[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N15
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[3] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[19]~19 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [3]));

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[3]~4 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[3]~4_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[3]~3 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [3])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.datad(\DATA_IO[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[3]~4 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneii_lcell_comb \u_datapath|FIFO_ID[3]~15 (
// Equation(s):
// \u_datapath|FIFO_ID[3]~15_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[3]~3 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[3]~4_combout )))

	.dataa(\PD_PORT[3]~3 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\u_datapath|u_datapath_input|CPU_OD[3]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[3]~15 .lut_mask = 16'hBB88;
defparam \u_datapath|FIFO_ID[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N27
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[18]~18 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [2]));

// Location: LCCOMB_X10_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[2]~3 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[2]~3_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[2]~2 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [2]))))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\DATA_IO[2]~2 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[2]~3 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_input|CPU_OD[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[2]~10 (
// Equation(s):
// \u_datapath|FIFO_ID[2]~10_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[2]~3_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[2]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[2]~10 .lut_mask = 16'hF3C0;
defparam \u_datapath|FIFO_ID[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N15
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[17]~17 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [1]));

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[1]~2 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[1]~2_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[1]~1 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [1]))))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\DATA_IO[1]~1 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[1]~2 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_input|CPU_OD[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[1]~5 (
// Equation(s):
// \u_datapath|FIFO_ID[1]~5_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[1]~1 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[1]~2_combout )))

	.dataa(vcc),
	.datab(\PD_PORT[1]~1 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[1]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[1]~5 .lut_mask = 16'hCFC0;
defparam \u_datapath|FIFO_ID[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N1
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[16]~16 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [0]));

// Location: LCCOMB_X10_Y7_N0
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[0]~0_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[0]~0 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [0]))))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\DATA_IO[0]~0 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneii_lcell_comb \u_datapath|FIFO_ID[0]~0 (
// Equation(s):
// \u_datapath|FIFO_ID[0]~0_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[0]~0_combout )))

	.dataa(\PD_PORT[0]~0 ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[0]~0 .lut_mask = 16'hAACC;
defparam \u_datapath|FIFO_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 (
	.portawe(\int_fifo|u_write_strobes|LLWS~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_datapath|FIFO_ID[0]~0_combout ,\u_datapath|FIFO_ID[1]~5_combout ,\u_datapath|FIFO_ID[2]~10_combout ,\u_datapath|FIFO_ID[3]~15_combout ,\u_datapath|FIFO_ID[4]~20_combout ,\u_datapath|FIFO_ID[5]~25_combout ,\u_datapath|FIFO_ID[6]~30_combout ,
\u_datapath|FIFO_ID[7]~35_combout }),
	.portaaddr({\int_fifo|u_next_in_cntr|COUNT [2],\int_fifo|u_next_in_cntr|COUNT [1],\int_fifo|u_next_in_cntr|COUNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\int_fifo|u_next_out_cntr|COUNT [2],\int_fifo|u_next_out_cntr|COUNT [1],\int_fifo|u_next_out_cntr|COUNT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X12_Y8_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [0]));

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout  = (!\u_CPU_SM|STATE [4] & \u_CPU_SM|u_cpudff3|p3a~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff3|p3a~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout  = (\u_CPU_SM|nDSACK~combout  & (\_STERM~combout )) # (!\u_CPU_SM|nDSACK~combout  & (((!\DSACK_I_~combout [1]) # (!\_BERR~combout ))))

	.dataa(\u_CPU_SM|nDSACK~combout ),
	.datab(\_STERM~combout ),
	.datac(\_BERR~combout ),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 .lut_mask = 16'h8DDD;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout  & \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout  & (\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout  & ((!\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ) # (!\_STERM~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[37]~19_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 .lut_mask = 16'h1500;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ) # (((\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout  & !\_STERM~combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 .lut_mask = 16'hCEFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N23
cycloneii_lcell_ff \u_CPU_SM|F2CPUL (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUL~regout ));

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~0_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & !\u_CPU_SM|F2CPUL~regout )

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~0 .lut_mask = 16'h0055;
defparam \u_datapath|u_datapath_output|DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~1 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~1_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & (\R_W_IO~0  & \u_datapath|u_datapath_output|DATA[0]~0_combout )))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datac(\R_W_IO~0 ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~1 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_output|DATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~3 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~3_combout  = (\u_registers|u_registers_istr|ISTR_O [0] & ((\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [0])))) # 
// (!\u_registers|u_registers_istr|ISTR_O [0] & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [0])))

	.dataa(\u_registers|u_registers_istr|ISTR_O [0]),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~3 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \u_datapath|DOEL_~0 (
// Equation(s):
// \u_datapath|DOEL_~0_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & \u_CPU_SM|BGACK~regout )

	.dataa(vcc),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(vcc),
	.datad(\u_CPU_SM|BGACK~regout ),
	.cin(gnd),
	.combout(\u_datapath|DOEL_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|DOEL_~0 .lut_mask = 16'hCC00;
defparam \u_datapath|DOEL_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \u_datapath|DATA_OE_ (
// Equation(s):
// \u_datapath|DATA_OE_~combout  = (\u_datapath|DOEL_~0_combout ) # ((!\_DS_IO~0  & (\R_W_IO~0  & !\_CS~combout )))

	.dataa(\u_datapath|DOEL_~0_combout ),
	.datab(\_DS_IO~0 ),
	.datac(\R_W_IO~0 ),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_datapath|DATA_OE_~combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|DATA_OE_ .lut_mask = 16'hAABA;
defparam \u_datapath|DATA_OE_ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [1]));

// Location: LCCOMB_X12_Y8_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~5 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~5_combout  = (\u_datapath|u_datapath_output|DATA[1]~4_combout  & ((\u_registers|u_registers_cntr|CNTR_O [1]) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [1])))) # 
// (!\u_datapath|u_datapath_output|DATA[1]~4_combout  & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [1])))

	.dataa(\u_datapath|u_datapath_output|DATA[1]~4_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~5 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneii_lcell_comb \u_registers|u_registers_istr|FF~0 (
// Equation(s):
// \u_registers|u_registers_istr|FF~0_combout  = (\R_W_IO~0  & (\u_registers|u_addr_decoder|h_0C~0_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & \int_fifo|u_full_empty_ctr|FIFOFULL~regout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FF~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~0 .lut_mask = 16'h8000;
defparam \u_registers|u_registers_istr|FF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N15
cycloneii_lcell_ff \u_registers|u_registers_istr|FF (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_istr|FF~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_istr|INT_F~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FF~regout ));

// Location: LCFF_X13_Y8_N9
cycloneii_lcell_ff \u_registers|u_registers_istr|ISTR_O[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|FF~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|ISTR_O [1]));

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_RD_~0_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (\R_W_IO~0  & (!\ADDR~combout [2] & !\ADDR~combout [4])))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\R_W_IO~0 ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .lut_mask = 16'h0008;
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~6 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~6_combout  = (\u_datapath|u_datapath_output|DATA[1]~5_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~1_combout  & (\u_registers|u_registers_istr|ISTR_O [1] & !\u_registers|u_addr_decoder|CONTR_RD_~0_combout )))

	.dataa(\u_datapath|u_datapath_output|DATA[1]~5_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.datac(\u_registers|u_registers_istr|ISTR_O [1]),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~6 .lut_mask = 16'hAAEA;
defparam \u_datapath|u_datapath_output|DATA[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~7 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~7_combout  = (\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\R_W_IO~0  & (\ADDR~combout [2] & !\ADDR~combout [4])))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datab(\R_W_IO~0 ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~7 .lut_mask = 16'h0080;
defparam \u_datapath|u_datapath_output|DATA[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~4 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~4_combout  = (!\u_CPU_SM|F2CPUL~regout  & (!\u_SCSI_SM|S2CPU_o~regout  & \u_registers|u_addr_decoder|CONTR_RD_~0_combout ))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(vcc),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~4 .lut_mask = 16'h1100;
defparam \u_datapath|u_datapath_output|DATA[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[2]~3 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[2]~3_combout  = (\u_registers|u_addr_decoder|CONTR_WR~0_combout  & (\DATA_IO[2]~2 )) # (!\u_registers|u_addr_decoder|CONTR_WR~0_combout  & ((\u_registers|u_registers_cntr|CNTR_O [2])))

	.dataa(vcc),
	.datab(\DATA_IO[2]~2 ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datad(\u_registers|u_addr_decoder|CONTR_WR~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[2]~3 .lut_mask = 16'hCCF0;
defparam \u_registers|u_registers_cntr|CNTR_O[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N29
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [2]));

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~8 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~8_combout  = (\u_registers|u_addr_decoder|FLUSH_~0_combout  & ((\u_datapath|u_datapath_output|DATA[2]~7_combout ) # ((\u_datapath|u_datapath_output|DATA[1]~4_combout  & \u_registers|u_registers_cntr|CNTR_O [2])))) # 
// (!\u_registers|u_addr_decoder|FLUSH_~0_combout  & (((\u_datapath|u_datapath_output|DATA[1]~4_combout  & \u_registers|u_registers_cntr|CNTR_O [2]))))

	.dataa(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[2]~7_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[1]~4_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~8 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [2]));

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~9 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~9_combout  = (\u_datapath|u_datapath_output|DATA[2]~8_combout ) # ((\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [2] & !\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|DATA[2]~8_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~9 .lut_mask = 16'hCCEC;
defparam \u_datapath|u_datapath_output|DATA[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N23
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [3]));

// Location: LCCOMB_X12_Y8_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[3]~10 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~10_combout  = (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [3] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(vcc),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~10 .lut_mask = 16'h00A0;
defparam \u_datapath|u_datapath_output|DATA[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [4]));

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~11 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~11_combout  = (\u_registers|u_registers_cntr|CNTR_O [4] & ((\u_datapath|u_datapath_output|DATA[1]~4_combout ) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [4])))) # 
// (!\u_registers|u_registers_cntr|CNTR_O [4] & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [4])))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.datad(\u_datapath|u_datapath_output|DATA[1]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~11 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INTA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INTA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INTA));
// synopsys translate_off
defparam \INTA~I .input_async_reset = "none";
defparam \INTA~I .input_power_up = "low";
defparam \INTA~I .input_register_mode = "none";
defparam \INTA~I .input_sync_reset = "none";
defparam \INTA~I .oe_async_reset = "none";
defparam \INTA~I .oe_power_up = "low";
defparam \INTA~I .oe_register_mode = "none";
defparam \INTA~I .oe_sync_reset = "none";
defparam \INTA~I .operation_mode = "input";
defparam \INTA~I .output_async_reset = "none";
defparam \INTA~I .output_power_up = "low";
defparam \INTA~I .output_register_mode = "none";
defparam \INTA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \u_registers|u_registers_istr|INT (
// Equation(s):
// \u_registers|u_registers_istr|INT~combout  = (!\INTA~combout ) # (!\u_registers|u_registers_cntr|CNTR_O [2])

	.dataa(vcc),
	.datab(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datac(vcc),
	.datad(\INTA~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT .lut_mask = 16'h33FF;
defparam \u_registers|u_registers_istr|INT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneii_lcell_comb \u_registers|u_registers_istr|INT_P~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_P~0_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & (\R_W_IO~0  & !\u_registers|u_registers_istr|INT~combout )))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datac(\R_W_IO~0 ),
	.datad(\u_registers|u_registers_istr|INT~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_P~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_P~0 .lut_mask = 16'h0080;
defparam \u_registers|u_registers_istr|INT_P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N1
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_P (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_istr|INT_P~0_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_istr|INT_F~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_P~regout ));

// Location: LCFF_X12_Y8_N11
cycloneii_lcell_ff \u_registers|u_registers_istr|ISTR_O[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|INT_P~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|ISTR_O [4]));

// Location: LCCOMB_X12_Y8_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~12 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~12_combout  = (\u_datapath|u_datapath_output|DATA[4]~11_combout ) # ((!\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & (\u_registers|u_registers_istr|ISTR_O [4] & \u_datapath|u_datapath_output|DATA[0]~1_combout )))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[4]~11_combout ),
	.datac(\u_registers|u_registers_istr|ISTR_O [4]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~12 .lut_mask = 16'hDCCC;
defparam \u_datapath|u_datapath_output|DATA[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \u_registers|u_registers_istr|INT_F~1 (
// Equation(s):
// \u_registers|u_registers_istr|INT_F~1_combout  = (\u_registers|u_addr_decoder|h_0C~0_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & (\R_W_IO~0  & \INTA~combout )))

	.dataa(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datab(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datac(\R_W_IO~0 ),
	.datad(\INTA~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_F~1 .lut_mask = 16'h8000;
defparam \u_registers|u_registers_istr|INT_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_F (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_istr|INT_F~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_istr|INT_F~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_F~regout ));

// Location: LCFF_X13_Y8_N5
cycloneii_lcell_ff \u_registers|u_registers_istr|ISTR_O[5] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|INT_F~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|ISTR_O [5]));

// Location: LCFF_X12_Y8_N27
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [5]));

// Location: LCCOMB_X12_Y8_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~13 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~13_combout  = (\u_registers|u_registers_istr|ISTR_O [5] & ((\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [5])))) # 
// (!\u_registers|u_registers_istr|ISTR_O [5] & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [5])))

	.dataa(\u_registers|u_registers_istr|ISTR_O [5]),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~13 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [6]));

// Location: LCCOMB_X12_Y8_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[6]~14 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~14_combout  = (\u_registers|u_registers_istr|ISTR_O [5] & ((\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [6])))) # 
// (!\u_registers|u_registers_istr|ISTR_O [5] & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [6])))

	.dataa(\u_registers|u_registers_istr|ISTR_O [5]),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~14 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[7] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [7]));

// Location: LCCOMB_X12_Y8_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[7]~15 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~15_combout  = (\u_registers|u_registers_istr|ISTR_O [5] & ((\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_output|DATA[3]~2_combout  & \u_datapath|u_datapath_output|LD_LATCH [7])))) # 
// (!\u_registers|u_registers_istr|ISTR_O [5] & (\u_datapath|u_datapath_output|DATA[3]~2_combout  & (\u_datapath|u_datapath_output|LD_LATCH [7])))

	.dataa(\u_registers|u_registers_istr|ISTR_O [5]),
	.datab(\u_datapath|u_datapath_output|DATA[3]~2_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~15 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [0] & (!\u_CPU_SM|DSACK_LATCHED_ [1] & ((\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E[43]~15_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1 .lut_mask = 16'h0302;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~21_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E[57]~20_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0 .lut_mask = 16'hFEFC;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout  = (\_STERM~combout  & (((!\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0_combout )))) # (!\_STERM~combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout  & ((\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0 .lut_mask = 16'h1D0C;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ) # (((\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[62]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 .lut_mask = 16'hFBFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N25
cycloneii_lcell_ff \u_CPU_SM|DIEL (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DIEL~regout ));

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[7]~1 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[7]~1_combout  = (\u_CPU_SM|BRIDGEIN~regout  & (!\u_SCSI_SM|CPU2S_o~regout  & !\u_CPU_SM|DIEL~regout ))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(vcc),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[7]~1 .lut_mask = 16'h0022;
defparam \u_datapath|u_datapath_input|CPU_OD[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[15] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[31]~31 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [15]));

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \u_datapath|FIFO_ID[15]~38 (
// Equation(s):
// \u_datapath|FIFO_ID[15]~38_combout  = (\u_datapath|FIFO_ID[15]~37_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [15] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[15]~37_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [15]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[15]~38 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N25
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[14] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[30]~30 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [14]));

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \u_datapath|FIFO_ID[14]~32 (
// Equation(s):
// \u_datapath|FIFO_ID[14]~32_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[6]~6 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[14]~14  & (\u_datapath|bDIEL~combout )))

	.dataa(\DATA_IO[14]~14 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\PD_PORT[6]~6 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[14]~32 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[14]~33 (
// Equation(s):
// \u_datapath|FIFO_ID[14]~33_combout  = (\u_datapath|FIFO_ID[14]~32_combout ) # ((!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & \u_datapath|u_datapath_input|UD_LATCH [14])))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [14]),
	.datad(\u_datapath|FIFO_ID[14]~32_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[14]~33 .lut_mask = 16'hFF40;
defparam \u_datapath|FIFO_ID[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N31
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[13] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[29]~29 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [13]));

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \u_datapath|FIFO_ID[13]~28 (
// Equation(s):
// \u_datapath|FIFO_ID[13]~28_combout  = (\u_datapath|FIFO_ID[13]~27_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [13] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[13]~27_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [13]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[13]~28 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \u_datapath|FIFO_ID[12]~22 (
// Equation(s):
// \u_datapath|FIFO_ID[12]~22_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[4]~4 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[12]~12  & (\u_datapath|bDIEL~combout )))

	.dataa(\DATA_IO[12]~12 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[12]~22 .lut_mask = 16'hF808;
defparam \u_datapath|FIFO_ID[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N29
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[12] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[28]~28 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [12]));

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[12]~23 (
// Equation(s):
// \u_datapath|FIFO_ID[12]~23_combout  = (\u_datapath|FIFO_ID[12]~22_combout ) # ((!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [12] & \u_datapath|u_datapath_input|CPU_OD[7]~1_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|FIFO_ID[12]~22_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [12]),
	.datad(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[12]~23 .lut_mask = 16'hDCCC;
defparam \u_datapath|FIFO_ID[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N23
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[11] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[27]~27 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [11]));

// Location: LCCOMB_X10_Y7_N22
cycloneii_lcell_comb \u_datapath|FIFO_ID[11]~18 (
// Equation(s):
// \u_datapath|FIFO_ID[11]~18_combout  = (\u_datapath|FIFO_ID[11]~17_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [11] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[11]~17_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [11]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[11]~18 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N21
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[10] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[26]~26 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [10]));

// Location: LCCOMB_X10_Y7_N20
cycloneii_lcell_comb \u_datapath|FIFO_ID[10]~13 (
// Equation(s):
// \u_datapath|FIFO_ID[10]~13_combout  = (\u_datapath|FIFO_ID[10]~12_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [10] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[10]~12_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [10]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[10]~13 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N3
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[9] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[25]~25 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [9]));

// Location: LCCOMB_X10_Y7_N2
cycloneii_lcell_comb \u_datapath|FIFO_ID[9]~8 (
// Equation(s):
// \u_datapath|FIFO_ID[9]~8_combout  = (\u_datapath|FIFO_ID[9]~7_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [9] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[9]~7_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [9]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[9]~8 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N19
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[8] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[24]~24 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [8]));

// Location: LCCOMB_X10_Y7_N18
cycloneii_lcell_comb \u_datapath|FIFO_ID[8]~3 (
// Equation(s):
// \u_datapath|FIFO_ID[8]~3_combout  = (\u_datapath|FIFO_ID[8]~2_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~1_combout  & (\u_datapath|u_datapath_input|UD_LATCH [8] & !\u_SCSI_SM|S2F_o~regout )))

	.dataa(\u_datapath|FIFO_ID[8]~2_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[7]~1_combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [8]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[8]~3 .lut_mask = 16'hAAEA;
defparam \u_datapath|FIFO_ID[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 (
	.portawe(\int_fifo|u_write_strobes|LMWS~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_datapath|FIFO_ID[8]~3_combout ,\u_datapath|FIFO_ID[9]~8_combout ,\u_datapath|FIFO_ID[10]~13_combout ,\u_datapath|FIFO_ID[11]~18_combout ,\u_datapath|FIFO_ID[12]~23_combout ,\u_datapath|FIFO_ID[13]~28_combout ,\u_datapath|FIFO_ID[14]~33_combout ,
\u_datapath|FIFO_ID[15]~38_combout }),
	.portaaddr({\int_fifo|u_next_in_cntr|COUNT [2],\int_fifo|u_next_in_cntr|COUNT [1],\int_fifo|u_next_in_cntr|COUNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\int_fifo|u_next_out_cntr|COUNT [2],\int_fifo|u_next_out_cntr|COUNT [1],\int_fifo|u_next_out_cntr|COUNT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X12_Y7_N27
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[8] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [8]));

// Location: LCCOMB_X12_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~16 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~16_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [8]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~16 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~17 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~17_combout  = (\u_datapath|u_datapath_output|DATA[8]~16_combout ) # ((\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & (\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|u_registers_cntr|CNTR_O [8])))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[8]~16_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~17 .lut_mask = 16'hECCC;
defparam \u_datapath|u_datapath_output|DATA[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneii_lcell_comb \u_SCSI_SM|nLS2CPU~0 (
// Equation(s):
// \u_SCSI_SM|nLS2CPU~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ) # ((\u_SCSI_SM|nLS2CPU~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~regout ),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|nLS2CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU~0 .lut_mask = 16'hFFFC;
defparam \u_SCSI_SM|nLS2CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N23
cycloneii_lcell_ff \u_SCSI_SM|nLS2CPU (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|nLS2CPU~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|nLS2CPU~regout ));

// Location: LCFF_X10_Y7_N31
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[1]~1 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]));

// Location: LCFF_X12_Y7_N13
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[9] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [9]));

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[9]~18 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[9]~18_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [9]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[9]~18 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N29
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[2]~2 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]));

// Location: LCFF_X12_Y7_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[10] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [10]));

// Location: LCCOMB_X12_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[10]~19 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[10]~19_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [10]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[10]~19 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder_combout  = \PD_PORT[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N11
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]));

// Location: LCFF_X12_Y7_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[11] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [11]));

// Location: LCCOMB_X13_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[11]~20 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[11]~20_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [11]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[11]~20 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[12]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout  = \int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[12] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [12]));

// Location: LCFF_X13_Y7_N1
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[4]~4 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]));

// Location: LCCOMB_X13_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[12]~21 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[12]~21_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [12])))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[12]~21 .lut_mask = 16'hEA40;
defparam \u_datapath|u_datapath_output|DATA[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout  = \PD_PORT[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[5]~5 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N5
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]));

// Location: LCFF_X12_Y7_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[13] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [13]));

// Location: LCCOMB_X12_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[13]~22 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[13]~22_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [13]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[13]~22 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder_combout  = \PD_PORT[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[6]~6 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N9
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]));

// Location: LCFF_X12_Y7_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[14] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [14]));

// Location: LCCOMB_X13_Y7_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[14]~23 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[14]~23_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_output|LD_LATCH [14] & \u_CPU_SM|F2CPUL~regout ))))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[14]~23 .lut_mask = 16'hD888;
defparam \u_datapath|u_datapath_output|DATA[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N23
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[7]~7 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]));

// Location: LCFF_X12_Y7_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[15] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [15]));

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[15]~24 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~24_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUL~regout  & \u_datapath|u_datapath_output|LD_LATCH [15]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~24 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [2] $ (!\u_CPU_SM|STATE [1]))))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 .lut_mask = 16'h4010;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout  & (\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout  & !\u_CPU_SM|STATE [4]))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 .lut_mask = 16'h00A0;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ) # (((\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout  & !\_STERM~combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3 .lut_mask = 16'hF2FF;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N27
cycloneii_lcell_ff \u_CPU_SM|F2CPUH (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUH~regout ));

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ) # ((!\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E[50]~9_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1 .lut_mask = 16'hEFFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N17
cycloneii_lcell_ff \u_CPU_SM|DIEH (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DIEH~regout ));

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[23]~36 (
// Equation(s):
// \u_datapath|FIFO_ID[23]~36_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\DATA_IO[23]~23  & \u_CPU_SM|DIEH~regout ))))

	.dataa(\PD_PORT[7]~7 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\DATA_IO[23]~23 ),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[23]~36 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[22]~31 (
// Equation(s):
// \u_datapath|FIFO_ID[22]~31_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[6]~6 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[22]~22  & ((\u_CPU_SM|DIEH~regout ))))

	.dataa(\DATA_IO[22]~22 ),
	.datab(\PD_PORT[6]~6 ),
	.datac(\u_CPU_SM|DIEH~regout ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[22]~31 .lut_mask = 16'hCCA0;
defparam \u_datapath|FIFO_ID[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \u_datapath|FIFO_ID[21]~26 (
// Equation(s):
// \u_datapath|FIFO_ID[21]~26_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[5]~5 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_CPU_SM|DIEH~regout  & ((\DATA_IO[21]~21 ))))

	.dataa(\u_CPU_SM|DIEH~regout ),
	.datab(\PD_PORT[5]~5 ),
	.datac(\DATA_IO[21]~21 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[21]~26 .lut_mask = 16'hCCA0;
defparam \u_datapath|FIFO_ID[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
cycloneii_lcell_comb \u_datapath|FIFO_ID[20]~21 (
// Equation(s):
// \u_datapath|FIFO_ID[20]~21_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[4]~4 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\DATA_IO[20]~20  & \u_CPU_SM|DIEH~regout ))))

	.dataa(\PD_PORT[4]~4 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\DATA_IO[20]~20 ),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[20]~21 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneii_lcell_comb \u_datapath|FIFO_ID[19]~16 (
// Equation(s):
// \u_datapath|FIFO_ID[19]~16_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[3]~3 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[19]~19 ))))

	.dataa(\PD_PORT[3]~3 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\DATA_IO[19]~19 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[19]~16 .lut_mask = 16'hACA0;
defparam \u_datapath|FIFO_ID[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneii_lcell_comb \u_datapath|FIFO_ID[18]~11 (
// Equation(s):
// \u_datapath|FIFO_ID[18]~11_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[18]~18 ))))

	.dataa(\PD_PORT[2]~2 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[18]~18 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[18]~11 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneii_lcell_comb \u_datapath|FIFO_ID[17]~6 (
// Equation(s):
// \u_datapath|FIFO_ID[17]~6_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[1]~1 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[17]~17  & (\u_CPU_SM|DIEH~regout )))

	.dataa(\DATA_IO[17]~17 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\u_CPU_SM|DIEH~regout ),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[17]~6 .lut_mask = 16'hEC20;
defparam \u_datapath|FIFO_ID[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[16]~1 (
// Equation(s):
// \u_datapath|FIFO_ID[16]~1_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[16]~16 ))))

	.dataa(\PD_PORT[0]~0 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[16]~16 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[16]~1 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|Equal2~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout  = (\u_CPU_SM|STATE [1] & \u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~6 .lut_mask = 16'hCC00;
defparam \u_CPU_SM|u_CPU_SM_outputs|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout  & \u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 .lut_mask = 16'hFEFA;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N17
cycloneii_lcell_ff \u_CPU_SM|BRIDGEOUT (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BRIDGEOUT~regout ));

// Location: LCCOMB_X10_Y6_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~0 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~0_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7]))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [7]))

	.dataa(vcc),
	.datab(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [7]),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .lut_mask = 16'hFC0C;
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N27
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [0]));

// Location: LCCOMB_X10_Y6_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~25 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~25_combout  = (\u_CPU_SM|F2CPUH~regout  & (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|UD_LATCH [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~25 .lut_mask = 16'h0C00;
defparam \u_datapath|u_datapath_output|DATA[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~1 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~1_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6]))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [6]))

	.dataa(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [6]),
	.datab(vcc),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .lut_mask = 16'hFA0A;
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [1]));

// Location: LCCOMB_X10_Y6_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[17]~26 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~26_combout  = (\u_CPU_SM|F2CPUH~regout  & (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|UD_LATCH [1]))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~26 .lut_mask = 16'h0C00;
defparam \u_datapath|u_datapath_output|DATA[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~2 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~2_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [5])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [2]));

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[18]~27 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~27_combout  = (\u_datapath|u_datapath_output|UD_LATCH [2] & (\u_CPU_SM|F2CPUH~regout  & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [2]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~27 .lut_mask = 16'h0808;
defparam \u_datapath|u_datapath_output|DATA[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~3 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~3_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [4])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [3]));

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[19]~28 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~28_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [3] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [3]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~28 .lut_mask = 16'h00C0;
defparam \u_datapath|u_datapath_output|DATA[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~4 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~4_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [3])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [4]));

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[20]~29 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~29_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [4] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [4]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~29 .lut_mask = 16'h00C0;
defparam \u_datapath|u_datapath_output|DATA[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~5 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~5_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [2])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [5]));

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[21]~30 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~30_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [5] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [5]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~30 .lut_mask = 16'h00C0;
defparam \u_datapath|u_datapath_output|DATA[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~6 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~6_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1]))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [1]))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [1]),
	.datad(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [6]));

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[22]~31 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~31_combout  = (\u_datapath|u_datapath_output|UD_LATCH [6] & (\u_CPU_SM|F2CPUH~regout  & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [6]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~31 .lut_mask = 16'h0088;
defparam \u_datapath|u_datapath_output|DATA[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~7 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~7_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [0])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[7] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [7]));

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[23]~32 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~32_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [7] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [7]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~32 .lut_mask = 16'h00C0;
defparam \u_datapath|u_datapath_output|DATA[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneii_lcell_comb \u_datapath|FIFO_ID[31]~39 (
// Equation(s):
// \u_datapath|FIFO_ID[31]~39_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[31]~31 ))))

	.dataa(\PD_PORT[7]~7 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[31]~31 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[31]~39 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneii_lcell_comb \u_datapath|FIFO_ID[30]~34 (
// Equation(s):
// \u_datapath|FIFO_ID[30]~34_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[30]~30 ))))

	.dataa(\PD_PORT[6]~6 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[30]~30 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[30]~34 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneii_lcell_comb \u_datapath|FIFO_ID[29]~29 (
// Equation(s):
// \u_datapath|FIFO_ID[29]~29_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[5]~5 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[29]~29  & (\u_CPU_SM|DIEH~regout )))

	.dataa(\DATA_IO[29]~29 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\PD_PORT[5]~5 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[29]~29 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \u_datapath|FIFO_ID[28]~24 (
// Equation(s):
// \u_datapath|FIFO_ID[28]~24_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[4]~4 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[28]~28  & ((\u_CPU_SM|DIEH~regout ))))

	.dataa(\DATA_IO[28]~28 ),
	.datab(\PD_PORT[4]~4 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[28]~24 .lut_mask = 16'hCAC0;
defparam \u_datapath|FIFO_ID[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneii_lcell_comb \u_datapath|FIFO_ID[27]~19 (
// Equation(s):
// \u_datapath|FIFO_ID[27]~19_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[3]~3 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[27]~27  & (\u_CPU_SM|DIEH~regout )))

	.dataa(\DATA_IO[27]~27 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\PD_PORT[3]~3 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[27]~19 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneii_lcell_comb \u_datapath|FIFO_ID[26]~14 (
// Equation(s):
// \u_datapath|FIFO_ID[26]~14_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & (((\u_CPU_SM|DIEH~regout  & \DATA_IO[26]~26 ))))

	.dataa(\PD_PORT[2]~2 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[26]~26 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[26]~14 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneii_lcell_comb \u_datapath|FIFO_ID[25]~9 (
// Equation(s):
// \u_datapath|FIFO_ID[25]~9_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[1]~1 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_CPU_SM|DIEH~regout  & ((\DATA_IO[25]~25 ))))

	.dataa(\u_CPU_SM|DIEH~regout ),
	.datab(\PD_PORT[1]~1 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\DATA_IO[25]~25 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[25]~9 .lut_mask = 16'hCAC0;
defparam \u_datapath|FIFO_ID[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneii_lcell_comb \u_datapath|FIFO_ID[24]~4 (
// Equation(s):
// \u_datapath|FIFO_ID[24]~4_combout  = (\u_SCSI_SM|S2F_o~regout  & (((\PD_PORT[0]~0 )))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA_IO[24]~24  & (\u_CPU_SM|DIEH~regout )))

	.dataa(\DATA_IO[24]~24 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\PD_PORT[0]~0 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[24]~4 .lut_mask = 16'hF088;
defparam \u_datapath|FIFO_ID[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 (
	.portawe(\int_fifo|u_write_strobes|UUWS~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_datapath|FIFO_ID[24]~4_combout ,\u_datapath|FIFO_ID[25]~9_combout ,\u_datapath|FIFO_ID[26]~14_combout ,\u_datapath|FIFO_ID[27]~19_combout ,\u_datapath|FIFO_ID[28]~24_combout ,\u_datapath|FIFO_ID[29]~29_combout ,\u_datapath|FIFO_ID[30]~34_combout ,
\u_datapath|FIFO_ID[31]~39_combout }),
	.portaaddr({\int_fifo|u_next_in_cntr|COUNT [2],\int_fifo|u_next_in_cntr|COUNT [1],\int_fifo|u_next_in_cntr|COUNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\int_fifo|u_next_out_cntr|COUNT [2],\int_fifo|u_next_out_cntr|COUNT [1],\int_fifo|u_next_out_cntr|COUNT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~8 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~8_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [7])))

	.dataa(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7]),
	.datab(vcc),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .lut_mask = 16'hAFA0;
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N11
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[8] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [8]));

// Location: LCFF_X10_Y7_N5
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[0]~0 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]));

// Location: LCCOMB_X13_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[24]~33 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~33_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|UD_LATCH [8] & ((\u_CPU_SM|F2CPUH~regout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [8]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datac(\u_CPU_SM|F2CPUH~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~33 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~9 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~9_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6]))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [6]))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [6]),
	.datad(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[9] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [9]));

// Location: LCCOMB_X10_Y6_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~34 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~34_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_CPU_SM|F2CPUH~regout  & \u_datapath|u_datapath_output|UD_LATCH [9]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_CPU_SM|F2CPUH~regout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [9]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~34 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_output|DATA[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~10 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~10_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [5])))

	.dataa(vcc),
	.datab(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5]),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .lut_mask = 16'hCFC0;
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[10] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [10]));

// Location: LCCOMB_X13_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[26]~35 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~35_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & ((\u_datapath|u_datapath_output|UD_LATCH [10]))))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [10]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~35 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~11 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~11_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [4])))

	.dataa(vcc),
	.datab(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4]),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .lut_mask = 16'hCFC0;
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[11] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [11]));

// Location: LCCOMB_X12_Y6_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[27]~36 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~36_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [11] & \u_CPU_SM|F2CPUH~regout ))))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [11]),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~36 .lut_mask = 16'hD888;
defparam \u_datapath|u_datapath_output|DATA[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~12 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~12_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [3])))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [3]),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N19
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[12] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [12]));

// Location: LCCOMB_X13_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[28]~37 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~37_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|UD_LATCH [12] & ((\u_CPU_SM|F2CPUH~regout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [12]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.datac(\u_CPU_SM|F2CPUH~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~37 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~13 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~13_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [2])))

	.dataa(vcc),
	.datab(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2]),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .lut_mask = 16'hCFC0;
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[13] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [13]));

// Location: LCCOMB_X13_Y7_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[29]~38 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~38_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|UD_LATCH [13] & ((\u_CPU_SM|F2CPUH~regout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [13]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.datac(\u_CPU_SM|F2CPUH~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~38 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~14 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~14_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [1])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [1])))

	.dataa(vcc),
	.datab(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [1]),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .lut_mask = 16'hCFC0;
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[14] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [14]));

// Location: LCCOMB_X13_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[30]~39 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~39_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & ((\u_datapath|u_datapath_output|UD_LATCH [14]))))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [14]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~39 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~15 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~15_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0])) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [0])))

	.dataa(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [0]),
	.datab(vcc),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .lut_mask = 16'hAFA0;
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[15] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [15]));

// Location: LCCOMB_X12_Y6_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[31]~40 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~40_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|UD_LATCH [15] & ((\u_CPU_SM|F2CPUH~regout ))))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [15]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~40 .lut_mask = 16'hE4A0;
defparam \u_datapath|u_datapath_output|DATA[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout  = (\int_fifo|u_byte_ptr|BO0~regout  & (((\int_fifo|u_byte_ptr|BO1~regout ) # (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7])))) # (!\int_fifo|u_byte_ptr|BO0~regout  & 
// (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [7] & (!\int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [7]),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 .lut_mask = 16'hAEA4;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7]))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [7])))) # (!\int_fifo|u_byte_ptr|BO1~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ))))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [7]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ),
	.datad(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 .lut_mask = 16'hF858;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0_combout  = (\ADDR~combout [3] & (\DATA_IO[16]~16  & (\u_CPU_SM|DIEH~regout ))) # (!\ADDR~combout [3] & (((\DATA_IO[0]~0 ))))

	.dataa(\DATA_IO[16]~16 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[0]~0 ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0 .lut_mask = 16'h88F0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \u_SCSI_SM|F2S_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|F2S_o~regout ));

// Location: LCCOMB_X10_Y6_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout  = (\u_SCSI_SM|F2S_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout  & ((!\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0_combout  & \u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0_combout ),
	.datac(\u_SCSI_SM|F2S_o~regout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 .lut_mask = 16'h0CA0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[4]~1 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[4]~1_combout  = (\u_registers|u_addr_decoder|CONTR_WR~0_combout  & (\DATA_IO[4]~4 )) # (!\u_registers|u_addr_decoder|CONTR_WR~0_combout  & ((\u_registers|u_registers_cntr|CNTR_O [4])))

	.dataa(vcc),
	.datab(\DATA_IO[4]~4 ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datad(\u_registers|u_addr_decoder|CONTR_WR~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[4]~1 .lut_mask = 16'hCCF0;
defparam \u_registers|u_registers_cntr|CNTR_O[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N17
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[4]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_PLL|APLL_inst|altpll_component|_locked ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [4]));

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0 .lut_mask = 16'h0005;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ) # (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout )) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0 .lut_mask = 16'hFFFB;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N19
cycloneii_lcell_ff \u_SCSI_SM|WE_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|WE_o~regout ));

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \_IOW~0 (
// Equation(s):
// \_IOW~0_combout  = (\u_registers|u_registers_cntr|CNTR_O [4]) # (\u_SCSI_SM|WE_o~regout )

	.dataa(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|WE_o~regout ),
	.cin(gnd),
	.combout(\_IOW~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOW~0 .lut_mask = 16'hFFAA;
defparam \_IOW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (((\int_fifo|u_byte_ptr|BO0~regout )))) # (!\int_fifo|u_byte_ptr|BO1~regout  & ((\int_fifo|u_byte_ptr|BO0~regout  & 
// (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6])) # (!\int_fifo|u_byte_ptr|BO0~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [6])))))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [6]),
	.datac(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [6]),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 .lut_mask = 16'hEE50;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout  & (((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6]) # (!\int_fifo|u_byte_ptr|BO1~regout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [6] & ((\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [6]),
	.datab(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [6]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6 .lut_mask = 16'hCAF0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4_combout  = (\ADDR~combout [3] & (\u_CPU_SM|DIEH~regout  & (\DATA_IO[17]~17 ))) # (!\ADDR~combout [3] & (((\DATA_IO[1]~1 ))))

	.dataa(\u_CPU_SM|DIEH~regout ),
	.datab(\DATA_IO[17]~17 ),
	.datac(\DATA_IO[1]~1 ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4 .lut_mask = 16'h88F0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout  = (\u_SCSI_SM|F2S_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6_combout  & ((!\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4_combout  & \u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 .lut_mask = 16'h3088;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout  = (\int_fifo|u_byte_ptr|BO0~regout  & (((\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5]) # (\int_fifo|u_byte_ptr|BO1~regout )))) # (!\int_fifo|u_byte_ptr|BO0~regout  & 
// (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [5] & ((!\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [5]),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [5]),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9 .lut_mask = 16'hCCE2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5])) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [5]))))) # (!\int_fifo|u_byte_ptr|BO1~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout ))))

	.dataa(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [5]),
	.datab(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [5]),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10 .lut_mask = 16'hAFC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout  = (\ADDR~combout [3] & (\DATA_IO[18]~18  & (\u_CPU_SM|DIEH~regout ))) # (!\ADDR~combout [3] & (((\DATA_IO[2]~2 ))))

	.dataa(\DATA_IO[18]~18 ),
	.datab(\u_CPU_SM|DIEH~regout ),
	.datac(\DATA_IO[2]~2 ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 .lut_mask = 16'h88F0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout  = (\u_SCSI_SM|F2S_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10_combout  & (!\u_SCSI_SM|CPU2S_o~regout ))) # (!\u_SCSI_SM|F2S_o~regout  & (((\u_SCSI_SM|CPU2S_o~regout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 .lut_mask = 16'h3808;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12_combout  = (\ADDR~combout [3] & (\DATA_IO[19]~19  & ((\u_CPU_SM|DIEH~regout )))) # (!\ADDR~combout [3] & (((\DATA_IO[3]~3 ))))

	.dataa(\DATA_IO[19]~19 ),
	.datab(\DATA_IO[3]~3 ),
	.datac(\ADDR~combout [3]),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12 .lut_mask = 16'hAC0C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout  = (\int_fifo|u_byte_ptr|BO0~regout  & (((\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4]) # (\int_fifo|u_byte_ptr|BO1~regout )))) # (!\int_fifo|u_byte_ptr|BO0~regout  & 
// (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [4] & ((!\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [4]),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [4]),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13 .lut_mask = 16'hCCE2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4]) # ((!\int_fifo|u_byte_ptr|BO1~regout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout  & (((\int_fifo|u_byte_ptr|BO1~regout  & \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [4]))))

	.dataa(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [4]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13_combout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14 .lut_mask = 16'hBC8C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout  = (\u_SCSI_SM|F2S_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14_combout  & !\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12_combout  & ((\u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_SCSI_SM|F2S_o~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 .lut_mask = 16'h44A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout  & (((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3]) # (!\int_fifo|u_byte_ptr|BO1~regout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout  & (\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [3] & (\int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17_combout ),
	.datab(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [3]),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18 .lut_mask = 16'hEA4A;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16_combout  = (\ADDR~combout [3] & (((\DATA_IO[20]~20  & \u_CPU_SM|DIEH~regout )))) # (!\ADDR~combout [3] & (\DATA_IO[4]~4 ))

	.dataa(\DATA_IO[4]~4 ),
	.datab(\DATA_IO[20]~20 ),
	.datac(\ADDR~combout [3]),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16 .lut_mask = 16'hCA0A;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout  = (\u_SCSI_SM|F2S_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18_combout  & (!\u_SCSI_SM|CPU2S_o~regout ))) # (!\u_SCSI_SM|F2S_o~regout  & (((\u_SCSI_SM|CPU2S_o~regout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 .lut_mask = 16'h3808;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (((\int_fifo|u_byte_ptr|BO0~regout )))) # (!\int_fifo|u_byte_ptr|BO1~regout  & ((\int_fifo|u_byte_ptr|BO0~regout  & 
// ((\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2]))) # (!\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [2]))))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [2]),
	.datac(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [2]),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21 .lut_mask = 16'hFA44;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout  & ((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2]) # ((!\int_fifo|u_byte_ptr|BO1~regout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout  & (((\int_fifo|u_byte_ptr|BO1~regout  & \int_fifo|BUFFER[0][23]__2|auto_generated|q_b [2]))))

	.dataa(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [2]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21_combout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22 .lut_mask = 16'hBC8C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20_combout  = (\ADDR~combout [3] & (\DATA_IO[21]~21  & ((\u_CPU_SM|DIEH~regout )))) # (!\ADDR~combout [3] & (((\DATA_IO[5]~5 ))))

	.dataa(\DATA_IO[21]~21 ),
	.datab(\DATA_IO[5]~5 ),
	.datac(\u_CPU_SM|DIEH~regout ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20 .lut_mask = 16'hA0CC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout  = (\u_SCSI_SM|F2S_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22_combout  & (!\u_SCSI_SM|CPU2S_o~regout ))) # (!\u_SCSI_SM|F2S_o~regout  & (((\u_SCSI_SM|CPU2S_o~regout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 .lut_mask = 16'h3808;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24_combout  = (\ADDR~combout [3] & (\u_CPU_SM|DIEH~regout  & ((\DATA_IO[22]~22 )))) # (!\ADDR~combout [3] & (((\DATA_IO[6]~6 ))))

	.dataa(\u_CPU_SM|DIEH~regout ),
	.datab(\DATA_IO[6]~6 ),
	.datac(\DATA_IO[22]~22 ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24 .lut_mask = 16'hA0CC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (\int_fifo|u_byte_ptr|BO0~regout )) # (!\int_fifo|u_byte_ptr|BO1~regout  & ((\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|BUFFER[0][15]__3|auto_generated|q_b 
// [1])) # (!\int_fifo|u_byte_ptr|BO0~regout  & ((\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [1])))))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|BUFFER[0][15]__3|auto_generated|q_b [1]),
	.datad(\int_fifo|BUFFER[0][31]__1|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25 .lut_mask = 16'hD9C8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout  & (\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1])) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [1]))))) # (!\int_fifo|u_byte_ptr|BO1~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout ))))

	.dataa(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [1]),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [1]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26 .lut_mask = 16'hBBC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout  = (\u_SCSI_SM|F2S_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26_combout  & !\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24_combout  & ((\u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 .lut_mask = 16'h22C0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28_combout  = (\ADDR~combout [3] & (\DATA_IO[23]~23  & ((\u_CPU_SM|DIEH~regout )))) # (!\ADDR~combout [3] & (((\DATA_IO[7]~7 ))))

	.dataa(\DATA_IO[23]~23 ),
	.datab(\DATA_IO[7]~7 ),
	.datac(\ADDR~combout [3]),
	.datad(\u_CPU_SM|DIEH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28 .lut_mask = 16'hAC0C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout  & (((\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0])) # (!\int_fifo|u_byte_ptr|BO1~regout ))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout  & (\int_fifo|u_byte_ptr|BO1~regout  & ((\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [0]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29_combout ),
	.datab(\int_fifo|u_byte_ptr|BO1~regout ),
	.datac(\int_fifo|BUFFER[0][7]__4|auto_generated|q_b [0]),
	.datad(\int_fifo|BUFFER[0][23]__2|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 .lut_mask = 16'hE6A2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout  = (\u_SCSI_SM|F2S_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout  & !\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28_combout  & ((\u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 .lut_mask = 16'h22C0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N13
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_O_ (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|INT~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_O_~regout ));

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout  = (\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [4] $ (\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0 .lut_mask = 16'h2080;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout  = (\_STERM~combout  & (((!\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout )))) # (!\_STERM~combout  & ((\u_CPU_SM|STATE [3]) # ((!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ))))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 .lut_mask = 16'h33AF;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout  = (((!\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout  & !\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout )) # (!\u_CPU_SM|nDSACK~combout )) # (!\_STERM~combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|nDSACK~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 .lut_mask = 16'h3F7F;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout  & \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[46]~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 .lut_mask = 16'h1010;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout  = ((\_STERM~combout  & ((\DSK0_IN_~0_combout ) # (!\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout )))) # (!\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[51]~5_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~0_combout ),
	.datac(\DSK0_IN_~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 .lut_mask = 16'hF755;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout  = (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout  & (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout  & (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout  & \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6_combout  = ((!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout  & \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|Equal2~7_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6 .lut_mask = 16'h10FF;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N17
cycloneii_lcell_ff \u_CPU_SM|SIZE1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|SIZE1~regout ));

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \_SIZ1~0 (
// Equation(s):
// \_SIZ1~0_combout  = (!\u_CPU_SM|BGACK~regout ) # (!\u_CPU_SM|SIZE1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|SIZE1~regout ),
	.datad(\u_CPU_SM|BGACK~regout ),
	.cin(gnd),
	.combout(\_SIZ1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_SIZ1~0 .lut_mask = 16'h0FFF;
defparam \_SIZ1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \u_registers|u_registers_term|CYCLE_ACTIVE~0 (
// Equation(s):
// \u_registers|u_registers_term|CYCLE_ACTIVE~0_combout  = (\_AS_IO~0 ) # ((\u_registers|u_addr_decoder|h_0C~combout ) # ((\ADDR~combout [6]) # (\_CS~combout )))

	.dataa(\_AS_IO~0 ),
	.datab(\u_registers|u_addr_decoder|h_0C~combout ),
	.datac(\ADDR~combout [6]),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|CYCLE_ACTIVE~0 .lut_mask = 16'hFFFE;
defparam \u_registers|u_registers_term|CYCLE_ACTIVE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER~1 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER~1_combout  = (!\_AS_IO~0  & (\u_registers|u_registers_term|TERM_COUNTER [0] $ (!\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout )))

	.dataa(\_AS_IO~0 ),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datad(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER~1 .lut_mask = 16'h5005;
defparam \u_registers|u_registers_term|TERM_COUNTER~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [0]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \u_registers|u_registers_term|Add0~0 (
// Equation(s):
// \u_registers|u_registers_term|Add0~0_combout  = (\u_registers|u_registers_term|TERM_COUNTER [1] & \u_registers|u_registers_term|TERM_COUNTER [0])

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|Add0~0 .lut_mask = 16'hAA00;
defparam \u_registers|u_registers_term|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER~0 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER~0_combout  = (!\_AS_IO~0  & (\u_registers|u_registers_term|TERM_COUNTER [2] $ (((\u_registers|u_registers_term|Add0~0_combout  & !\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout )))))

	.dataa(\_AS_IO~0 ),
	.datab(\u_registers|u_registers_term|Add0~0_combout ),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [2]),
	.datad(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER~0 .lut_mask = 16'h5014;
defparam \u_registers|u_registers_term|TERM_COUNTER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N1
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [2]));

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \u_registers|u_registers_term|REG_DSK_~0 (
// Equation(s):
// \u_registers|u_registers_term|REG_DSK_~0_combout  = (\u_registers|u_registers_term|REG_DSK_~regout ) # ((\u_registers|u_registers_term|TERM_COUNTER [1] & (\u_registers|u_registers_term|TERM_COUNTER [0] & !\u_registers|u_registers_term|TERM_COUNTER [2])))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datab(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datac(\u_registers|u_registers_term|REG_DSK_~regout ),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [2]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|REG_DSK_~0 .lut_mask = 16'hF0F8;
defparam \u_registers|u_registers_term|REG_DSK_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N3
cycloneii_lcell_ff \u_registers|u_registers_term|REG_DSK_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|REG_DSK_~regout ));

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \DSACK_O~0 (
// Equation(s):
// \DSACK_O~0_combout  = (!\u_SCSI_SM|nLS2CPU~regout  & !\u_registers|u_registers_term|REG_DSK_~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(\u_registers|u_registers_term|REG_DSK_~regout ),
	.cin(gnd),
	.combout(\DSACK_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSACK_O~0 .lut_mask = 16'h000F;
defparam \DSACK_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout  = (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout  & !\u_CPU_SM|STATE [1]))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~10_combout ),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 .lut_mask = 16'h0050;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout  = (\u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout  & \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E[0]~13_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|Equal2~9_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 .lut_mask = 16'hFFF8;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N17
cycloneii_lcell_ff \u_CPU_SM|BREQ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BREQ~regout ));

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout  = (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout )) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .lut_mask = 16'hFFF7;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N21
cycloneii_lcell_ff \u_SCSI_SM|DACK_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|DACK_o~regout ));

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N27
cycloneii_lcell_ff \u_SCSI_SM|SCSI_CS_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|SCSI_CS_o~regout ));

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1_combout  = (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout  & \R_W_IO~0 )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0_combout ),
	.datac(\R_W_IO~0 ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1 .lut_mask = 16'hB3FF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N15
cycloneii_lcell_ff \u_SCSI_SM|RE_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RE_o~regout ));

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \_IOR~0 (
// Equation(s):
// \_IOR~0_combout  = (\u_registers|u_registers_cntr|CNTR_O [4]) # (\u_SCSI_SM|RE_o~regout )

	.dataa(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|RE_o~regout ),
	.cin(gnd),
	.combout(\_IOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOR~0 .lut_mask = 16'hFFAA;
defparam \_IOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \_LED_RD~0 (
// Equation(s):
// \_LED_RD~0_combout  = (\u_CPU_SM|BGACK~regout  & (!\u_registers|u_registers_cntr|CNTR_O [1])) # (!\u_CPU_SM|BGACK~regout  & (((!\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ) # (!\R_W_IO~0 ))))

	.dataa(\u_CPU_SM|BGACK~regout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\R_W_IO~0 ),
	.datad(\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ),
	.cin(gnd),
	.combout(\_LED_RD~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_RD~0 .lut_mask = 16'h2777;
defparam \_LED_RD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \_LED_WR~0 (
// Equation(s):
// \_LED_WR~0_combout  = (\u_CPU_SM|BGACK~regout  & (\u_registers|u_registers_cntr|CNTR_O [1])) # (!\u_CPU_SM|BGACK~regout  & (((\R_W_IO~0 ) # (!\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ))))

	.dataa(\u_CPU_SM|BGACK~regout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\R_W_IO~0 ),
	.datad(\u_registers|u_registers_cntr|CNTR_O[8]~0_combout ),
	.cin(gnd),
	.combout(\_LED_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_WR~0 .lut_mask = 16'hD8DD;
defparam \_LED_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \PDATA_OE_~0 (
// Equation(s):
// \PDATA_OE_~0_combout  = (\u_SCSI_SM|DACK_o~regout ) # (\u_SCSI_SM|SCSI_CS_o~regout )

	.dataa(\u_SCSI_SM|DACK_o~regout ),
	.datab(\u_SCSI_SM|SCSI_CS_o~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PDATA_OE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \PDATA_OE_~0 .lut_mask = 16'hEEEE;
defparam \PDATA_OE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[8]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[8]));
// synopsys translate_off
defparam \PD_PORT[8]~I .input_async_reset = "none";
defparam \PD_PORT[8]~I .input_power_up = "low";
defparam \PD_PORT[8]~I .input_register_mode = "none";
defparam \PD_PORT[8]~I .input_sync_reset = "none";
defparam \PD_PORT[8]~I .oe_async_reset = "none";
defparam \PD_PORT[8]~I .oe_power_up = "low";
defparam \PD_PORT[8]~I .oe_register_mode = "none";
defparam \PD_PORT[8]~I .oe_sync_reset = "none";
defparam \PD_PORT[8]~I .operation_mode = "bidir";
defparam \PD_PORT[8]~I .output_async_reset = "none";
defparam \PD_PORT[8]~I .output_power_up = "low";
defparam \PD_PORT[8]~I .output_register_mode = "none";
defparam \PD_PORT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[9]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[9]));
// synopsys translate_off
defparam \PD_PORT[9]~I .input_async_reset = "none";
defparam \PD_PORT[9]~I .input_power_up = "low";
defparam \PD_PORT[9]~I .input_register_mode = "none";
defparam \PD_PORT[9]~I .input_sync_reset = "none";
defparam \PD_PORT[9]~I .oe_async_reset = "none";
defparam \PD_PORT[9]~I .oe_power_up = "low";
defparam \PD_PORT[9]~I .oe_register_mode = "none";
defparam \PD_PORT[9]~I .oe_sync_reset = "none";
defparam \PD_PORT[9]~I .operation_mode = "bidir";
defparam \PD_PORT[9]~I .output_async_reset = "none";
defparam \PD_PORT[9]~I .output_power_up = "low";
defparam \PD_PORT[9]~I .output_register_mode = "none";
defparam \PD_PORT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[10]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[10]));
// synopsys translate_off
defparam \PD_PORT[10]~I .input_async_reset = "none";
defparam \PD_PORT[10]~I .input_power_up = "low";
defparam \PD_PORT[10]~I .input_register_mode = "none";
defparam \PD_PORT[10]~I .input_sync_reset = "none";
defparam \PD_PORT[10]~I .oe_async_reset = "none";
defparam \PD_PORT[10]~I .oe_power_up = "low";
defparam \PD_PORT[10]~I .oe_register_mode = "none";
defparam \PD_PORT[10]~I .oe_sync_reset = "none";
defparam \PD_PORT[10]~I .operation_mode = "bidir";
defparam \PD_PORT[10]~I .output_async_reset = "none";
defparam \PD_PORT[10]~I .output_power_up = "low";
defparam \PD_PORT[10]~I .output_register_mode = "none";
defparam \PD_PORT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[11]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[11]));
// synopsys translate_off
defparam \PD_PORT[11]~I .input_async_reset = "none";
defparam \PD_PORT[11]~I .input_power_up = "low";
defparam \PD_PORT[11]~I .input_register_mode = "none";
defparam \PD_PORT[11]~I .input_sync_reset = "none";
defparam \PD_PORT[11]~I .oe_async_reset = "none";
defparam \PD_PORT[11]~I .oe_power_up = "low";
defparam \PD_PORT[11]~I .oe_register_mode = "none";
defparam \PD_PORT[11]~I .oe_sync_reset = "none";
defparam \PD_PORT[11]~I .operation_mode = "bidir";
defparam \PD_PORT[11]~I .output_async_reset = "none";
defparam \PD_PORT[11]~I .output_power_up = "low";
defparam \PD_PORT[11]~I .output_register_mode = "none";
defparam \PD_PORT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[12]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[12]));
// synopsys translate_off
defparam \PD_PORT[12]~I .input_async_reset = "none";
defparam \PD_PORT[12]~I .input_power_up = "low";
defparam \PD_PORT[12]~I .input_register_mode = "none";
defparam \PD_PORT[12]~I .input_sync_reset = "none";
defparam \PD_PORT[12]~I .oe_async_reset = "none";
defparam \PD_PORT[12]~I .oe_power_up = "low";
defparam \PD_PORT[12]~I .oe_register_mode = "none";
defparam \PD_PORT[12]~I .oe_sync_reset = "none";
defparam \PD_PORT[12]~I .operation_mode = "bidir";
defparam \PD_PORT[12]~I .output_async_reset = "none";
defparam \PD_PORT[12]~I .output_power_up = "low";
defparam \PD_PORT[12]~I .output_register_mode = "none";
defparam \PD_PORT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[13]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[13]));
// synopsys translate_off
defparam \PD_PORT[13]~I .input_async_reset = "none";
defparam \PD_PORT[13]~I .input_power_up = "low";
defparam \PD_PORT[13]~I .input_register_mode = "none";
defparam \PD_PORT[13]~I .input_sync_reset = "none";
defparam \PD_PORT[13]~I .oe_async_reset = "none";
defparam \PD_PORT[13]~I .oe_power_up = "low";
defparam \PD_PORT[13]~I .oe_register_mode = "none";
defparam \PD_PORT[13]~I .oe_sync_reset = "none";
defparam \PD_PORT[13]~I .operation_mode = "bidir";
defparam \PD_PORT[13]~I .output_async_reset = "none";
defparam \PD_PORT[13]~I .output_power_up = "low";
defparam \PD_PORT[13]~I .output_register_mode = "none";
defparam \PD_PORT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[14]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[14]));
// synopsys translate_off
defparam \PD_PORT[14]~I .input_async_reset = "none";
defparam \PD_PORT[14]~I .input_power_up = "low";
defparam \PD_PORT[14]~I .input_register_mode = "none";
defparam \PD_PORT[14]~I .input_sync_reset = "none";
defparam \PD_PORT[14]~I .oe_async_reset = "none";
defparam \PD_PORT[14]~I .oe_power_up = "low";
defparam \PD_PORT[14]~I .oe_register_mode = "none";
defparam \PD_PORT[14]~I .oe_sync_reset = "none";
defparam \PD_PORT[14]~I .operation_mode = "bidir";
defparam \PD_PORT[14]~I .output_async_reset = "none";
defparam \PD_PORT[14]~I .output_power_up = "low";
defparam \PD_PORT[14]~I .output_register_mode = "none";
defparam \PD_PORT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[15]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[15]));
// synopsys translate_off
defparam \PD_PORT[15]~I .input_async_reset = "none";
defparam \PD_PORT[15]~I .input_power_up = "low";
defparam \PD_PORT[15]~I .input_register_mode = "none";
defparam \PD_PORT[15]~I .input_sync_reset = "none";
defparam \PD_PORT[15]~I .oe_async_reset = "none";
defparam \PD_PORT[15]~I .oe_power_up = "low";
defparam \PD_PORT[15]~I .oe_register_mode = "none";
defparam \PD_PORT[15]~I .oe_sync_reset = "none";
defparam \PD_PORT[15]~I .operation_mode = "bidir";
defparam \PD_PORT[15]~I .output_async_reset = "none";
defparam \PD_PORT[15]~I .output_power_up = "low";
defparam \PD_PORT[15]~I .output_register_mode = "none";
defparam \PD_PORT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INT~I (
	.datain(!\u_registers|u_registers_istr|INT_O_~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INT ));
// synopsys translate_off
defparam \INT~I .input_async_reset = "none";
defparam \INT~I .input_power_up = "low";
defparam \INT~I .input_register_mode = "none";
defparam \INT~I .input_sync_reset = "none";
defparam \INT~I .oe_async_reset = "none";
defparam \INT~I .oe_power_up = "low";
defparam \INT~I .oe_register_mode = "none";
defparam \INT~I .oe_sync_reset = "none";
defparam \INT~I .operation_mode = "output";
defparam \INT~I .output_async_reset = "none";
defparam \INT~I .output_power_up = "low";
defparam \INT~I .output_register_mode = "none";
defparam \INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_SIZ1~I (
	.datain(\_SIZ1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_SIZ1));
// synopsys translate_off
defparam \_SIZ1~I .input_async_reset = "none";
defparam \_SIZ1~I .input_power_up = "low";
defparam \_SIZ1~I .input_register_mode = "none";
defparam \_SIZ1~I .input_sync_reset = "none";
defparam \_SIZ1~I .oe_async_reset = "none";
defparam \_SIZ1~I .oe_power_up = "low";
defparam \_SIZ1~I .oe_register_mode = "none";
defparam \_SIZ1~I .oe_sync_reset = "none";
defparam \_SIZ1~I .operation_mode = "output";
defparam \_SIZ1~I .output_async_reset = "none";
defparam \_SIZ1~I .output_power_up = "low";
defparam \_SIZ1~I .output_register_mode = "none";
defparam \_SIZ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DSACK_O[0]~I (
	.datain(!\DSACK_O~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_O[0]));
// synopsys translate_off
defparam \DSACK_O[0]~I .input_async_reset = "none";
defparam \DSACK_O[0]~I .input_power_up = "low";
defparam \DSACK_O[0]~I .input_register_mode = "none";
defparam \DSACK_O[0]~I .input_sync_reset = "none";
defparam \DSACK_O[0]~I .oe_async_reset = "none";
defparam \DSACK_O[0]~I .oe_power_up = "low";
defparam \DSACK_O[0]~I .oe_register_mode = "none";
defparam \DSACK_O[0]~I .oe_sync_reset = "none";
defparam \DSACK_O[0]~I .operation_mode = "output";
defparam \DSACK_O[0]~I .output_async_reset = "none";
defparam \DSACK_O[0]~I .output_power_up = "low";
defparam \DSACK_O[0]~I .output_register_mode = "none";
defparam \DSACK_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DSACK_O[1]~I (
	.datain(!\DSACK_O~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_O[1]));
// synopsys translate_off
defparam \DSACK_O[1]~I .input_async_reset = "none";
defparam \DSACK_O[1]~I .input_power_up = "low";
defparam \DSACK_O[1]~I .input_register_mode = "none";
defparam \DSACK_O[1]~I .input_sync_reset = "none";
defparam \DSACK_O[1]~I .oe_async_reset = "none";
defparam \DSACK_O[1]~I .oe_power_up = "low";
defparam \DSACK_O[1]~I .oe_register_mode = "none";
defparam \DSACK_O[1]~I .oe_sync_reset = "none";
defparam \DSACK_O[1]~I .operation_mode = "output";
defparam \DSACK_O[1]~I .output_async_reset = "none";
defparam \DSACK_O[1]~I .output_power_up = "low";
defparam \DSACK_O[1]~I .output_register_mode = "none";
defparam \DSACK_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BR~I (
	.datain(\u_CPU_SM|BREQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BR));
// synopsys translate_off
defparam \BR~I .input_async_reset = "none";
defparam \BR~I .input_power_up = "low";
defparam \BR~I .input_register_mode = "none";
defparam \BR~I .input_sync_reset = "none";
defparam \BR~I .oe_async_reset = "none";
defparam \BR~I .oe_power_up = "low";
defparam \BR~I .oe_register_mode = "none";
defparam \BR~I .oe_sync_reset = "none";
defparam \BR~I .operation_mode = "output";
defparam \BR~I .output_async_reset = "none";
defparam \BR~I .output_power_up = "low";
defparam \BR~I .output_register_mode = "none";
defparam \BR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DMAEN~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DMAEN));
// synopsys translate_off
defparam \_DMAEN~I .input_async_reset = "none";
defparam \_DMAEN~I .input_power_up = "low";
defparam \_DMAEN~I .input_register_mode = "none";
defparam \_DMAEN~I .input_sync_reset = "none";
defparam \_DMAEN~I .oe_async_reset = "none";
defparam \_DMAEN~I .oe_power_up = "low";
defparam \_DMAEN~I .oe_register_mode = "none";
defparam \_DMAEN~I .oe_sync_reset = "none";
defparam \_DMAEN~I .operation_mode = "output";
defparam \_DMAEN~I .output_async_reset = "none";
defparam \_DMAEN~I .output_power_up = "low";
defparam \_DMAEN~I .output_register_mode = "none";
defparam \_DMAEN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DACK~I (
	.datain(!\u_SCSI_SM|DACK_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DACK));
// synopsys translate_off
defparam \_DACK~I .input_async_reset = "none";
defparam \_DACK~I .input_power_up = "low";
defparam \_DACK~I .input_register_mode = "none";
defparam \_DACK~I .input_sync_reset = "none";
defparam \_DACK~I .oe_async_reset = "none";
defparam \_DACK~I .oe_power_up = "low";
defparam \_DACK~I .oe_register_mode = "none";
defparam \_DACK~I .oe_sync_reset = "none";
defparam \_DACK~I .operation_mode = "output";
defparam \_DACK~I .output_async_reset = "none";
defparam \_DACK~I .output_power_up = "low";
defparam \_DACK~I .output_register_mode = "none";
defparam \_DACK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_CSS~I (
	.datain(!\u_SCSI_SM|SCSI_CS_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CSS));
// synopsys translate_off
defparam \_CSS~I .input_async_reset = "none";
defparam \_CSS~I .input_power_up = "low";
defparam \_CSS~I .input_register_mode = "none";
defparam \_CSS~I .input_sync_reset = "none";
defparam \_CSS~I .oe_async_reset = "none";
defparam \_CSS~I .oe_power_up = "low";
defparam \_CSS~I .oe_register_mode = "none";
defparam \_CSS~I .oe_sync_reset = "none";
defparam \_CSS~I .operation_mode = "output";
defparam \_CSS~I .output_async_reset = "none";
defparam \_CSS~I .output_power_up = "low";
defparam \_CSS~I .output_register_mode = "none";
defparam \_CSS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOR~I (
	.datain(!\_IOR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOR));
// synopsys translate_off
defparam \_IOR~I .input_async_reset = "none";
defparam \_IOR~I .input_power_up = "low";
defparam \_IOR~I .input_register_mode = "none";
defparam \_IOR~I .input_sync_reset = "none";
defparam \_IOR~I .oe_async_reset = "none";
defparam \_IOR~I .oe_power_up = "low";
defparam \_IOR~I .oe_register_mode = "none";
defparam \_IOR~I .oe_sync_reset = "none";
defparam \_IOR~I .operation_mode = "output";
defparam \_IOR~I .output_async_reset = "none";
defparam \_IOR~I .output_power_up = "low";
defparam \_IOR~I .output_register_mode = "none";
defparam \_IOR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOW~I (
	.datain(!\_IOW~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOW));
// synopsys translate_off
defparam \_IOW~I .input_async_reset = "none";
defparam \_IOW~I .input_power_up = "low";
defparam \_IOW~I .input_register_mode = "none";
defparam \_IOW~I .input_sync_reset = "none";
defparam \_IOW~I .oe_async_reset = "none";
defparam \_IOW~I .oe_power_up = "low";
defparam \_IOW~I .oe_register_mode = "none";
defparam \_IOW~I .oe_sync_reset = "none";
defparam \_IOW~I .operation_mode = "output";
defparam \_IOW~I .output_async_reset = "none";
defparam \_IOW~I .output_power_up = "low";
defparam \_IOW~I .output_register_mode = "none";
defparam \_IOW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_RD~I (
	.datain(\_LED_RD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_RD));
// synopsys translate_off
defparam \_LED_RD~I .input_async_reset = "none";
defparam \_LED_RD~I .input_power_up = "low";
defparam \_LED_RD~I .input_register_mode = "none";
defparam \_LED_RD~I .input_sync_reset = "none";
defparam \_LED_RD~I .oe_async_reset = "none";
defparam \_LED_RD~I .oe_power_up = "low";
defparam \_LED_RD~I .oe_register_mode = "none";
defparam \_LED_RD~I .oe_sync_reset = "none";
defparam \_LED_RD~I .operation_mode = "output";
defparam \_LED_RD~I .output_async_reset = "none";
defparam \_LED_RD~I .output_power_up = "low";
defparam \_LED_RD~I .output_register_mode = "none";
defparam \_LED_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_WR~I (
	.datain(\_LED_WR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_WR));
// synopsys translate_off
defparam \_LED_WR~I .input_async_reset = "none";
defparam \_LED_WR~I .input_power_up = "low";
defparam \_LED_WR~I .input_register_mode = "none";
defparam \_LED_WR~I .input_sync_reset = "none";
defparam \_LED_WR~I .oe_async_reset = "none";
defparam \_LED_WR~I .oe_power_up = "low";
defparam \_LED_WR~I .oe_register_mode = "none";
defparam \_LED_WR~I .oe_sync_reset = "none";
defparam \_LED_WR~I .operation_mode = "output";
defparam \_LED_WR~I .output_async_reset = "none";
defparam \_LED_WR~I .output_power_up = "low";
defparam \_LED_WR~I .output_register_mode = "none";
defparam \_LED_WR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_DMA~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_DMA));
// synopsys translate_off
defparam \_LED_DMA~I .input_async_reset = "none";
defparam \_LED_DMA~I .input_power_up = "low";
defparam \_LED_DMA~I .input_register_mode = "none";
defparam \_LED_DMA~I .input_sync_reset = "none";
defparam \_LED_DMA~I .oe_async_reset = "none";
defparam \_LED_DMA~I .oe_power_up = "low";
defparam \_LED_DMA~I .oe_register_mode = "none";
defparam \_LED_DMA~I .oe_sync_reset = "none";
defparam \_LED_DMA~I .operation_mode = "output";
defparam \_LED_DMA~I .output_async_reset = "none";
defparam \_LED_DMA~I .output_power_up = "low";
defparam \_LED_DMA~I .output_register_mode = "none";
defparam \_LED_DMA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OWN~I (
	.datain(\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OWN));
// synopsys translate_off
defparam \OWN~I .input_async_reset = "none";
defparam \OWN~I .input_power_up = "low";
defparam \OWN~I .input_register_mode = "none";
defparam \OWN~I .input_sync_reset = "none";
defparam \OWN~I .oe_async_reset = "none";
defparam \OWN~I .oe_power_up = "low";
defparam \OWN~I .oe_register_mode = "none";
defparam \OWN~I .oe_sync_reset = "none";
defparam \OWN~I .operation_mode = "output";
defparam \OWN~I .output_async_reset = "none";
defparam \OWN~I .output_power_up = "low";
defparam \OWN~I .output_register_mode = "none";
defparam \OWN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OE_~I (
	.datain(\u_datapath|DATA_OE_~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OE_));
// synopsys translate_off
defparam \DATA_OE_~I .input_async_reset = "none";
defparam \DATA_OE_~I .input_power_up = "low";
defparam \DATA_OE_~I .input_register_mode = "none";
defparam \DATA_OE_~I .input_sync_reset = "none";
defparam \DATA_OE_~I .oe_async_reset = "none";
defparam \DATA_OE_~I .oe_power_up = "low";
defparam \DATA_OE_~I .oe_register_mode = "none";
defparam \DATA_OE_~I .oe_sync_reset = "none";
defparam \DATA_OE_~I .operation_mode = "output";
defparam \DATA_OE_~I .output_async_reset = "none";
defparam \DATA_OE_~I .output_power_up = "low";
defparam \DATA_OE_~I .output_register_mode = "none";
defparam \DATA_OE_~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PDATA_OE_~I (
	.datain(!\PDATA_OE_~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PDATA_OE_));
// synopsys translate_off
defparam \PDATA_OE_~I .input_async_reset = "none";
defparam \PDATA_OE_~I .input_power_up = "low";
defparam \PDATA_OE_~I .input_register_mode = "none";
defparam \PDATA_OE_~I .input_sync_reset = "none";
defparam \PDATA_OE_~I .oe_async_reset = "none";
defparam \PDATA_OE_~I .oe_power_up = "low";
defparam \PDATA_OE_~I .oe_register_mode = "none";
defparam \PDATA_OE_~I .oe_sync_reset = "none";
defparam \PDATA_OE_~I .operation_mode = "output";
defparam \PDATA_OE_~I .output_async_reset = "none";
defparam \PDATA_OE_~I .output_power_up = "low";
defparam \PDATA_OE_~I .output_register_mode = "none";
defparam \PDATA_OE_~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
