// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module infer_conv2d_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        output_16_address0,
        output_16_ce0,
        output_16_we0,
        output_16_d0,
        output_17_address0,
        output_17_ce0,
        output_17_we0,
        output_17_d0,
        output_18_address0,
        output_18_ce0,
        output_18_we0,
        output_18_d0,
        output_19_address0,
        output_19_ce0,
        output_19_we0,
        output_19_d0,
        output_20_address0,
        output_20_ce0,
        output_20_we0,
        output_20_d0,
        output_21_address0,
        output_21_ce0,
        output_21_we0,
        output_21_d0,
        output_22_address0,
        output_22_ce0,
        output_22_we0,
        output_22_d0,
        output_23_address0,
        output_23_ce0,
        output_23_we0,
        output_23_d0,
        output_24_address0,
        output_24_ce0,
        output_24_we0,
        output_24_d0,
        output_25_address0,
        output_25_ce0,
        output_25_we0,
        output_25_d0,
        output_26_address0,
        output_26_ce0,
        output_26_we0,
        output_26_d0,
        output_27_address0,
        output_27_ce0,
        output_27_we0,
        output_27_d0,
        output_28_address0,
        output_28_ce0,
        output_28_we0,
        output_28_d0,
        output_29_address0,
        output_29_ce0,
        output_29_we0,
        output_29_d0,
        output_30_address0,
        output_30_ce0,
        output_30_we0,
        output_30_d0,
        output_31_address0,
        output_31_ce0,
        output_31_we0,
        output_31_d0,
        output_32_address0,
        output_32_ce0,
        output_32_we0,
        output_32_d0,
        output_33_address0,
        output_33_ce0,
        output_33_we0,
        output_33_d0,
        output_34_address0,
        output_34_ce0,
        output_34_we0,
        output_34_d0,
        output_35_address0,
        output_35_ce0,
        output_35_we0,
        output_35_d0,
        output_36_address0,
        output_36_ce0,
        output_36_we0,
        output_36_d0,
        output_37_address0,
        output_37_ce0,
        output_37_we0,
        output_37_d0,
        output_38_address0,
        output_38_ce0,
        output_38_we0,
        output_38_d0,
        output_39_address0,
        output_39_ce0,
        output_39_we0,
        output_39_d0,
        output_40_address0,
        output_40_ce0,
        output_40_we0,
        output_40_d0,
        output_41_address0,
        output_41_ce0,
        output_41_we0,
        output_41_d0,
        output_42_address0,
        output_42_ce0,
        output_42_we0,
        output_42_d0,
        output_43_address0,
        output_43_ce0,
        output_43_we0,
        output_43_d0,
        output_44_address0,
        output_44_ce0,
        output_44_we0,
        output_44_d0,
        output_45_address0,
        output_45_ce0,
        output_45_we0,
        output_45_d0,
        output_46_address0,
        output_46_ce0,
        output_46_we0,
        output_46_d0,
        output_47_address0,
        output_47_ce0,
        output_47_we0,
        output_47_d0,
        output_48_address0,
        output_48_ce0,
        output_48_we0,
        output_48_d0,
        output_49_address0,
        output_49_ce0,
        output_49_we0,
        output_49_d0,
        output_50_address0,
        output_50_ce0,
        output_50_we0,
        output_50_d0,
        output_51_address0,
        output_51_ce0,
        output_51_we0,
        output_51_d0,
        output_52_address0,
        output_52_ce0,
        output_52_we0,
        output_52_d0,
        output_53_address0,
        output_53_ce0,
        output_53_we0,
        output_53_d0,
        output_54_address0,
        output_54_ce0,
        output_54_we0,
        output_54_d0,
        output_55_address0,
        output_55_ce0,
        output_55_we0,
        output_55_d0,
        output_56_address0,
        output_56_ce0,
        output_56_we0,
        output_56_d0,
        output_57_address0,
        output_57_ce0,
        output_57_we0,
        output_57_d0,
        output_58_address0,
        output_58_ce0,
        output_58_we0,
        output_58_d0,
        output_59_address0,
        output_59_ce0,
        output_59_we0,
        output_59_d0,
        output_60_address0,
        output_60_ce0,
        output_60_we0,
        output_60_d0,
        output_61_address0,
        output_61_ce0,
        output_61_we0,
        output_61_d0,
        output_62_address0,
        output_62_ce0,
        output_62_we0,
        output_62_d0,
        output_63_address0,
        output_63_ce0,
        output_63_we0,
        output_63_d0,
        grp_fu_3263_p_din0,
        grp_fu_3263_p_din1,
        grp_fu_3263_p_opcode,
        grp_fu_3263_p_dout0,
        grp_fu_3263_p_ce,
        grp_fu_3268_p_din0,
        grp_fu_3268_p_din1,
        grp_fu_3268_p_dout0,
        grp_fu_3268_p_ce,
        grp_fu_3281_p_din0,
        grp_fu_3281_p_din1,
        grp_fu_3281_p_opcode,
        grp_fu_3281_p_dout0,
        grp_fu_3281_p_ce
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_pp0_stage0 = 15'd32;
parameter    ap_ST_fsm_state8 = 15'd64;
parameter    ap_ST_fsm_pp1_stage0 = 15'd128;
parameter    ap_ST_fsm_pp1_stage1 = 15'd256;
parameter    ap_ST_fsm_pp1_stage2 = 15'd512;
parameter    ap_ST_fsm_pp1_stage3 = 15'd1024;
parameter    ap_ST_fsm_pp1_stage4 = 15'd2048;
parameter    ap_ST_fsm_state19 = 15'd4096;
parameter    ap_ST_fsm_pp2_stage0 = 15'd8192;
parameter    ap_ST_fsm_state41 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [10:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [31:0] output_0_d0;
output  [10:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [31:0] output_1_d0;
output  [10:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [31:0] output_2_d0;
output  [10:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [31:0] output_3_d0;
output  [10:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [31:0] output_4_d0;
output  [10:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [31:0] output_5_d0;
output  [10:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [31:0] output_6_d0;
output  [10:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [31:0] output_7_d0;
output  [10:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [31:0] output_8_d0;
output  [10:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [31:0] output_9_d0;
output  [10:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [31:0] output_10_d0;
output  [10:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [31:0] output_11_d0;
output  [10:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [31:0] output_12_d0;
output  [10:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [31:0] output_13_d0;
output  [10:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [31:0] output_14_d0;
output  [10:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [31:0] output_15_d0;
output  [10:0] output_16_address0;
output   output_16_ce0;
output   output_16_we0;
output  [31:0] output_16_d0;
output  [10:0] output_17_address0;
output   output_17_ce0;
output   output_17_we0;
output  [31:0] output_17_d0;
output  [10:0] output_18_address0;
output   output_18_ce0;
output   output_18_we0;
output  [31:0] output_18_d0;
output  [10:0] output_19_address0;
output   output_19_ce0;
output   output_19_we0;
output  [31:0] output_19_d0;
output  [10:0] output_20_address0;
output   output_20_ce0;
output   output_20_we0;
output  [31:0] output_20_d0;
output  [10:0] output_21_address0;
output   output_21_ce0;
output   output_21_we0;
output  [31:0] output_21_d0;
output  [10:0] output_22_address0;
output   output_22_ce0;
output   output_22_we0;
output  [31:0] output_22_d0;
output  [10:0] output_23_address0;
output   output_23_ce0;
output   output_23_we0;
output  [31:0] output_23_d0;
output  [10:0] output_24_address0;
output   output_24_ce0;
output   output_24_we0;
output  [31:0] output_24_d0;
output  [10:0] output_25_address0;
output   output_25_ce0;
output   output_25_we0;
output  [31:0] output_25_d0;
output  [10:0] output_26_address0;
output   output_26_ce0;
output   output_26_we0;
output  [31:0] output_26_d0;
output  [10:0] output_27_address0;
output   output_27_ce0;
output   output_27_we0;
output  [31:0] output_27_d0;
output  [10:0] output_28_address0;
output   output_28_ce0;
output   output_28_we0;
output  [31:0] output_28_d0;
output  [10:0] output_29_address0;
output   output_29_ce0;
output   output_29_we0;
output  [31:0] output_29_d0;
output  [10:0] output_30_address0;
output   output_30_ce0;
output   output_30_we0;
output  [31:0] output_30_d0;
output  [10:0] output_31_address0;
output   output_31_ce0;
output   output_31_we0;
output  [31:0] output_31_d0;
output  [10:0] output_32_address0;
output   output_32_ce0;
output   output_32_we0;
output  [31:0] output_32_d0;
output  [10:0] output_33_address0;
output   output_33_ce0;
output   output_33_we0;
output  [31:0] output_33_d0;
output  [10:0] output_34_address0;
output   output_34_ce0;
output   output_34_we0;
output  [31:0] output_34_d0;
output  [10:0] output_35_address0;
output   output_35_ce0;
output   output_35_we0;
output  [31:0] output_35_d0;
output  [10:0] output_36_address0;
output   output_36_ce0;
output   output_36_we0;
output  [31:0] output_36_d0;
output  [10:0] output_37_address0;
output   output_37_ce0;
output   output_37_we0;
output  [31:0] output_37_d0;
output  [10:0] output_38_address0;
output   output_38_ce0;
output   output_38_we0;
output  [31:0] output_38_d0;
output  [10:0] output_39_address0;
output   output_39_ce0;
output   output_39_we0;
output  [31:0] output_39_d0;
output  [10:0] output_40_address0;
output   output_40_ce0;
output   output_40_we0;
output  [31:0] output_40_d0;
output  [10:0] output_41_address0;
output   output_41_ce0;
output   output_41_we0;
output  [31:0] output_41_d0;
output  [10:0] output_42_address0;
output   output_42_ce0;
output   output_42_we0;
output  [31:0] output_42_d0;
output  [10:0] output_43_address0;
output   output_43_ce0;
output   output_43_we0;
output  [31:0] output_43_d0;
output  [10:0] output_44_address0;
output   output_44_ce0;
output   output_44_we0;
output  [31:0] output_44_d0;
output  [10:0] output_45_address0;
output   output_45_ce0;
output   output_45_we0;
output  [31:0] output_45_d0;
output  [10:0] output_46_address0;
output   output_46_ce0;
output   output_46_we0;
output  [31:0] output_46_d0;
output  [10:0] output_47_address0;
output   output_47_ce0;
output   output_47_we0;
output  [31:0] output_47_d0;
output  [10:0] output_48_address0;
output   output_48_ce0;
output   output_48_we0;
output  [31:0] output_48_d0;
output  [10:0] output_49_address0;
output   output_49_ce0;
output   output_49_we0;
output  [31:0] output_49_d0;
output  [10:0] output_50_address0;
output   output_50_ce0;
output   output_50_we0;
output  [31:0] output_50_d0;
output  [10:0] output_51_address0;
output   output_51_ce0;
output   output_51_we0;
output  [31:0] output_51_d0;
output  [10:0] output_52_address0;
output   output_52_ce0;
output   output_52_we0;
output  [31:0] output_52_d0;
output  [10:0] output_53_address0;
output   output_53_ce0;
output   output_53_we0;
output  [31:0] output_53_d0;
output  [10:0] output_54_address0;
output   output_54_ce0;
output   output_54_we0;
output  [31:0] output_54_d0;
output  [10:0] output_55_address0;
output   output_55_ce0;
output   output_55_we0;
output  [31:0] output_55_d0;
output  [10:0] output_56_address0;
output   output_56_ce0;
output   output_56_we0;
output  [31:0] output_56_d0;
output  [10:0] output_57_address0;
output   output_57_ce0;
output   output_57_we0;
output  [31:0] output_57_d0;
output  [10:0] output_58_address0;
output   output_58_ce0;
output   output_58_we0;
output  [31:0] output_58_d0;
output  [10:0] output_59_address0;
output   output_59_ce0;
output   output_59_we0;
output  [31:0] output_59_d0;
output  [10:0] output_60_address0;
output   output_60_ce0;
output   output_60_we0;
output  [31:0] output_60_d0;
output  [10:0] output_61_address0;
output   output_61_ce0;
output   output_61_we0;
output  [31:0] output_61_d0;
output  [10:0] output_62_address0;
output   output_62_ce0;
output   output_62_we0;
output  [31:0] output_62_d0;
output  [10:0] output_63_address0;
output   output_63_ce0;
output   output_63_we0;
output  [31:0] output_63_d0;
output  [31:0] grp_fu_3263_p_din0;
output  [31:0] grp_fu_3263_p_din1;
output  [1:0] grp_fu_3263_p_opcode;
input  [31:0] grp_fu_3263_p_dout0;
output   grp_fu_3263_p_ce;
output  [31:0] grp_fu_3268_p_din0;
output  [31:0] grp_fu_3268_p_din1;
input  [31:0] grp_fu_3268_p_dout0;
output   grp_fu_3268_p_ce;
output  [31:0] grp_fu_3281_p_din0;
output  [31:0] grp_fu_3281_p_din1;
output  [4:0] grp_fu_3281_p_opcode;
input  [0:0] grp_fu_3281_p_dout0;
output   grp_fu_3281_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_0_ce0;
reg output_0_we0;
reg output_1_ce0;
reg output_1_we0;
reg output_2_ce0;
reg output_2_we0;
reg output_3_ce0;
reg output_3_we0;
reg output_4_ce0;
reg output_4_we0;
reg output_5_ce0;
reg output_5_we0;
reg output_6_ce0;
reg output_6_we0;
reg output_7_ce0;
reg output_7_we0;
reg output_8_ce0;
reg output_8_we0;
reg output_9_ce0;
reg output_9_we0;
reg output_10_ce0;
reg output_10_we0;
reg output_11_ce0;
reg output_11_we0;
reg output_12_ce0;
reg output_12_we0;
reg output_13_ce0;
reg output_13_we0;
reg output_14_ce0;
reg output_14_we0;
reg output_15_ce0;
reg output_15_we0;
reg output_16_ce0;
reg output_16_we0;
reg output_17_ce0;
reg output_17_we0;
reg output_18_ce0;
reg output_18_we0;
reg output_19_ce0;
reg output_19_we0;
reg output_20_ce0;
reg output_20_we0;
reg output_21_ce0;
reg output_21_we0;
reg output_22_ce0;
reg output_22_we0;
reg output_23_ce0;
reg output_23_we0;
reg output_24_ce0;
reg output_24_we0;
reg output_25_ce0;
reg output_25_we0;
reg output_26_ce0;
reg output_26_we0;
reg output_27_ce0;
reg output_27_we0;
reg output_28_ce0;
reg output_28_we0;
reg output_29_ce0;
reg output_29_we0;
reg output_30_ce0;
reg output_30_we0;
reg output_31_ce0;
reg output_31_we0;
reg output_32_ce0;
reg output_32_we0;
reg output_33_ce0;
reg output_33_we0;
reg output_34_ce0;
reg output_34_we0;
reg output_35_ce0;
reg output_35_we0;
reg output_36_ce0;
reg output_36_we0;
reg output_37_ce0;
reg output_37_we0;
reg output_38_ce0;
reg output_38_we0;
reg output_39_ce0;
reg output_39_we0;
reg output_40_ce0;
reg output_40_we0;
reg output_41_ce0;
reg output_41_we0;
reg output_42_ce0;
reg output_42_we0;
reg output_43_ce0;
reg output_43_we0;
reg output_44_ce0;
reg output_44_we0;
reg output_45_ce0;
reg output_45_we0;
reg output_46_ce0;
reg output_46_we0;
reg output_47_ce0;
reg output_47_we0;
reg output_48_ce0;
reg output_48_we0;
reg output_49_ce0;
reg output_49_we0;
reg output_50_ce0;
reg output_50_we0;
reg output_51_ce0;
reg output_51_we0;
reg output_52_ce0;
reg output_52_we0;
reg output_53_ce0;
reg output_53_we0;
reg output_54_ce0;
reg output_54_we0;
reg output_55_ce0;
reg output_55_we0;
reg output_56_ce0;
reg output_56_we0;
reg output_57_ce0;
reg output_57_we0;
reg output_58_ce0;
reg output_58_we0;
reg output_59_ce0;
reg output_59_we0;
reg output_60_ce0;
reg output_60_we0;
reg output_61_ce0;
reg output_61_we0;
reg output_62_ce0;
reg output_62_we0;
reg output_63_ce0;
reg output_63_we0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] layer_2_bias_address0;
reg    layer_2_bias_ce0;
wire   [31:0] layer_2_bias_q0;
wire   [8:0] layer_2_weights_address0;
reg    layer_2_weights_ce0;
wire   [31:0] layer_2_weights_q0;
reg   [5:0] iii_reg_1726;
reg   [31:0] output_sum_31_2_reg_1737;
reg   [31:0] output_sum_30_2_reg_1748;
reg   [31:0] output_sum_29_2_reg_1759;
reg   [31:0] output_sum_28_2_reg_1770;
reg   [31:0] output_sum_27_2_reg_1781;
reg   [31:0] output_sum_26_2_reg_1792;
reg   [31:0] output_sum_25_2_reg_1803;
reg   [31:0] output_sum_24_2_reg_1814;
reg   [31:0] output_sum_23_2_reg_1825;
reg   [31:0] output_sum_22_2_reg_1836;
reg   [31:0] output_sum_21_2_reg_1847;
reg   [31:0] output_sum_20_2_reg_1858;
reg   [31:0] output_sum_19_2_reg_1869;
reg   [31:0] output_sum_18_2_reg_1880;
reg   [31:0] output_sum_17_2_reg_1891;
reg   [31:0] output_sum_16_2_reg_1902;
reg   [31:0] output_sum_15_2_reg_1913;
reg   [31:0] output_sum_14_2_reg_1924;
reg   [31:0] output_sum_13_2_reg_1935;
reg   [31:0] output_sum_12_2_reg_1946;
reg   [31:0] output_sum_11_2_reg_1957;
reg   [31:0] output_sum_10_2_reg_1968;
reg   [31:0] output_sum_9_2_reg_1979;
reg   [31:0] output_sum_8_2_reg_1990;
reg   [31:0] output_sum_7_2_reg_2001;
reg   [31:0] output_sum_6_2_reg_2012;
reg   [31:0] output_sum_5_2_reg_2023;
reg   [31:0] output_sum_4_2_reg_2034;
reg   [31:0] output_sum_3_2_reg_2045;
reg   [31:0] output_sum_2_2_reg_2056;
reg   [31:0] output_sum_1_2_reg_2067;
reg   [31:0] output_sum_0_2_reg_2078;
reg   [8:0] indvar_flatten275_reg_5385;
reg   [0:0] iv_reg_5397;
reg   [8:0] indvar_flatten107_reg_5408;
reg  signed [2:0] v_reg_5419;
reg   [7:0] indvar_flatten_reg_5430;
reg   [2:0] vi_reg_5441;
reg   [5:0] iii_2_reg_5452;
reg   [31:0] output_sum_31_7_reg_5463;
reg   [31:0] output_sum_30_7_reg_5474;
reg   [31:0] output_sum_29_7_reg_5485;
reg   [31:0] output_sum_28_7_reg_5496;
reg   [31:0] output_sum_27_7_reg_5507;
reg   [31:0] output_sum_26_7_reg_5518;
reg   [31:0] output_sum_25_7_reg_5529;
reg   [31:0] output_sum_24_7_reg_5540;
reg   [31:0] output_sum_23_7_reg_5551;
reg   [31:0] output_sum_22_7_reg_5562;
reg   [31:0] output_sum_21_7_reg_5573;
reg   [31:0] output_sum_20_7_reg_5584;
reg   [31:0] output_sum_19_7_reg_5595;
reg   [31:0] output_sum_18_7_reg_5606;
reg   [31:0] output_sum_17_7_reg_5617;
reg   [31:0] output_sum_16_7_reg_5628;
reg   [31:0] output_sum_15_7_reg_5639;
reg   [31:0] output_sum_14_7_reg_5650;
reg   [31:0] output_sum_13_7_reg_5661;
reg   [31:0] output_sum_12_7_reg_5672;
reg   [31:0] output_sum_11_7_reg_5683;
reg   [31:0] output_sum_10_7_reg_5694;
reg   [31:0] output_sum_9_7_reg_5705;
reg   [31:0] output_sum_8_7_reg_5716;
reg   [31:0] output_sum_7_7_reg_5727;
reg   [31:0] output_sum_6_7_reg_5738;
reg   [31:0] output_sum_5_7_reg_5749;
reg   [31:0] output_sum_4_7_reg_5760;
reg   [31:0] output_sum_3_7_reg_5771;
reg   [31:0] output_sum_2_7_reg_5782;
reg   [31:0] output_sum_1_7_reg_5793;
reg   [31:0] output_sum_0_7_reg_5804;
reg   [5:0] iii_1_reg_9079;
reg   [31:0] output_sum_31_9_reg_9090;
reg   [31:0] output_sum_30_9_reg_9102;
reg   [31:0] output_sum_29_9_reg_9114;
reg   [31:0] output_sum_28_9_reg_9126;
reg   [31:0] output_sum_27_9_reg_9138;
reg   [31:0] output_sum_26_9_reg_9150;
reg   [31:0] output_sum_25_9_reg_9162;
reg   [31:0] output_sum_24_9_reg_9174;
reg   [31:0] output_sum_23_9_reg_9186;
reg   [31:0] output_sum_22_9_reg_9198;
reg   [31:0] output_sum_21_9_reg_9210;
reg   [31:0] output_sum_20_9_reg_9222;
reg   [31:0] output_sum_19_9_reg_9234;
reg   [31:0] output_sum_18_9_reg_9246;
reg   [31:0] output_sum_17_9_reg_9258;
reg   [31:0] output_sum_16_9_reg_9270;
reg   [31:0] output_sum_15_9_reg_9282;
reg   [31:0] output_sum_14_9_reg_9294;
reg   [31:0] output_sum_13_9_reg_9306;
reg   [31:0] output_sum_12_9_reg_9318;
reg   [31:0] output_sum_11_9_reg_9330;
reg   [31:0] output_sum_10_9_reg_9342;
reg   [31:0] output_sum_9_9_reg_9354;
reg   [31:0] output_sum_8_9_reg_9366;
reg   [31:0] output_sum_7_9_reg_9378;
reg   [31:0] output_sum_6_9_reg_9390;
reg   [31:0] output_sum_5_9_reg_9402;
reg   [31:0] output_sum_4_9_reg_9414;
reg   [31:0] output_sum_3_9_reg_9426;
reg   [31:0] output_sum_2_9_reg_9438;
reg   [31:0] output_sum_1_9_reg_9450;
reg   [31:0] output_sum_0_9_reg_9462;
wire   [11:0] add_ln77_fu_13081_p2;
reg   [11:0] add_ln77_reg_14100;
wire    ap_CS_fsm_state2;
wire   [5:0] select_ln77_fu_13099_p3;
reg   [5:0] select_ln77_reg_14108;
wire   [0:0] icmp_ln77_fu_13087_p2;
wire   [5:0] select_ln77_1_fu_13113_p3;
reg   [5:0] select_ln77_1_reg_14115;
wire    ap_CS_fsm_state4;
wire   [11:0] trunc_ln83_cast8_fu_13138_p1;
reg   [11:0] trunc_ln83_cast8_reg_14133;
wire    ap_CS_fsm_state5;
wire   [16:0] shl_ln_fu_13141_p3;
reg   [16:0] shl_ln_reg_14140;
wire   [5:0] add_ln87_fu_13148_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln87_fu_13154_p2;
reg   [0:0] icmp_ln87_reg_14150;
wire   [4:0] trunc_ln89_fu_13165_p1;
reg   [4:0] trunc_ln89_reg_14159;
wire   [11:0] add_ln100_3_fu_13200_p2;
reg   [11:0] add_ln100_3_reg_14163;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln92_fu_13323_p2;
reg   [0:0] icmp_ln92_reg_14169;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state14_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln92_reg_14169_pp1_iter1_reg;
wire   [0:0] icmp_ln95_fu_13329_p2;
reg   [0:0] icmp_ln95_reg_14173;
wire   [0:0] select_ln92_1_fu_13343_p3;
reg   [0:0] select_ln92_1_reg_14178;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] or_ln95_fu_13439_p2;
reg   [0:0] or_ln95_reg_14183;
wire   [2:0] select_ln95_4_fu_13595_p3;
reg   [2:0] select_ln95_4_reg_14188;
wire   [5:0] select_ln98_fu_13621_p3;
reg   [5:0] select_ln98_reg_14193;
wire   [2:0] select_ln98_3_fu_13724_p3;
reg   [2:0] select_ln98_3_reg_14203;
wire   [4:0] trunc_ln109_fu_13747_p1;
reg   [4:0] trunc_ln109_reg_14213;
reg   [4:0] trunc_ln109_reg_14213_pp1_iter1_reg;
wire   [7:0] add_ln98_fu_13751_p2;
reg   [7:0] add_ln98_reg_14218;
wire   [8:0] add_ln95_fu_13757_p2;
reg   [8:0] add_ln95_reg_14223;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state10_pp1_stage1_iter0;
wire    ap_block_state15_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire   [8:0] add_ln92_fu_13763_p2;
reg   [8:0] add_ln92_reg_14238;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state13_pp1_stage4_iter0;
wire    ap_block_state18_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_11001;
wire   [31:0] grp_fu_13070_p2;
reg   [31:0] mul_reg_14243;
wire   [5:0] add_ln107_fu_13769_p2;
reg   [5:0] add_ln107_reg_14248;
wire   [7:0] select_ln98_4_fu_13774_p3;
reg   [7:0] select_ln98_4_reg_14253;
wire   [8:0] select_ln95_6_fu_13780_p3;
reg   [8:0] select_ln95_6_reg_14258;
wire   [31:0] tmp_s_fu_13786_p34;
wire   [5:0] add_ln115_fu_13856_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state20_pp2_stage0_iter0;
wire    ap_block_state21_pp2_stage0_iter1;
wire    ap_block_state22_pp2_stage0_iter2;
wire    ap_block_state23_pp2_stage0_iter3;
wire    ap_block_state24_pp2_stage0_iter4;
wire    ap_block_state25_pp2_stage0_iter5;
wire    ap_block_state26_pp2_stage0_iter6;
wire    ap_block_state27_pp2_stage0_iter7;
wire    ap_block_state28_pp2_stage0_iter8;
wire    ap_block_state29_pp2_stage0_iter9;
wire    ap_block_state30_pp2_stage0_iter10;
wire    ap_block_state31_pp2_stage0_iter11;
wire    ap_block_state32_pp2_stage0_iter12;
wire    ap_block_state33_pp2_stage0_iter13;
wire    ap_block_state34_pp2_stage0_iter14;
wire    ap_block_state35_pp2_stage0_iter15;
wire    ap_block_state36_pp2_stage0_iter16;
wire    ap_block_state37_pp2_stage0_iter17;
wire    ap_block_state38_pp2_stage0_iter18;
wire    ap_block_state39_pp2_stage0_iter19;
wire    ap_block_state40_pp2_stage0_iter20;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln115_fu_13862_p2;
reg   [0:0] icmp_ln115_reg_14273;
reg   [0:0] icmp_ln115_reg_14273_pp2_iter1_reg;
reg   [0:0] icmp_ln115_reg_14273_pp2_iter2_reg;
wire   [4:0] trunc_ln117_fu_13872_p1;
reg   [4:0] trunc_ln117_reg_14277;
reg   [4:0] trunc_ln117_reg_14277_pp2_iter1_reg;
reg   [4:0] trunc_ln117_reg_14277_pp2_iter2_reg;
wire   [16:0] add_ln118_fu_13876_p2;
wire   [31:0] tmp_fu_13891_p34;
reg   [31:0] tmp_reg_14292;
wire   [0:0] and_ln49_fu_13996_p2;
reg   [5:0] trunc_ln_reg_14303;
reg   [5:0] trunc_ln_reg_14303_pp2_iter4_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter5_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter6_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter7_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter8_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter9_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter10_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter11_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter12_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter13_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter14_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter15_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter16_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter17_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter18_reg;
reg   [5:0] trunc_ln_reg_14303_pp2_iter19_reg;
wire   [5:0] add_ln80_fu_14079_p2;
wire    ap_CS_fsm_state41;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp1_stage4_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0_subdone;
wire    ap_CS_fsm_state19;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_condition_pp2_exit_iter2_state22;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_enable_reg_pp2_iter18;
reg    ap_enable_reg_pp2_iter19;
reg    ap_enable_reg_pp2_iter20;
reg   [11:0] indvar_flatten283_reg_1309;
reg   [5:0] i_reg_1320;
reg   [31:0] output_sum_31_1_reg_1331;
reg   [31:0] output_sum_30_1_reg_1343;
reg   [31:0] output_sum_29_1_reg_1355;
reg   [31:0] output_sum_28_1_reg_1367;
reg   [31:0] output_sum_27_1_reg_1379;
reg   [31:0] output_sum_26_1_reg_1391;
reg   [31:0] output_sum_25_1_reg_1403;
reg   [31:0] output_sum_24_1_reg_1415;
reg   [31:0] output_sum_23_1_reg_1427;
reg   [31:0] output_sum_22_1_reg_1439;
reg   [31:0] output_sum_21_1_reg_1451;
reg   [31:0] output_sum_20_1_reg_1463;
reg   [31:0] output_sum_19_1_reg_1475;
reg   [31:0] output_sum_18_1_reg_1487;
reg   [31:0] output_sum_17_1_reg_1499;
reg   [31:0] output_sum_16_1_reg_1511;
reg   [31:0] output_sum_15_1_reg_1523;
reg   [31:0] output_sum_14_1_reg_1535;
reg   [31:0] output_sum_13_1_reg_1547;
reg   [31:0] output_sum_12_1_reg_1559;
reg   [31:0] output_sum_11_1_reg_1571;
reg   [31:0] output_sum_10_1_reg_1583;
reg   [31:0] output_sum_9_1_reg_1595;
reg   [31:0] output_sum_8_1_reg_1607;
reg   [31:0] output_sum_7_1_reg_1619;
reg   [31:0] output_sum_6_1_reg_1631;
reg   [31:0] output_sum_5_1_reg_1643;
reg   [31:0] output_sum_4_1_reg_1655;
reg   [31:0] output_sum_3_1_reg_1667;
reg   [31:0] output_sum_2_1_reg_1679;
reg   [31:0] output_sum_1_1_reg_1691;
reg   [31:0] output_sum_0_1_reg_1703;
reg   [5:0] ii_reg_1715;
reg   [31:0] ap_phi_mux_output_sum_31_3_phi_fu_2093_p64;
reg   [31:0] ap_phi_mux_output_sum_30_3_phi_fu_2196_p64;
reg   [31:0] ap_phi_mux_output_sum_29_3_phi_fu_2299_p64;
reg   [31:0] ap_phi_mux_output_sum_28_3_phi_fu_2402_p64;
reg   [31:0] ap_phi_mux_output_sum_27_3_phi_fu_2505_p64;
reg   [31:0] ap_phi_mux_output_sum_26_3_phi_fu_2608_p64;
reg   [31:0] ap_phi_mux_output_sum_25_3_phi_fu_2711_p64;
reg   [31:0] ap_phi_mux_output_sum_24_3_phi_fu_2814_p64;
reg   [31:0] ap_phi_mux_output_sum_23_3_phi_fu_2917_p64;
reg   [31:0] ap_phi_mux_output_sum_22_3_phi_fu_3020_p64;
reg   [31:0] ap_phi_mux_output_sum_21_3_phi_fu_3123_p64;
reg   [31:0] ap_phi_mux_output_sum_20_3_phi_fu_3226_p64;
reg   [31:0] ap_phi_mux_output_sum_19_3_phi_fu_3329_p64;
reg   [31:0] ap_phi_mux_output_sum_18_3_phi_fu_3432_p64;
reg   [31:0] ap_phi_mux_output_sum_17_3_phi_fu_3535_p64;
reg   [31:0] ap_phi_mux_output_sum_16_3_phi_fu_3638_p64;
reg   [31:0] ap_phi_mux_output_sum_15_3_phi_fu_3741_p64;
reg   [31:0] ap_phi_mux_output_sum_14_3_phi_fu_3844_p64;
reg   [31:0] ap_phi_mux_output_sum_13_3_phi_fu_3947_p64;
reg   [31:0] ap_phi_mux_output_sum_12_3_phi_fu_4050_p64;
reg   [31:0] ap_phi_mux_output_sum_11_3_phi_fu_4153_p64;
reg   [31:0] ap_phi_mux_output_sum_10_3_phi_fu_4256_p64;
reg   [31:0] ap_phi_mux_output_sum_9_3_phi_fu_4359_p64;
reg   [31:0] ap_phi_mux_output_sum_8_3_phi_fu_4462_p64;
reg   [31:0] ap_phi_mux_output_sum_7_3_phi_fu_4565_p64;
reg   [31:0] ap_phi_mux_output_sum_6_3_phi_fu_4668_p64;
reg   [31:0] ap_phi_mux_output_sum_5_3_phi_fu_4771_p64;
reg   [31:0] ap_phi_mux_output_sum_4_3_phi_fu_4874_p64;
reg   [31:0] ap_phi_mux_output_sum_3_3_phi_fu_4977_p64;
reg   [31:0] ap_phi_mux_output_sum_2_3_phi_fu_5080_p64;
reg   [31:0] ap_phi_mux_output_sum_1_3_phi_fu_5183_p64;
reg   [31:0] ap_phi_mux_output_sum_0_31_phi_fu_5286_p64;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_31_3_reg_2089;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_30_3_reg_2192;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_29_3_reg_2295;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_28_3_reg_2398;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_27_3_reg_2501;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_26_3_reg_2604;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_25_3_reg_2707;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_24_3_reg_2810;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_23_3_reg_2913;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3016;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_21_3_reg_3119;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_20_3_reg_3222;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_19_3_reg_3325;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_18_3_reg_3428;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_17_3_reg_3531;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_16_3_reg_3634;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_15_3_reg_3737;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_14_3_reg_3840;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_13_3_reg_3943;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4046;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_11_3_reg_4149;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_10_3_reg_4252;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_9_3_reg_4355;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_8_3_reg_4458;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_7_3_reg_4561;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_6_3_reg_4664;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_5_3_reg_4767;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_4_3_reg_4870;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_3_3_reg_4973;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_2_3_reg_5076;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_1_3_reg_5179;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_0_31_reg_5282;
reg   [8:0] ap_phi_mux_indvar_flatten275_phi_fu_5389_p4;
wire    ap_block_pp1_stage0;
reg   [0:0] ap_phi_mux_iv_phi_fu_5401_p4;
reg   [8:0] ap_phi_mux_indvar_flatten107_phi_fu_5412_p4;
reg  signed [2:0] ap_phi_mux_v_phi_fu_5423_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_5434_p4;
reg   [2:0] ap_phi_mux_vi_phi_fu_5445_p4;
reg   [5:0] ap_phi_mux_iii_2_phi_fu_5456_p4;
reg   [31:0] ap_phi_mux_output_sum_31_8_phi_fu_5819_p64;
reg   [31:0] ap_phi_mux_output_sum_30_8_phi_fu_5921_p64;
reg   [31:0] ap_phi_mux_output_sum_29_8_phi_fu_6023_p64;
reg   [31:0] ap_phi_mux_output_sum_28_8_phi_fu_6125_p64;
reg   [31:0] ap_phi_mux_output_sum_27_8_phi_fu_6227_p64;
reg   [31:0] ap_phi_mux_output_sum_26_8_phi_fu_6329_p64;
reg   [31:0] ap_phi_mux_output_sum_25_8_phi_fu_6431_p64;
reg   [31:0] ap_phi_mux_output_sum_24_8_phi_fu_6533_p64;
reg   [31:0] ap_phi_mux_output_sum_23_8_phi_fu_6635_p64;
reg   [31:0] ap_phi_mux_output_sum_22_8_phi_fu_6737_p64;
reg   [31:0] ap_phi_mux_output_sum_21_8_phi_fu_6839_p64;
reg   [31:0] ap_phi_mux_output_sum_20_8_phi_fu_6941_p64;
reg   [31:0] ap_phi_mux_output_sum_19_8_phi_fu_7043_p64;
reg   [31:0] ap_phi_mux_output_sum_18_8_phi_fu_7145_p64;
reg   [31:0] ap_phi_mux_output_sum_17_8_phi_fu_7247_p64;
reg   [31:0] ap_phi_mux_output_sum_16_8_phi_fu_7349_p64;
reg   [31:0] ap_phi_mux_output_sum_15_8_phi_fu_7451_p64;
reg   [31:0] ap_phi_mux_output_sum_14_8_phi_fu_7553_p64;
reg   [31:0] ap_phi_mux_output_sum_13_8_phi_fu_7655_p64;
reg   [31:0] ap_phi_mux_output_sum_12_8_phi_fu_7757_p64;
reg   [31:0] ap_phi_mux_output_sum_11_8_phi_fu_7859_p64;
reg   [31:0] ap_phi_mux_output_sum_10_8_phi_fu_7961_p64;
reg   [31:0] ap_phi_mux_output_sum_9_8_phi_fu_8063_p64;
reg   [31:0] ap_phi_mux_output_sum_8_8_phi_fu_8165_p64;
reg   [31:0] ap_phi_mux_output_sum_7_8_phi_fu_8267_p64;
reg   [31:0] ap_phi_mux_output_sum_6_8_phi_fu_8369_p64;
reg   [31:0] ap_phi_mux_output_sum_5_8_phi_fu_8471_p64;
reg   [31:0] ap_phi_mux_output_sum_4_8_phi_fu_8573_p64;
reg   [31:0] ap_phi_mux_output_sum_3_8_phi_fu_8675_p64;
reg   [31:0] ap_phi_mux_output_sum_2_8_phi_fu_8777_p64;
reg   [31:0] ap_phi_mux_output_sum_1_8_phi_fu_8879_p64;
reg   [31:0] ap_phi_mux_output_sum_0_8_phi_fu_8981_p64;
wire   [31:0] grp_fu_13034_p2;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_31_8_reg_5815;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_30_8_reg_5917;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_29_8_reg_6019;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_28_8_reg_6121;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_27_8_reg_6223;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_26_8_reg_6325;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_25_8_reg_6427;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_24_8_reg_6529;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_23_8_reg_6631;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_22_8_reg_6733;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_21_8_reg_6835;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_20_8_reg_6937;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_19_8_reg_7039;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_18_8_reg_7141;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_17_8_reg_7243;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_16_8_reg_7345;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_15_8_reg_7447;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_14_8_reg_7549;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_13_8_reg_7651;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_12_8_reg_7753;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_11_8_reg_7855;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_10_8_reg_7957;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_9_8_reg_8059;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_8_8_reg_8161;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_7_8_reg_8263;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_6_8_reg_8365;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_5_8_reg_8467;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_4_8_reg_8569;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_3_8_reg_8671;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_2_8_reg_8773;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_1_8_reg_8875;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_0_8_reg_8977;
reg   [31:0] ap_phi_mux_output_sum_31_11_phi_fu_9478_p66;
reg   [31:0] ap_phi_mux_output_sum_31_9_phi_fu_9094_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_output_sum_30_11_phi_fu_9584_p66;
reg   [31:0] ap_phi_mux_output_sum_30_9_phi_fu_9106_p4;
reg   [31:0] ap_phi_mux_output_sum_29_11_phi_fu_9690_p66;
reg   [31:0] ap_phi_mux_output_sum_29_9_phi_fu_9118_p4;
reg   [31:0] ap_phi_mux_output_sum_28_11_phi_fu_9796_p66;
reg   [31:0] ap_phi_mux_output_sum_28_9_phi_fu_9130_p4;
reg   [31:0] ap_phi_mux_output_sum_27_11_phi_fu_9902_p66;
reg   [31:0] ap_phi_mux_output_sum_27_9_phi_fu_9142_p4;
reg   [31:0] ap_phi_mux_output_sum_26_11_phi_fu_10008_p66;
reg   [31:0] ap_phi_mux_output_sum_26_9_phi_fu_9154_p4;
reg   [31:0] ap_phi_mux_output_sum_25_11_phi_fu_10114_p66;
reg   [31:0] ap_phi_mux_output_sum_25_9_phi_fu_9166_p4;
reg   [31:0] ap_phi_mux_output_sum_24_11_phi_fu_10220_p66;
reg   [31:0] ap_phi_mux_output_sum_24_9_phi_fu_9178_p4;
reg   [31:0] ap_phi_mux_output_sum_23_11_phi_fu_10326_p66;
reg   [31:0] ap_phi_mux_output_sum_23_9_phi_fu_9190_p4;
reg   [31:0] ap_phi_mux_output_sum_22_11_phi_fu_10432_p66;
reg   [31:0] ap_phi_mux_output_sum_22_9_phi_fu_9202_p4;
reg   [31:0] ap_phi_mux_output_sum_21_11_phi_fu_10538_p66;
reg   [31:0] ap_phi_mux_output_sum_21_9_phi_fu_9214_p4;
reg   [31:0] ap_phi_mux_output_sum_20_11_phi_fu_10644_p66;
reg   [31:0] ap_phi_mux_output_sum_20_9_phi_fu_9226_p4;
reg   [31:0] ap_phi_mux_output_sum_19_11_phi_fu_10750_p66;
reg   [31:0] ap_phi_mux_output_sum_19_9_phi_fu_9238_p4;
reg   [31:0] ap_phi_mux_output_sum_18_11_phi_fu_10856_p66;
reg   [31:0] ap_phi_mux_output_sum_18_9_phi_fu_9250_p4;
reg   [31:0] ap_phi_mux_output_sum_17_11_phi_fu_10962_p66;
reg   [31:0] ap_phi_mux_output_sum_17_9_phi_fu_9262_p4;
reg   [31:0] ap_phi_mux_output_sum_16_11_phi_fu_11068_p66;
reg   [31:0] ap_phi_mux_output_sum_16_9_phi_fu_9274_p4;
reg   [31:0] ap_phi_mux_output_sum_15_11_phi_fu_11174_p66;
reg   [31:0] ap_phi_mux_output_sum_15_9_phi_fu_9286_p4;
reg   [31:0] ap_phi_mux_output_sum_14_11_phi_fu_11280_p66;
reg   [31:0] ap_phi_mux_output_sum_14_9_phi_fu_9298_p4;
reg   [31:0] ap_phi_mux_output_sum_13_11_phi_fu_11386_p66;
reg   [31:0] ap_phi_mux_output_sum_13_9_phi_fu_9310_p4;
reg   [31:0] ap_phi_mux_output_sum_12_11_phi_fu_11492_p66;
reg   [31:0] ap_phi_mux_output_sum_12_9_phi_fu_9322_p4;
reg   [31:0] ap_phi_mux_output_sum_11_11_phi_fu_11598_p66;
reg   [31:0] ap_phi_mux_output_sum_11_9_phi_fu_9334_p4;
reg   [31:0] ap_phi_mux_output_sum_10_11_phi_fu_11704_p66;
reg   [31:0] ap_phi_mux_output_sum_10_9_phi_fu_9346_p4;
reg   [31:0] ap_phi_mux_output_sum_9_11_phi_fu_11810_p66;
reg   [31:0] ap_phi_mux_output_sum_9_9_phi_fu_9358_p4;
reg   [31:0] ap_phi_mux_output_sum_8_11_phi_fu_11916_p66;
reg   [31:0] ap_phi_mux_output_sum_8_9_phi_fu_9370_p4;
reg   [31:0] ap_phi_mux_output_sum_7_11_phi_fu_12022_p66;
reg   [31:0] ap_phi_mux_output_sum_7_9_phi_fu_9382_p4;
reg   [31:0] ap_phi_mux_output_sum_6_11_phi_fu_12128_p66;
reg   [31:0] ap_phi_mux_output_sum_6_9_phi_fu_9394_p4;
reg   [31:0] ap_phi_mux_output_sum_5_11_phi_fu_12234_p66;
reg   [31:0] ap_phi_mux_output_sum_5_9_phi_fu_9406_p4;
reg   [31:0] ap_phi_mux_output_sum_4_11_phi_fu_12340_p66;
reg   [31:0] ap_phi_mux_output_sum_4_9_phi_fu_9418_p4;
reg   [31:0] ap_phi_mux_output_sum_3_11_phi_fu_12446_p66;
reg   [31:0] ap_phi_mux_output_sum_3_9_phi_fu_9430_p4;
reg   [31:0] ap_phi_mux_output_sum_2_11_phi_fu_12552_p66;
reg   [31:0] ap_phi_mux_output_sum_2_9_phi_fu_9442_p4;
reg   [31:0] ap_phi_mux_output_sum_1_11_phi_fu_12658_p66;
reg   [31:0] ap_phi_mux_output_sum_1_9_phi_fu_9454_p4;
reg   [31:0] ap_phi_mux_output_sum_0_11_phi_fu_12764_p66;
reg   [31:0] ap_phi_mux_output_sum_0_9_phi_fu_9466_p4;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_31_11_reg_9474;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_30_11_reg_9580;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_29_11_reg_9686;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_28_11_reg_9792;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_27_11_reg_9898;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_26_11_reg_10004;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_25_11_reg_10110;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_24_11_reg_10216;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_23_11_reg_10322;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_22_11_reg_10428;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_21_11_reg_10534;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_20_11_reg_10640;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_19_11_reg_10746;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_18_11_reg_10852;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_17_11_reg_10958;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_16_11_reg_11064;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_15_11_reg_11170;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_14_11_reg_11276;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_13_11_reg_11382;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_12_11_reg_11488;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_11_11_reg_11594;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_10_11_reg_11700;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_9_11_reg_11806;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_8_11_reg_11912;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_7_11_reg_12018;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_6_11_reg_12124;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_5_11_reg_12230;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_4_11_reg_12336;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_3_11_reg_12442;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_2_11_reg_12548;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_1_11_reg_12654;
wire   [31:0] ap_phi_reg_pp2_iter3_output_sum_0_11_reg_12760;
wire   [31:0] ap_phi_reg_pp2_iter0_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter1_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter2_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter3_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter4_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter5_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter6_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter7_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter8_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter9_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter10_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter11_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter12_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter13_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter14_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter15_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter16_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter17_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter18_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter19_empty_71_reg_12866;
reg   [31:0] ap_phi_reg_pp2_iter20_empty_71_reg_12866;
wire   [63:0] iii_cast_fu_13160_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln98_fu_13657_p1;
wire   [63:0] zext_ln109_fu_13742_p1;
wire   [63:0] zext_ln118_fu_14011_p1;
wire   [31:0] grp_fu_13034_p0;
wire   [31:0] grp_fu_13034_p1;
wire   [31:0] grp_fu_13070_p0;
wire   [31:0] grp_fu_13070_p1;
wire    ap_block_pp1_stage1;
wire   [31:0] grp_fu_13076_p0;
wire   [31:0] grp_fu_13076_p1;
wire   [0:0] icmp_ln80_fu_13093_p2;
wire   [5:0] add_ln77_1_fu_13107_p2;
wire   [6:0] zext_ln83_fu_13125_p1;
wire  signed [6:0] add_ln83_fu_13128_p2;
wire  signed [11:0] grp_fu_14084_p3;
wire   [5:0] p_mid1219_fu_13169_p2;
wire   [7:0] p_shl4_mid_fu_13182_p3;
wire   [11:0] p_shl3_mid_fu_13174_p3;
wire   [11:0] p_shl4_cast_mid1229_fu_13190_p1;
wire   [11:0] p_mid1231_fu_13194_p2;
wire   [0:0] xor_ln104_fu_13209_p2;
wire  signed [5:0] sext_ln95_fu_13219_p1;
wire   [5:0] empty_65_fu_13223_p2;
wire   [7:0] p_shl4_fu_13236_p3;
wire   [11:0] p_shl3_fu_13228_p3;
wire   [11:0] p_shl4_cast_fu_13244_p1;
wire   [2:0] indvars_iv_next47_fu_13254_p2;
wire   [1:0] empty_67_fu_13264_p1;
wire   [3:0] p_shl_fu_13268_p3;
wire   [3:0] indvars_iv_next47_cast_fu_13260_p1;
wire   [11:0] empty_66_fu_13248_p2;
wire  signed [1:0] trunc_ln98_fu_13287_p1;
wire   [1:0] zext_ln92_fu_13205_p1;
wire   [1:0] add_ln100_2_fu_13291_p2;
wire  signed [11:0] sext_ln100_fu_13297_p1;
wire   [11:0] add_ln100_fu_13282_p2;
wire  signed [3:0] sext_ln104_fu_13307_p1;
wire   [3:0] sub_ln103_fu_13276_p2;
wire   [3:0] zext_ln104_fu_13215_p1;
wire   [3:0] add_ln104_fu_13311_p2;
wire   [0:0] select_ln92_2_fu_13355_p3;
wire   [11:0] select_ln100_fu_13382_p3;
wire   [11:0] add_ln100_4_fu_13390_p2;
wire   [11:0] add_ln100_1_fu_13301_p2;
wire   [0:0] icmp_ln107_fu_13409_p2;
wire   [0:0] xor_ln92_fu_13403_p2;
wire   [0:0] icmp_ln98_fu_13421_p2;
wire   [2:0] select_ln92_fu_13335_p3;
wire   [0:0] and_ln92_1_fu_13427_p2;
wire  signed [2:0] indvars_iv_next47_dup_fu_13433_p2;
wire  signed [5:0] sext_ln95_1_fu_13453_p1;
wire   [5:0] p_mid1_fu_13457_p2;
wire   [7:0] p_shl4_mid1_fu_13470_p3;
wire   [11:0] p_shl3_mid1_fu_13462_p3;
wire   [11:0] p_shl4_cast_mid1_fu_13478_p1;
wire   [2:0] indvars_iv_next47_mid1_fu_13488_p2;
wire   [1:0] empty_69_fu_13498_p1;
wire   [3:0] p_shl_mid1_fu_13502_p3;
wire   [3:0] indvars_iv_next47_cast_mid1_fu_13494_p1;
wire   [3:0] sub_ln103_1_fu_13510_p2;
wire   [3:0] select_ln92_3_fu_13367_p3;
wire   [11:0] p_mid177_fu_13482_p2;
wire   [11:0] add_ln100_5_fu_13524_p2;
wire   [11:0] select_ln92_4_fu_13375_p3;
wire   [0:0] xor_ln100_fu_13537_p2;
wire   [11:0] select_ln100_1_fu_13543_p3;
wire   [11:0] add_ln100_6_fu_13551_p2;
wire   [11:0] select_ln92_5_fu_13395_p3;
wire   [3:0] zext_ln95_fu_13363_p1;
wire   [3:0] add_ln104_2_fu_13565_p2;
wire   [0:0] xor_ln95_fu_13577_p2;
wire   [0:0] and_ln92_fu_13415_p2;
wire   [0:0] or_ln95_1_fu_13583_p2;
wire   [2:0] select_ln95_fu_13445_p3;
wire   [0:0] and_ln95_fu_13589_p2;
wire   [0:0] or_ln98_fu_13609_p2;
wire   [0:0] or_ln98_1_fu_13615_p2;
wire   [2:0] add_ln104_4_fu_13603_p2;
wire  signed [1:0] trunc_ln98_1_fu_13629_p1;
wire   [1:0] zext_ln104_1_fu_13351_p1;
wire   [1:0] add_ln100_7_fu_13633_p2;
wire  signed [11:0] sext_ln100_1_fu_13639_p1;
wire   [11:0] select_ln95_2_fu_13529_p3;
wire   [11:0] add_ln100_8_fu_13643_p2;
wire   [11:0] select_ln95_3_fu_13557_p3;
wire   [11:0] select_ln98_1_fu_13649_p3;
wire  signed [3:0] sext_ln104_1_fu_13662_p1;
wire   [3:0] select_ln95_1_fu_13516_p3;
wire   [3:0] add_ln104_5_fu_13666_p2;
wire   [0:0] xor_ln104_1_fu_13678_p2;
wire   [3:0] select_ln92_6_fu_13684_p3;
wire   [3:0] add_ln104_1_fu_13317_p2;
wire   [3:0] add_ln104_3_fu_13571_p2;
wire   [3:0] select_ln92_7_fu_13692_p3;
wire   [3:0] add_ln104_6_fu_13672_p2;
wire   [3:0] select_ln95_5_fu_13700_p3;
wire   [3:0] select_ln98_2_fu_13708_p3;
wire   [8:0] iii_2_cast_fu_13732_p1;
wire   [8:0] shl_ln104_mid2_fu_13716_p3;
wire   [8:0] add_ln109_fu_13736_p2;
wire    ap_block_pp1_stage4;
wire   [16:0] iii_1_cast_fu_13868_p1;
wire   [11:0] grp_fu_13885_p1;
wire   [31:0] bitcast_ln49_fu_13961_p1;
wire   [7:0] tmp_38_fu_13964_p4;
wire   [22:0] trunc_ln49_fu_13974_p1;
wire   [0:0] icmp_ln49_2_fu_13984_p2;
wire   [0:0] icmp_ln49_fu_13978_p2;
wire   [0:0] or_ln49_fu_13990_p2;
wire   [0:0] grp_fu_13076_p2;
wire   [34:0] grp_fu_14093_p2;
wire   [16:0] grp_fu_13885_p2;
wire   [5:0] grp_fu_14084_p0;
wire   [6:0] grp_fu_14084_p1;
wire   [16:0] grp_fu_14093_p0;
wire   [18:0] grp_fu_14093_p1;
wire    grp_fu_13034_ce;
wire    grp_fu_13070_ce;
wire    grp_fu_13076_ce;
wire   [4:0] grp_fu_13076_opcode;
wire    ap_block_pp2_stage0_00001;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_state11_pp1_stage2_iter0;
wire    ap_block_state16_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_state12_pp1_stage3_iter0;
wire    ap_block_state17_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_block_pp1_stage0_00001;
wire   [11:0] grp_fu_14084_p00;
wire   [34:0] grp_fu_14093_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp2_iter19 = 1'b0;
#0 ap_enable_reg_pp2_iter20 = 1'b0;
end

infer_conv2d_2_layer_2_bias #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_2_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_2_bias_address0),
    .ce0(layer_2_bias_ce0),
    .q0(layer_2_bias_q0)
);

infer_conv2d_2_layer_2_weights #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_2_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_2_weights_address0),
    .ce0(layer_2_weights_ce0),
    .q0(layer_2_weights_q0)
);

infer_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U74(
    .din0(output_sum_0_7_reg_5804),
    .din1(output_sum_1_7_reg_5793),
    .din2(output_sum_2_7_reg_5782),
    .din3(output_sum_3_7_reg_5771),
    .din4(output_sum_4_7_reg_5760),
    .din5(output_sum_5_7_reg_5749),
    .din6(output_sum_6_7_reg_5738),
    .din7(output_sum_7_7_reg_5727),
    .din8(output_sum_8_7_reg_5716),
    .din9(output_sum_9_7_reg_5705),
    .din10(output_sum_10_7_reg_5694),
    .din11(output_sum_11_7_reg_5683),
    .din12(output_sum_12_7_reg_5672),
    .din13(output_sum_13_7_reg_5661),
    .din14(output_sum_14_7_reg_5650),
    .din15(output_sum_15_7_reg_5639),
    .din16(output_sum_16_7_reg_5628),
    .din17(output_sum_17_7_reg_5617),
    .din18(output_sum_18_7_reg_5606),
    .din19(output_sum_19_7_reg_5595),
    .din20(output_sum_20_7_reg_5584),
    .din21(output_sum_21_7_reg_5573),
    .din22(output_sum_22_7_reg_5562),
    .din23(output_sum_23_7_reg_5551),
    .din24(output_sum_24_7_reg_5540),
    .din25(output_sum_25_7_reg_5529),
    .din26(output_sum_26_7_reg_5518),
    .din27(output_sum_27_7_reg_5507),
    .din28(output_sum_28_7_reg_5496),
    .din29(output_sum_29_7_reg_5485),
    .din30(output_sum_30_7_reg_5474),
    .din31(output_sum_31_7_reg_5463),
    .din32(trunc_ln109_reg_14213),
    .dout(tmp_s_fu_13786_p34)
);

infer_urem_17ns_12ns_17_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 17 ))
urem_17ns_12ns_17_21_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln118_fu_13876_p2),
    .din1(grp_fu_13885_p1),
    .ce(1'b1),
    .dout(grp_fu_13885_p2)
);

infer_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U76(
    .din0(ap_phi_mux_output_sum_0_9_phi_fu_9466_p4),
    .din1(ap_phi_mux_output_sum_1_9_phi_fu_9454_p4),
    .din2(ap_phi_mux_output_sum_2_9_phi_fu_9442_p4),
    .din3(ap_phi_mux_output_sum_3_9_phi_fu_9430_p4),
    .din4(ap_phi_mux_output_sum_4_9_phi_fu_9418_p4),
    .din5(ap_phi_mux_output_sum_5_9_phi_fu_9406_p4),
    .din6(ap_phi_mux_output_sum_6_9_phi_fu_9394_p4),
    .din7(ap_phi_mux_output_sum_7_9_phi_fu_9382_p4),
    .din8(ap_phi_mux_output_sum_8_9_phi_fu_9370_p4),
    .din9(ap_phi_mux_output_sum_9_9_phi_fu_9358_p4),
    .din10(ap_phi_mux_output_sum_10_9_phi_fu_9346_p4),
    .din11(ap_phi_mux_output_sum_11_9_phi_fu_9334_p4),
    .din12(ap_phi_mux_output_sum_12_9_phi_fu_9322_p4),
    .din13(ap_phi_mux_output_sum_13_9_phi_fu_9310_p4),
    .din14(ap_phi_mux_output_sum_14_9_phi_fu_9298_p4),
    .din15(ap_phi_mux_output_sum_15_9_phi_fu_9286_p4),
    .din16(ap_phi_mux_output_sum_16_9_phi_fu_9274_p4),
    .din17(ap_phi_mux_output_sum_17_9_phi_fu_9262_p4),
    .din18(ap_phi_mux_output_sum_18_9_phi_fu_9250_p4),
    .din19(ap_phi_mux_output_sum_19_9_phi_fu_9238_p4),
    .din20(ap_phi_mux_output_sum_20_9_phi_fu_9226_p4),
    .din21(ap_phi_mux_output_sum_21_9_phi_fu_9214_p4),
    .din22(ap_phi_mux_output_sum_22_9_phi_fu_9202_p4),
    .din23(ap_phi_mux_output_sum_23_9_phi_fu_9190_p4),
    .din24(ap_phi_mux_output_sum_24_9_phi_fu_9178_p4),
    .din25(ap_phi_mux_output_sum_25_9_phi_fu_9166_p4),
    .din26(ap_phi_mux_output_sum_26_9_phi_fu_9154_p4),
    .din27(ap_phi_mux_output_sum_27_9_phi_fu_9142_p4),
    .din28(ap_phi_mux_output_sum_28_9_phi_fu_9130_p4),
    .din29(ap_phi_mux_output_sum_29_9_phi_fu_9118_p4),
    .din30(ap_phi_mux_output_sum_30_9_phi_fu_9106_p4),
    .din31(ap_phi_mux_output_sum_31_9_phi_fu_9094_p4),
    .din32(trunc_ln117_reg_14277_pp2_iter1_reg),
    .dout(tmp_fu_13891_p34)
);

infer_mac_muladd_6ns_7ns_7s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mac_muladd_6ns_7ns_7s_12_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14084_p0),
    .din1(grp_fu_14084_p1),
    .din2(add_ln83_fu_13128_p2),
    .ce(1'b1),
    .dout(grp_fu_14084_p3)
);

infer_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14093_p0),
    .din1(grp_fu_14093_p1),
    .ce(1'b1),
    .dout(grp_fu_14093_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp2_iter20 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter2_state22)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln49_fu_13996_p2) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_reg_pp2_iter4_empty_71_reg_12866 <= tmp_reg_14292;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_reg_pp2_iter4_empty_71_reg_12866 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_reg_pp2_iter4_empty_71_reg_12866 <= ap_phi_reg_pp2_iter3_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_reg_1320 <= select_ln77_1_reg_14115;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_1320 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        ii_reg_1715 <= add_ln80_fu_14079_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ii_reg_1715 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        iii_1_reg_9079 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_13862_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        iii_1_reg_9079 <= add_ln115_fu_13856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iii_2_reg_5452 <= 6'd0;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        iii_2_reg_5452 <= add_ln107_reg_14248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_13154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iii_reg_1726 <= add_ln87_fu_13148_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        iii_reg_1726 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten107_reg_5408 <= 9'd0;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten107_reg_5408 <= select_ln95_6_reg_14258;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten275_reg_5385 <= 9'd0;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten275_reg_5385 <= add_ln92_reg_14238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        indvar_flatten283_reg_1309 <= add_ln77_reg_14100;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten283_reg_1309 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_5430 <= 8'd0;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten_reg_5430 <= select_ln98_4_reg_14253;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iv_reg_5397 <= 1'd0;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        iv_reg_5397 <= select_ln92_1_reg_14178;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_0_2_reg_2078 <= ap_phi_mux_output_sum_0_31_phi_fu_5286_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_0_2_reg_2078 <= output_sum_0_1_reg_1703;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_0_7_reg_5804 <= output_sum_0_2_reg_2078;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_0_7_reg_5804 <= ap_phi_mux_output_sum_0_8_phi_fu_8981_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_0_9_reg_9462 <= output_sum_0_7_reg_5804;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_0_9_reg_9462 <= ap_phi_mux_output_sum_0_11_phi_fu_12764_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_10_2_reg_1968 <= ap_phi_mux_output_sum_10_3_phi_fu_4256_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_10_2_reg_1968 <= output_sum_10_1_reg_1583;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_10_7_reg_5694 <= output_sum_10_2_reg_1968;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_10_7_reg_5694 <= ap_phi_mux_output_sum_10_8_phi_fu_7961_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_10_9_reg_9342 <= output_sum_10_7_reg_5694;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_10_9_reg_9342 <= ap_phi_mux_output_sum_10_11_phi_fu_11704_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_11_2_reg_1957 <= ap_phi_mux_output_sum_11_3_phi_fu_4153_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_11_2_reg_1957 <= output_sum_11_1_reg_1571;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_11_7_reg_5683 <= output_sum_11_2_reg_1957;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_11_7_reg_5683 <= ap_phi_mux_output_sum_11_8_phi_fu_7859_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_11_9_reg_9330 <= output_sum_11_7_reg_5683;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_11_9_reg_9330 <= ap_phi_mux_output_sum_11_11_phi_fu_11598_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_12_2_reg_1946 <= ap_phi_mux_output_sum_12_3_phi_fu_4050_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_12_2_reg_1946 <= output_sum_12_1_reg_1559;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_12_7_reg_5672 <= output_sum_12_2_reg_1946;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_12_7_reg_5672 <= ap_phi_mux_output_sum_12_8_phi_fu_7757_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_12_9_reg_9318 <= output_sum_12_7_reg_5672;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_12_9_reg_9318 <= ap_phi_mux_output_sum_12_11_phi_fu_11492_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_13_2_reg_1935 <= ap_phi_mux_output_sum_13_3_phi_fu_3947_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_13_2_reg_1935 <= output_sum_13_1_reg_1547;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_13_7_reg_5661 <= output_sum_13_2_reg_1935;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_13_7_reg_5661 <= ap_phi_mux_output_sum_13_8_phi_fu_7655_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_13_9_reg_9306 <= output_sum_13_7_reg_5661;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_13_9_reg_9306 <= ap_phi_mux_output_sum_13_11_phi_fu_11386_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_14_2_reg_1924 <= ap_phi_mux_output_sum_14_3_phi_fu_3844_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_14_2_reg_1924 <= output_sum_14_1_reg_1535;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_14_7_reg_5650 <= output_sum_14_2_reg_1924;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_14_7_reg_5650 <= ap_phi_mux_output_sum_14_8_phi_fu_7553_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_14_9_reg_9294 <= output_sum_14_7_reg_5650;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_14_9_reg_9294 <= ap_phi_mux_output_sum_14_11_phi_fu_11280_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_15_2_reg_1913 <= ap_phi_mux_output_sum_15_3_phi_fu_3741_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_15_2_reg_1913 <= output_sum_15_1_reg_1523;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_15_7_reg_5639 <= output_sum_15_2_reg_1913;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_15_7_reg_5639 <= ap_phi_mux_output_sum_15_8_phi_fu_7451_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_15_9_reg_9282 <= output_sum_15_7_reg_5639;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_15_9_reg_9282 <= ap_phi_mux_output_sum_15_11_phi_fu_11174_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_16_2_reg_1902 <= ap_phi_mux_output_sum_16_3_phi_fu_3638_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_16_2_reg_1902 <= output_sum_16_1_reg_1511;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_16_7_reg_5628 <= output_sum_16_2_reg_1902;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_16_7_reg_5628 <= ap_phi_mux_output_sum_16_8_phi_fu_7349_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_16_9_reg_9270 <= output_sum_16_7_reg_5628;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_16_9_reg_9270 <= ap_phi_mux_output_sum_16_11_phi_fu_11068_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_17_2_reg_1891 <= ap_phi_mux_output_sum_17_3_phi_fu_3535_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_17_2_reg_1891 <= output_sum_17_1_reg_1499;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_17_7_reg_5617 <= output_sum_17_2_reg_1891;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_17_7_reg_5617 <= ap_phi_mux_output_sum_17_8_phi_fu_7247_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_17_9_reg_9258 <= output_sum_17_7_reg_5617;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_17_9_reg_9258 <= ap_phi_mux_output_sum_17_11_phi_fu_10962_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_18_2_reg_1880 <= ap_phi_mux_output_sum_18_3_phi_fu_3432_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_18_2_reg_1880 <= output_sum_18_1_reg_1487;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_18_7_reg_5606 <= output_sum_18_2_reg_1880;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_18_7_reg_5606 <= ap_phi_mux_output_sum_18_8_phi_fu_7145_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_18_9_reg_9246 <= output_sum_18_7_reg_5606;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_18_9_reg_9246 <= ap_phi_mux_output_sum_18_11_phi_fu_10856_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_19_2_reg_1869 <= ap_phi_mux_output_sum_19_3_phi_fu_3329_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_19_2_reg_1869 <= output_sum_19_1_reg_1475;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_19_7_reg_5595 <= output_sum_19_2_reg_1869;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_19_7_reg_5595 <= ap_phi_mux_output_sum_19_8_phi_fu_7043_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_19_9_reg_9234 <= output_sum_19_7_reg_5595;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_19_9_reg_9234 <= ap_phi_mux_output_sum_19_11_phi_fu_10750_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_1_2_reg_2067 <= ap_phi_mux_output_sum_1_3_phi_fu_5183_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_1_2_reg_2067 <= output_sum_1_1_reg_1691;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_1_7_reg_5793 <= output_sum_1_2_reg_2067;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_1_7_reg_5793 <= ap_phi_mux_output_sum_1_8_phi_fu_8879_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_1_9_reg_9450 <= output_sum_1_7_reg_5793;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_1_9_reg_9450 <= ap_phi_mux_output_sum_1_11_phi_fu_12658_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_20_2_reg_1858 <= ap_phi_mux_output_sum_20_3_phi_fu_3226_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_20_2_reg_1858 <= output_sum_20_1_reg_1463;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_20_7_reg_5584 <= output_sum_20_2_reg_1858;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_20_7_reg_5584 <= ap_phi_mux_output_sum_20_8_phi_fu_6941_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_20_9_reg_9222 <= output_sum_20_7_reg_5584;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_20_9_reg_9222 <= ap_phi_mux_output_sum_20_11_phi_fu_10644_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_21_2_reg_1847 <= ap_phi_mux_output_sum_21_3_phi_fu_3123_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_21_2_reg_1847 <= output_sum_21_1_reg_1451;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_21_7_reg_5573 <= output_sum_21_2_reg_1847;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_21_7_reg_5573 <= ap_phi_mux_output_sum_21_8_phi_fu_6839_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_21_9_reg_9210 <= output_sum_21_7_reg_5573;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_21_9_reg_9210 <= ap_phi_mux_output_sum_21_11_phi_fu_10538_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_22_2_reg_1836 <= ap_phi_mux_output_sum_22_3_phi_fu_3020_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_22_2_reg_1836 <= output_sum_22_1_reg_1439;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_22_7_reg_5562 <= output_sum_22_2_reg_1836;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_22_7_reg_5562 <= ap_phi_mux_output_sum_22_8_phi_fu_6737_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_22_9_reg_9198 <= output_sum_22_7_reg_5562;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_22_9_reg_9198 <= ap_phi_mux_output_sum_22_11_phi_fu_10432_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_23_2_reg_1825 <= ap_phi_mux_output_sum_23_3_phi_fu_2917_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_23_2_reg_1825 <= output_sum_23_1_reg_1427;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_23_7_reg_5551 <= output_sum_23_2_reg_1825;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_23_7_reg_5551 <= ap_phi_mux_output_sum_23_8_phi_fu_6635_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_23_9_reg_9186 <= output_sum_23_7_reg_5551;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_23_9_reg_9186 <= ap_phi_mux_output_sum_23_11_phi_fu_10326_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_24_2_reg_1814 <= ap_phi_mux_output_sum_24_3_phi_fu_2814_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_24_2_reg_1814 <= output_sum_24_1_reg_1415;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_24_7_reg_5540 <= output_sum_24_2_reg_1814;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_24_7_reg_5540 <= ap_phi_mux_output_sum_24_8_phi_fu_6533_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_24_9_reg_9174 <= output_sum_24_7_reg_5540;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_24_9_reg_9174 <= ap_phi_mux_output_sum_24_11_phi_fu_10220_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_25_2_reg_1803 <= ap_phi_mux_output_sum_25_3_phi_fu_2711_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_25_2_reg_1803 <= output_sum_25_1_reg_1403;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_25_7_reg_5529 <= output_sum_25_2_reg_1803;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_25_7_reg_5529 <= ap_phi_mux_output_sum_25_8_phi_fu_6431_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_25_9_reg_9162 <= output_sum_25_7_reg_5529;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_25_9_reg_9162 <= ap_phi_mux_output_sum_25_11_phi_fu_10114_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_26_2_reg_1792 <= ap_phi_mux_output_sum_26_3_phi_fu_2608_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_26_2_reg_1792 <= output_sum_26_1_reg_1391;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_26_7_reg_5518 <= output_sum_26_2_reg_1792;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_26_7_reg_5518 <= ap_phi_mux_output_sum_26_8_phi_fu_6329_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_26_9_reg_9150 <= output_sum_26_7_reg_5518;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_26_9_reg_9150 <= ap_phi_mux_output_sum_26_11_phi_fu_10008_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_27_2_reg_1781 <= ap_phi_mux_output_sum_27_3_phi_fu_2505_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_27_2_reg_1781 <= output_sum_27_1_reg_1379;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_27_7_reg_5507 <= output_sum_27_2_reg_1781;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_27_7_reg_5507 <= ap_phi_mux_output_sum_27_8_phi_fu_6227_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_27_9_reg_9138 <= output_sum_27_7_reg_5507;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_27_9_reg_9138 <= ap_phi_mux_output_sum_27_11_phi_fu_9902_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_28_2_reg_1770 <= ap_phi_mux_output_sum_28_3_phi_fu_2402_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_28_2_reg_1770 <= output_sum_28_1_reg_1367;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_28_7_reg_5496 <= output_sum_28_2_reg_1770;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_28_7_reg_5496 <= ap_phi_mux_output_sum_28_8_phi_fu_6125_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_28_9_reg_9126 <= output_sum_28_7_reg_5496;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_28_9_reg_9126 <= ap_phi_mux_output_sum_28_11_phi_fu_9796_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_29_2_reg_1759 <= ap_phi_mux_output_sum_29_3_phi_fu_2299_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_29_2_reg_1759 <= output_sum_29_1_reg_1355;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_29_7_reg_5485 <= output_sum_29_2_reg_1759;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_29_7_reg_5485 <= ap_phi_mux_output_sum_29_8_phi_fu_6023_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_29_9_reg_9114 <= output_sum_29_7_reg_5485;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_29_9_reg_9114 <= ap_phi_mux_output_sum_29_11_phi_fu_9690_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_2_2_reg_2056 <= ap_phi_mux_output_sum_2_3_phi_fu_5080_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_2_2_reg_2056 <= output_sum_2_1_reg_1679;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_2_7_reg_5782 <= output_sum_2_2_reg_2056;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_2_7_reg_5782 <= ap_phi_mux_output_sum_2_8_phi_fu_8777_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_2_9_reg_9438 <= output_sum_2_7_reg_5782;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_2_9_reg_9438 <= ap_phi_mux_output_sum_2_11_phi_fu_12552_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_30_2_reg_1748 <= ap_phi_mux_output_sum_30_3_phi_fu_2196_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_30_2_reg_1748 <= output_sum_30_1_reg_1343;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_30_7_reg_5474 <= output_sum_30_2_reg_1748;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_30_7_reg_5474 <= ap_phi_mux_output_sum_30_8_phi_fu_5921_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_30_9_reg_9102 <= output_sum_30_7_reg_5474;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_30_9_reg_9102 <= ap_phi_mux_output_sum_30_11_phi_fu_9584_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_31_2_reg_1737 <= ap_phi_mux_output_sum_31_3_phi_fu_2093_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_31_2_reg_1737 <= output_sum_31_1_reg_1331;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_31_7_reg_5463 <= output_sum_31_2_reg_1737;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_31_7_reg_5463 <= ap_phi_mux_output_sum_31_8_phi_fu_5819_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_31_9_reg_9090 <= output_sum_31_7_reg_5463;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_31_9_reg_9090 <= ap_phi_mux_output_sum_31_11_phi_fu_9478_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_3_2_reg_2045 <= ap_phi_mux_output_sum_3_3_phi_fu_4977_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_3_2_reg_2045 <= output_sum_3_1_reg_1667;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_3_7_reg_5771 <= output_sum_3_2_reg_2045;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_3_7_reg_5771 <= ap_phi_mux_output_sum_3_8_phi_fu_8675_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_3_9_reg_9426 <= output_sum_3_7_reg_5771;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_3_9_reg_9426 <= ap_phi_mux_output_sum_3_11_phi_fu_12446_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_4_2_reg_2034 <= ap_phi_mux_output_sum_4_3_phi_fu_4874_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_4_2_reg_2034 <= output_sum_4_1_reg_1655;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_4_7_reg_5760 <= output_sum_4_2_reg_2034;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_4_7_reg_5760 <= ap_phi_mux_output_sum_4_8_phi_fu_8573_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_4_9_reg_9414 <= output_sum_4_7_reg_5760;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_4_9_reg_9414 <= ap_phi_mux_output_sum_4_11_phi_fu_12340_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_5_2_reg_2023 <= ap_phi_mux_output_sum_5_3_phi_fu_4771_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_5_2_reg_2023 <= output_sum_5_1_reg_1643;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_5_7_reg_5749 <= output_sum_5_2_reg_2023;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_5_7_reg_5749 <= ap_phi_mux_output_sum_5_8_phi_fu_8471_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_5_9_reg_9402 <= output_sum_5_7_reg_5749;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_5_9_reg_9402 <= ap_phi_mux_output_sum_5_11_phi_fu_12234_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_6_2_reg_2012 <= ap_phi_mux_output_sum_6_3_phi_fu_4668_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_6_2_reg_2012 <= output_sum_6_1_reg_1631;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_6_7_reg_5738 <= output_sum_6_2_reg_2012;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_6_7_reg_5738 <= ap_phi_mux_output_sum_6_8_phi_fu_8369_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_6_9_reg_9390 <= output_sum_6_7_reg_5738;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_6_9_reg_9390 <= ap_phi_mux_output_sum_6_11_phi_fu_12128_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_7_2_reg_2001 <= ap_phi_mux_output_sum_7_3_phi_fu_4565_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_7_2_reg_2001 <= output_sum_7_1_reg_1619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_7_7_reg_5727 <= output_sum_7_2_reg_2001;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_7_7_reg_5727 <= ap_phi_mux_output_sum_7_8_phi_fu_8267_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_7_9_reg_9378 <= output_sum_7_7_reg_5727;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_7_9_reg_9378 <= ap_phi_mux_output_sum_7_11_phi_fu_12022_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_8_2_reg_1990 <= ap_phi_mux_output_sum_8_3_phi_fu_4462_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_8_2_reg_1990 <= output_sum_8_1_reg_1607;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_8_7_reg_5716 <= output_sum_8_2_reg_1990;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_8_7_reg_5716 <= ap_phi_mux_output_sum_8_8_phi_fu_8165_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_8_9_reg_9366 <= output_sum_8_7_reg_5716;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_8_9_reg_9366 <= ap_phi_mux_output_sum_8_11_phi_fu_11916_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_14150 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        output_sum_9_2_reg_1979 <= ap_phi_mux_output_sum_9_3_phi_fu_4359_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_9_2_reg_1979 <= output_sum_9_1_reg_1595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_9_7_reg_5705 <= output_sum_9_2_reg_1979;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        output_sum_9_7_reg_5705 <= ap_phi_mux_output_sum_9_8_phi_fu_8063_p64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_sum_9_9_reg_9354 <= output_sum_9_7_reg_5705;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        output_sum_9_9_reg_9354 <= ap_phi_mux_output_sum_9_11_phi_fu_11810_p66;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v_reg_5419 <= 3'd7;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        v_reg_5419 <= select_ln95_4_reg_14188;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vi_reg_5441 <= 3'd7;
    end else if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        vi_reg_5441 <= select_ln98_3_reg_14203;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln100_3_reg_14163 <= add_ln100_3_fu_13200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        add_ln107_reg_14248 <= add_ln107_fu_13769_p2;
        select_ln95_6_reg_14258 <= select_ln95_6_fu_13780_p3;
        select_ln98_4_reg_14253 <= select_ln98_4_fu_13774_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln77_reg_14100 <= add_ln77_fu_13081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        add_ln92_reg_14238 <= add_ln92_fu_13763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_13323_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln95_reg_14223 <= add_ln95_fu_13757_p2;
        add_ln98_reg_14218 <= add_ln98_fu_13751_p2;
        icmp_ln95_reg_14173 <= icmp_ln95_fu_13329_p2;
        or_ln95_reg_14183 <= or_ln95_fu_13439_p2;
        select_ln98_reg_14193 <= select_ln98_fu_13621_p3;
        trunc_ln109_reg_14213 <= trunc_ln109_fu_13747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter9 == 1'b1))) begin
        ap_phi_reg_pp2_iter10_empty_71_reg_12866 <= ap_phi_reg_pp2_iter9_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter10 == 1'b1))) begin
        ap_phi_reg_pp2_iter11_empty_71_reg_12866 <= ap_phi_reg_pp2_iter10_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter11 == 1'b1))) begin
        ap_phi_reg_pp2_iter12_empty_71_reg_12866 <= ap_phi_reg_pp2_iter11_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        ap_phi_reg_pp2_iter13_empty_71_reg_12866 <= ap_phi_reg_pp2_iter12_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter13 == 1'b1))) begin
        ap_phi_reg_pp2_iter14_empty_71_reg_12866 <= ap_phi_reg_pp2_iter13_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter14 == 1'b1))) begin
        ap_phi_reg_pp2_iter15_empty_71_reg_12866 <= ap_phi_reg_pp2_iter14_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        ap_phi_reg_pp2_iter16_empty_71_reg_12866 <= ap_phi_reg_pp2_iter15_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter16 == 1'b1))) begin
        ap_phi_reg_pp2_iter17_empty_71_reg_12866 <= ap_phi_reg_pp2_iter16_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter17 == 1'b1))) begin
        ap_phi_reg_pp2_iter18_empty_71_reg_12866 <= ap_phi_reg_pp2_iter17_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter18 == 1'b1))) begin
        ap_phi_reg_pp2_iter19_empty_71_reg_12866 <= ap_phi_reg_pp2_iter18_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_empty_71_reg_12866 <= ap_phi_reg_pp2_iter0_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter19 == 1'b1))) begin
        ap_phi_reg_pp2_iter20_empty_71_reg_12866 <= ap_phi_reg_pp2_iter19_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_reg_pp2_iter2_empty_71_reg_12866 <= ap_phi_reg_pp2_iter1_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_empty_71_reg_12866 <= ap_phi_reg_pp2_iter2_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        ap_phi_reg_pp2_iter5_empty_71_reg_12866 <= ap_phi_reg_pp2_iter4_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_reg_pp2_iter6_empty_71_reg_12866 <= ap_phi_reg_pp2_iter5_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        ap_phi_reg_pp2_iter7_empty_71_reg_12866 <= ap_phi_reg_pp2_iter6_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        ap_phi_reg_pp2_iter8_empty_71_reg_12866 <= ap_phi_reg_pp2_iter7_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1))) begin
        ap_phi_reg_pp2_iter9_empty_71_reg_12866 <= ap_phi_reg_pp2_iter8_empty_71_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln115_reg_14273 <= icmp_ln115_fu_13862_p2;
        icmp_ln115_reg_14273_pp2_iter1_reg <= icmp_ln115_reg_14273;
        trunc_ln117_reg_14277_pp2_iter1_reg <= trunc_ln117_reg_14277;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln115_reg_14273_pp2_iter2_reg <= icmp_ln115_reg_14273_pp2_iter1_reg;
        trunc_ln117_reg_14277_pp2_iter2_reg <= trunc_ln117_reg_14277_pp2_iter1_reg;
        trunc_ln_reg_14303 <= {{grp_fu_14093_p2[33:28]}};
        trunc_ln_reg_14303_pp2_iter10_reg <= trunc_ln_reg_14303_pp2_iter9_reg;
        trunc_ln_reg_14303_pp2_iter11_reg <= trunc_ln_reg_14303_pp2_iter10_reg;
        trunc_ln_reg_14303_pp2_iter12_reg <= trunc_ln_reg_14303_pp2_iter11_reg;
        trunc_ln_reg_14303_pp2_iter13_reg <= trunc_ln_reg_14303_pp2_iter12_reg;
        trunc_ln_reg_14303_pp2_iter14_reg <= trunc_ln_reg_14303_pp2_iter13_reg;
        trunc_ln_reg_14303_pp2_iter15_reg <= trunc_ln_reg_14303_pp2_iter14_reg;
        trunc_ln_reg_14303_pp2_iter16_reg <= trunc_ln_reg_14303_pp2_iter15_reg;
        trunc_ln_reg_14303_pp2_iter17_reg <= trunc_ln_reg_14303_pp2_iter16_reg;
        trunc_ln_reg_14303_pp2_iter18_reg <= trunc_ln_reg_14303_pp2_iter17_reg;
        trunc_ln_reg_14303_pp2_iter19_reg <= trunc_ln_reg_14303_pp2_iter18_reg;
        trunc_ln_reg_14303_pp2_iter4_reg <= trunc_ln_reg_14303;
        trunc_ln_reg_14303_pp2_iter5_reg <= trunc_ln_reg_14303_pp2_iter4_reg;
        trunc_ln_reg_14303_pp2_iter6_reg <= trunc_ln_reg_14303_pp2_iter5_reg;
        trunc_ln_reg_14303_pp2_iter7_reg <= trunc_ln_reg_14303_pp2_iter6_reg;
        trunc_ln_reg_14303_pp2_iter8_reg <= trunc_ln_reg_14303_pp2_iter7_reg;
        trunc_ln_reg_14303_pp2_iter9_reg <= trunc_ln_reg_14303_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln87_reg_14150 <= icmp_ln87_fu_13154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln92_reg_14169 <= icmp_ln92_fu_13323_p2;
        icmp_ln92_reg_14169_pp1_iter1_reg <= icmp_ln92_reg_14169;
        trunc_ln109_reg_14213_pp1_iter1_reg <= trunc_ln109_reg_14213;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        mul_reg_14243 <= grp_fu_3268_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        output_sum_0_1_reg_1703 <= output_sum_0_9_reg_9462;
        output_sum_10_1_reg_1583 <= output_sum_10_9_reg_9342;
        output_sum_11_1_reg_1571 <= output_sum_11_9_reg_9330;
        output_sum_12_1_reg_1559 <= output_sum_12_9_reg_9318;
        output_sum_13_1_reg_1547 <= output_sum_13_9_reg_9306;
        output_sum_14_1_reg_1535 <= output_sum_14_9_reg_9294;
        output_sum_15_1_reg_1523 <= output_sum_15_9_reg_9282;
        output_sum_16_1_reg_1511 <= output_sum_16_9_reg_9270;
        output_sum_17_1_reg_1499 <= output_sum_17_9_reg_9258;
        output_sum_18_1_reg_1487 <= output_sum_18_9_reg_9246;
        output_sum_19_1_reg_1475 <= output_sum_19_9_reg_9234;
        output_sum_1_1_reg_1691 <= output_sum_1_9_reg_9450;
        output_sum_20_1_reg_1463 <= output_sum_20_9_reg_9222;
        output_sum_21_1_reg_1451 <= output_sum_21_9_reg_9210;
        output_sum_22_1_reg_1439 <= output_sum_22_9_reg_9198;
        output_sum_23_1_reg_1427 <= output_sum_23_9_reg_9186;
        output_sum_24_1_reg_1415 <= output_sum_24_9_reg_9174;
        output_sum_25_1_reg_1403 <= output_sum_25_9_reg_9162;
        output_sum_26_1_reg_1391 <= output_sum_26_9_reg_9150;
        output_sum_27_1_reg_1379 <= output_sum_27_9_reg_9138;
        output_sum_28_1_reg_1367 <= output_sum_28_9_reg_9126;
        output_sum_29_1_reg_1355 <= output_sum_29_9_reg_9114;
        output_sum_2_1_reg_1679 <= output_sum_2_9_reg_9438;
        output_sum_30_1_reg_1343 <= output_sum_30_9_reg_9102;
        output_sum_31_1_reg_1331 <= output_sum_31_9_reg_9090;
        output_sum_3_1_reg_1667 <= output_sum_3_9_reg_9426;
        output_sum_4_1_reg_1655 <= output_sum_4_9_reg_9414;
        output_sum_5_1_reg_1643 <= output_sum_5_9_reg_9402;
        output_sum_6_1_reg_1631 <= output_sum_6_9_reg_9390;
        output_sum_7_1_reg_1619 <= output_sum_7_9_reg_9378;
        output_sum_8_1_reg_1607 <= output_sum_8_9_reg_9366;
        output_sum_9_1_reg_1595 <= output_sum_9_9_reg_9354;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_13087_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        select_ln77_1_reg_14115 <= select_ln77_1_fu_13113_p3;
        select_ln77_reg_14108 <= select_ln77_fu_13099_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln92_fu_13323_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln92_1_reg_14178 <= select_ln92_1_fu_13343_p3;
        select_ln95_4_reg_14188 <= select_ln95_4_fu_13595_p3;
        select_ln98_3_reg_14203 <= select_ln98_3_fu_13724_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shl_ln_reg_14140[16 : 5] <= shl_ln_fu_13141_p3[16 : 5];
        trunc_ln83_cast8_reg_14133[5 : 0] <= trunc_ln83_cast8_fu_13138_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_reg_14273_pp2_iter1_reg == 1'd0))) begin
        tmp_reg_14292 <= tmp_fu_13891_p34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_13862_p2 == 1'd0))) begin
        trunc_ln117_reg_14277 <= trunc_ln117_fu_13872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_13154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln89_reg_14159 <= trunc_ln89_fu_13165_p1;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_13154_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd1) & (1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_condition_pp2_exit_iter2_state22 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter2_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_13862_p2 == 1'd1))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln77_fu_13087_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter19 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_iii_2_phi_fu_5456_p4 = add_ln107_reg_14248;
    end else begin
        ap_phi_mux_iii_2_phi_fu_5456_p4 = iii_2_reg_5452;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten107_phi_fu_5412_p4 = select_ln95_6_reg_14258;
    end else begin
        ap_phi_mux_indvar_flatten107_phi_fu_5412_p4 = indvar_flatten107_reg_5408;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten275_phi_fu_5389_p4 = add_ln92_reg_14238;
    end else begin
        ap_phi_mux_indvar_flatten275_phi_fu_5389_p4 = indvar_flatten275_reg_5385;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_5434_p4 = select_ln98_4_reg_14253;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_5434_p4 = indvar_flatten_reg_5430;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_iv_phi_fu_5401_p4 = select_ln92_1_reg_14178;
    end else begin
        ap_phi_mux_iv_phi_fu_5401_p4 = iv_reg_5397;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_0_11_phi_fu_12764_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_0_11_phi_fu_12764_p66 = output_sum_0_9_reg_9462;
    end else begin
        ap_phi_mux_output_sum_0_11_phi_fu_12764_p66 = ap_phi_reg_pp2_iter3_output_sum_0_11_reg_12760;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_0_31_phi_fu_5286_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_0_31_phi_fu_5286_p64 = output_sum_0_2_reg_2078;
    end else begin
        ap_phi_mux_output_sum_0_31_phi_fu_5286_p64 = ap_phi_reg_pp0_iter1_output_sum_0_31_reg_5282;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0))) begin
        ap_phi_mux_output_sum_0_8_phi_fu_8981_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_0_8_phi_fu_8981_p64 = output_sum_0_7_reg_5804;
    end else begin
        ap_phi_mux_output_sum_0_8_phi_fu_8981_p64 = ap_phi_reg_pp1_iter1_output_sum_0_8_reg_8977;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_0_9_phi_fu_9466_p4 = ap_phi_mux_output_sum_0_11_phi_fu_12764_p66;
    end else begin
        ap_phi_mux_output_sum_0_9_phi_fu_9466_p4 = output_sum_0_9_reg_9462;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_10_11_phi_fu_11704_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_10_11_phi_fu_11704_p66 = output_sum_10_9_reg_9342;
    end else begin
        ap_phi_mux_output_sum_10_11_phi_fu_11704_p66 = ap_phi_reg_pp2_iter3_output_sum_10_11_reg_11700;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_10_3_phi_fu_4256_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_10_3_phi_fu_4256_p64 = output_sum_10_2_reg_1968;
    end else begin
        ap_phi_mux_output_sum_10_3_phi_fu_4256_p64 = ap_phi_reg_pp0_iter1_output_sum_10_3_reg_4252;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10))) begin
        ap_phi_mux_output_sum_10_8_phi_fu_7961_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_10_8_phi_fu_7961_p64 = output_sum_10_7_reg_5694;
    end else begin
        ap_phi_mux_output_sum_10_8_phi_fu_7961_p64 = ap_phi_reg_pp1_iter1_output_sum_10_8_reg_7957;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_10_9_phi_fu_9346_p4 = ap_phi_mux_output_sum_10_11_phi_fu_11704_p66;
    end else begin
        ap_phi_mux_output_sum_10_9_phi_fu_9346_p4 = output_sum_10_9_reg_9342;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_11_11_phi_fu_11598_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_11_11_phi_fu_11598_p66 = output_sum_11_9_reg_9330;
    end else begin
        ap_phi_mux_output_sum_11_11_phi_fu_11598_p66 = ap_phi_reg_pp2_iter3_output_sum_11_11_reg_11594;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_11_3_phi_fu_4153_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_11_3_phi_fu_4153_p64 = output_sum_11_2_reg_1957;
    end else begin
        ap_phi_mux_output_sum_11_3_phi_fu_4153_p64 = ap_phi_reg_pp0_iter1_output_sum_11_3_reg_4149;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11))) begin
        ap_phi_mux_output_sum_11_8_phi_fu_7859_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_11_8_phi_fu_7859_p64 = output_sum_11_7_reg_5683;
    end else begin
        ap_phi_mux_output_sum_11_8_phi_fu_7859_p64 = ap_phi_reg_pp1_iter1_output_sum_11_8_reg_7855;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_11_9_phi_fu_9334_p4 = ap_phi_mux_output_sum_11_11_phi_fu_11598_p66;
    end else begin
        ap_phi_mux_output_sum_11_9_phi_fu_9334_p4 = output_sum_11_9_reg_9330;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_12_11_phi_fu_11492_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_12_11_phi_fu_11492_p66 = output_sum_12_9_reg_9318;
    end else begin
        ap_phi_mux_output_sum_12_11_phi_fu_11492_p66 = ap_phi_reg_pp2_iter3_output_sum_12_11_reg_11488;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_12_3_phi_fu_4050_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_12_3_phi_fu_4050_p64 = output_sum_12_2_reg_1946;
    end else begin
        ap_phi_mux_output_sum_12_3_phi_fu_4050_p64 = ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4046;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12))) begin
        ap_phi_mux_output_sum_12_8_phi_fu_7757_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_12_8_phi_fu_7757_p64 = output_sum_12_7_reg_5672;
    end else begin
        ap_phi_mux_output_sum_12_8_phi_fu_7757_p64 = ap_phi_reg_pp1_iter1_output_sum_12_8_reg_7753;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_12_9_phi_fu_9322_p4 = ap_phi_mux_output_sum_12_11_phi_fu_11492_p66;
    end else begin
        ap_phi_mux_output_sum_12_9_phi_fu_9322_p4 = output_sum_12_9_reg_9318;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_13_11_phi_fu_11386_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_13_11_phi_fu_11386_p66 = output_sum_13_9_reg_9306;
    end else begin
        ap_phi_mux_output_sum_13_11_phi_fu_11386_p66 = ap_phi_reg_pp2_iter3_output_sum_13_11_reg_11382;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_13_3_phi_fu_3947_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_13_3_phi_fu_3947_p64 = output_sum_13_2_reg_1935;
    end else begin
        ap_phi_mux_output_sum_13_3_phi_fu_3947_p64 = ap_phi_reg_pp0_iter1_output_sum_13_3_reg_3943;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13))) begin
        ap_phi_mux_output_sum_13_8_phi_fu_7655_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_13_8_phi_fu_7655_p64 = output_sum_13_7_reg_5661;
    end else begin
        ap_phi_mux_output_sum_13_8_phi_fu_7655_p64 = ap_phi_reg_pp1_iter1_output_sum_13_8_reg_7651;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_13_9_phi_fu_9310_p4 = ap_phi_mux_output_sum_13_11_phi_fu_11386_p66;
    end else begin
        ap_phi_mux_output_sum_13_9_phi_fu_9310_p4 = output_sum_13_9_reg_9306;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_14_11_phi_fu_11280_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_14_11_phi_fu_11280_p66 = output_sum_14_9_reg_9294;
    end else begin
        ap_phi_mux_output_sum_14_11_phi_fu_11280_p66 = ap_phi_reg_pp2_iter3_output_sum_14_11_reg_11276;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_14_3_phi_fu_3844_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_14_3_phi_fu_3844_p64 = output_sum_14_2_reg_1924;
    end else begin
        ap_phi_mux_output_sum_14_3_phi_fu_3844_p64 = ap_phi_reg_pp0_iter1_output_sum_14_3_reg_3840;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14))) begin
        ap_phi_mux_output_sum_14_8_phi_fu_7553_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_14_8_phi_fu_7553_p64 = output_sum_14_7_reg_5650;
    end else begin
        ap_phi_mux_output_sum_14_8_phi_fu_7553_p64 = ap_phi_reg_pp1_iter1_output_sum_14_8_reg_7549;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_14_9_phi_fu_9298_p4 = ap_phi_mux_output_sum_14_11_phi_fu_11280_p66;
    end else begin
        ap_phi_mux_output_sum_14_9_phi_fu_9298_p4 = output_sum_14_9_reg_9294;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_15_11_phi_fu_11174_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_15_11_phi_fu_11174_p66 = output_sum_15_9_reg_9282;
    end else begin
        ap_phi_mux_output_sum_15_11_phi_fu_11174_p66 = ap_phi_reg_pp2_iter3_output_sum_15_11_reg_11170;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_15_3_phi_fu_3741_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_15_3_phi_fu_3741_p64 = output_sum_15_2_reg_1913;
    end else begin
        ap_phi_mux_output_sum_15_3_phi_fu_3741_p64 = ap_phi_reg_pp0_iter1_output_sum_15_3_reg_3737;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15))) begin
        ap_phi_mux_output_sum_15_8_phi_fu_7451_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_15_8_phi_fu_7451_p64 = output_sum_15_7_reg_5639;
    end else begin
        ap_phi_mux_output_sum_15_8_phi_fu_7451_p64 = ap_phi_reg_pp1_iter1_output_sum_15_8_reg_7447;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_15_9_phi_fu_9286_p4 = ap_phi_mux_output_sum_15_11_phi_fu_11174_p66;
    end else begin
        ap_phi_mux_output_sum_15_9_phi_fu_9286_p4 = output_sum_15_9_reg_9282;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_16_11_phi_fu_11068_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_16_11_phi_fu_11068_p66 = output_sum_16_9_reg_9270;
    end else begin
        ap_phi_mux_output_sum_16_11_phi_fu_11068_p66 = ap_phi_reg_pp2_iter3_output_sum_16_11_reg_11064;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_16_3_phi_fu_3638_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_16_3_phi_fu_3638_p64 = output_sum_16_2_reg_1902;
    end else begin
        ap_phi_mux_output_sum_16_3_phi_fu_3638_p64 = ap_phi_reg_pp0_iter1_output_sum_16_3_reg_3634;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16))) begin
        ap_phi_mux_output_sum_16_8_phi_fu_7349_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_16_8_phi_fu_7349_p64 = output_sum_16_7_reg_5628;
    end else begin
        ap_phi_mux_output_sum_16_8_phi_fu_7349_p64 = ap_phi_reg_pp1_iter1_output_sum_16_8_reg_7345;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_16_9_phi_fu_9274_p4 = ap_phi_mux_output_sum_16_11_phi_fu_11068_p66;
    end else begin
        ap_phi_mux_output_sum_16_9_phi_fu_9274_p4 = output_sum_16_9_reg_9270;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_17_11_phi_fu_10962_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_17_11_phi_fu_10962_p66 = output_sum_17_9_reg_9258;
    end else begin
        ap_phi_mux_output_sum_17_11_phi_fu_10962_p66 = ap_phi_reg_pp2_iter3_output_sum_17_11_reg_10958;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_17_3_phi_fu_3535_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_17_3_phi_fu_3535_p64 = output_sum_17_2_reg_1891;
    end else begin
        ap_phi_mux_output_sum_17_3_phi_fu_3535_p64 = ap_phi_reg_pp0_iter1_output_sum_17_3_reg_3531;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17))) begin
        ap_phi_mux_output_sum_17_8_phi_fu_7247_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_17_8_phi_fu_7247_p64 = output_sum_17_7_reg_5617;
    end else begin
        ap_phi_mux_output_sum_17_8_phi_fu_7247_p64 = ap_phi_reg_pp1_iter1_output_sum_17_8_reg_7243;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_17_9_phi_fu_9262_p4 = ap_phi_mux_output_sum_17_11_phi_fu_10962_p66;
    end else begin
        ap_phi_mux_output_sum_17_9_phi_fu_9262_p4 = output_sum_17_9_reg_9258;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_18_11_phi_fu_10856_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_18_11_phi_fu_10856_p66 = output_sum_18_9_reg_9246;
    end else begin
        ap_phi_mux_output_sum_18_11_phi_fu_10856_p66 = ap_phi_reg_pp2_iter3_output_sum_18_11_reg_10852;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_18_3_phi_fu_3432_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_18_3_phi_fu_3432_p64 = output_sum_18_2_reg_1880;
    end else begin
        ap_phi_mux_output_sum_18_3_phi_fu_3432_p64 = ap_phi_reg_pp0_iter1_output_sum_18_3_reg_3428;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18))) begin
        ap_phi_mux_output_sum_18_8_phi_fu_7145_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_18_8_phi_fu_7145_p64 = output_sum_18_7_reg_5606;
    end else begin
        ap_phi_mux_output_sum_18_8_phi_fu_7145_p64 = ap_phi_reg_pp1_iter1_output_sum_18_8_reg_7141;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_18_9_phi_fu_9250_p4 = ap_phi_mux_output_sum_18_11_phi_fu_10856_p66;
    end else begin
        ap_phi_mux_output_sum_18_9_phi_fu_9250_p4 = output_sum_18_9_reg_9246;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_19_11_phi_fu_10750_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_19_11_phi_fu_10750_p66 = output_sum_19_9_reg_9234;
    end else begin
        ap_phi_mux_output_sum_19_11_phi_fu_10750_p66 = ap_phi_reg_pp2_iter3_output_sum_19_11_reg_10746;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_19_3_phi_fu_3329_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_19_3_phi_fu_3329_p64 = output_sum_19_2_reg_1869;
    end else begin
        ap_phi_mux_output_sum_19_3_phi_fu_3329_p64 = ap_phi_reg_pp0_iter1_output_sum_19_3_reg_3325;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19))) begin
        ap_phi_mux_output_sum_19_8_phi_fu_7043_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_19_8_phi_fu_7043_p64 = output_sum_19_7_reg_5595;
    end else begin
        ap_phi_mux_output_sum_19_8_phi_fu_7043_p64 = ap_phi_reg_pp1_iter1_output_sum_19_8_reg_7039;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_19_9_phi_fu_9238_p4 = ap_phi_mux_output_sum_19_11_phi_fu_10750_p66;
    end else begin
        ap_phi_mux_output_sum_19_9_phi_fu_9238_p4 = output_sum_19_9_reg_9234;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_1_11_phi_fu_12658_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_1_11_phi_fu_12658_p66 = output_sum_1_9_reg_9450;
    end else begin
        ap_phi_mux_output_sum_1_11_phi_fu_12658_p66 = ap_phi_reg_pp2_iter3_output_sum_1_11_reg_12654;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_1_3_phi_fu_5183_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_1_3_phi_fu_5183_p64 = output_sum_1_2_reg_2067;
    end else begin
        ap_phi_mux_output_sum_1_3_phi_fu_5183_p64 = ap_phi_reg_pp0_iter1_output_sum_1_3_reg_5179;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1))) begin
        ap_phi_mux_output_sum_1_8_phi_fu_8879_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_1_8_phi_fu_8879_p64 = output_sum_1_7_reg_5793;
    end else begin
        ap_phi_mux_output_sum_1_8_phi_fu_8879_p64 = ap_phi_reg_pp1_iter1_output_sum_1_8_reg_8875;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_1_9_phi_fu_9454_p4 = ap_phi_mux_output_sum_1_11_phi_fu_12658_p66;
    end else begin
        ap_phi_mux_output_sum_1_9_phi_fu_9454_p4 = output_sum_1_9_reg_9450;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_20_11_phi_fu_10644_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_20_11_phi_fu_10644_p66 = output_sum_20_9_reg_9222;
    end else begin
        ap_phi_mux_output_sum_20_11_phi_fu_10644_p66 = ap_phi_reg_pp2_iter3_output_sum_20_11_reg_10640;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_20_3_phi_fu_3226_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_20_3_phi_fu_3226_p64 = output_sum_20_2_reg_1858;
    end else begin
        ap_phi_mux_output_sum_20_3_phi_fu_3226_p64 = ap_phi_reg_pp0_iter1_output_sum_20_3_reg_3222;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20))) begin
        ap_phi_mux_output_sum_20_8_phi_fu_6941_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_20_8_phi_fu_6941_p64 = output_sum_20_7_reg_5584;
    end else begin
        ap_phi_mux_output_sum_20_8_phi_fu_6941_p64 = ap_phi_reg_pp1_iter1_output_sum_20_8_reg_6937;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_20_9_phi_fu_9226_p4 = ap_phi_mux_output_sum_20_11_phi_fu_10644_p66;
    end else begin
        ap_phi_mux_output_sum_20_9_phi_fu_9226_p4 = output_sum_20_9_reg_9222;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_21_11_phi_fu_10538_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_21_11_phi_fu_10538_p66 = output_sum_21_9_reg_9210;
    end else begin
        ap_phi_mux_output_sum_21_11_phi_fu_10538_p66 = ap_phi_reg_pp2_iter3_output_sum_21_11_reg_10534;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_21_3_phi_fu_3123_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_21_3_phi_fu_3123_p64 = output_sum_21_2_reg_1847;
    end else begin
        ap_phi_mux_output_sum_21_3_phi_fu_3123_p64 = ap_phi_reg_pp0_iter1_output_sum_21_3_reg_3119;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21))) begin
        ap_phi_mux_output_sum_21_8_phi_fu_6839_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_21_8_phi_fu_6839_p64 = output_sum_21_7_reg_5573;
    end else begin
        ap_phi_mux_output_sum_21_8_phi_fu_6839_p64 = ap_phi_reg_pp1_iter1_output_sum_21_8_reg_6835;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_21_9_phi_fu_9214_p4 = ap_phi_mux_output_sum_21_11_phi_fu_10538_p66;
    end else begin
        ap_phi_mux_output_sum_21_9_phi_fu_9214_p4 = output_sum_21_9_reg_9210;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_22_11_phi_fu_10432_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_22_11_phi_fu_10432_p66 = output_sum_22_9_reg_9198;
    end else begin
        ap_phi_mux_output_sum_22_11_phi_fu_10432_p66 = ap_phi_reg_pp2_iter3_output_sum_22_11_reg_10428;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_22_3_phi_fu_3020_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_22_3_phi_fu_3020_p64 = output_sum_22_2_reg_1836;
    end else begin
        ap_phi_mux_output_sum_22_3_phi_fu_3020_p64 = ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3016;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22))) begin
        ap_phi_mux_output_sum_22_8_phi_fu_6737_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_22_8_phi_fu_6737_p64 = output_sum_22_7_reg_5562;
    end else begin
        ap_phi_mux_output_sum_22_8_phi_fu_6737_p64 = ap_phi_reg_pp1_iter1_output_sum_22_8_reg_6733;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_22_9_phi_fu_9202_p4 = ap_phi_mux_output_sum_22_11_phi_fu_10432_p66;
    end else begin
        ap_phi_mux_output_sum_22_9_phi_fu_9202_p4 = output_sum_22_9_reg_9198;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_23_11_phi_fu_10326_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_23_11_phi_fu_10326_p66 = output_sum_23_9_reg_9186;
    end else begin
        ap_phi_mux_output_sum_23_11_phi_fu_10326_p66 = ap_phi_reg_pp2_iter3_output_sum_23_11_reg_10322;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_23_3_phi_fu_2917_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_23_3_phi_fu_2917_p64 = output_sum_23_2_reg_1825;
    end else begin
        ap_phi_mux_output_sum_23_3_phi_fu_2917_p64 = ap_phi_reg_pp0_iter1_output_sum_23_3_reg_2913;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23))) begin
        ap_phi_mux_output_sum_23_8_phi_fu_6635_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_23_8_phi_fu_6635_p64 = output_sum_23_7_reg_5551;
    end else begin
        ap_phi_mux_output_sum_23_8_phi_fu_6635_p64 = ap_phi_reg_pp1_iter1_output_sum_23_8_reg_6631;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_23_9_phi_fu_9190_p4 = ap_phi_mux_output_sum_23_11_phi_fu_10326_p66;
    end else begin
        ap_phi_mux_output_sum_23_9_phi_fu_9190_p4 = output_sum_23_9_reg_9186;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_24_11_phi_fu_10220_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_24_11_phi_fu_10220_p66 = output_sum_24_9_reg_9174;
    end else begin
        ap_phi_mux_output_sum_24_11_phi_fu_10220_p66 = ap_phi_reg_pp2_iter3_output_sum_24_11_reg_10216;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_24_3_phi_fu_2814_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_24_3_phi_fu_2814_p64 = output_sum_24_2_reg_1814;
    end else begin
        ap_phi_mux_output_sum_24_3_phi_fu_2814_p64 = ap_phi_reg_pp0_iter1_output_sum_24_3_reg_2810;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24))) begin
        ap_phi_mux_output_sum_24_8_phi_fu_6533_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_24_8_phi_fu_6533_p64 = output_sum_24_7_reg_5540;
    end else begin
        ap_phi_mux_output_sum_24_8_phi_fu_6533_p64 = ap_phi_reg_pp1_iter1_output_sum_24_8_reg_6529;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_24_9_phi_fu_9178_p4 = ap_phi_mux_output_sum_24_11_phi_fu_10220_p66;
    end else begin
        ap_phi_mux_output_sum_24_9_phi_fu_9178_p4 = output_sum_24_9_reg_9174;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_25_11_phi_fu_10114_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_25_11_phi_fu_10114_p66 = output_sum_25_9_reg_9162;
    end else begin
        ap_phi_mux_output_sum_25_11_phi_fu_10114_p66 = ap_phi_reg_pp2_iter3_output_sum_25_11_reg_10110;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_25_3_phi_fu_2711_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_25_3_phi_fu_2711_p64 = output_sum_25_2_reg_1803;
    end else begin
        ap_phi_mux_output_sum_25_3_phi_fu_2711_p64 = ap_phi_reg_pp0_iter1_output_sum_25_3_reg_2707;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25))) begin
        ap_phi_mux_output_sum_25_8_phi_fu_6431_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_25_8_phi_fu_6431_p64 = output_sum_25_7_reg_5529;
    end else begin
        ap_phi_mux_output_sum_25_8_phi_fu_6431_p64 = ap_phi_reg_pp1_iter1_output_sum_25_8_reg_6427;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_25_9_phi_fu_9166_p4 = ap_phi_mux_output_sum_25_11_phi_fu_10114_p66;
    end else begin
        ap_phi_mux_output_sum_25_9_phi_fu_9166_p4 = output_sum_25_9_reg_9162;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_26_11_phi_fu_10008_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_26_11_phi_fu_10008_p66 = output_sum_26_9_reg_9150;
    end else begin
        ap_phi_mux_output_sum_26_11_phi_fu_10008_p66 = ap_phi_reg_pp2_iter3_output_sum_26_11_reg_10004;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_26_3_phi_fu_2608_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_26_3_phi_fu_2608_p64 = output_sum_26_2_reg_1792;
    end else begin
        ap_phi_mux_output_sum_26_3_phi_fu_2608_p64 = ap_phi_reg_pp0_iter1_output_sum_26_3_reg_2604;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26))) begin
        ap_phi_mux_output_sum_26_8_phi_fu_6329_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_26_8_phi_fu_6329_p64 = output_sum_26_7_reg_5518;
    end else begin
        ap_phi_mux_output_sum_26_8_phi_fu_6329_p64 = ap_phi_reg_pp1_iter1_output_sum_26_8_reg_6325;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_26_9_phi_fu_9154_p4 = ap_phi_mux_output_sum_26_11_phi_fu_10008_p66;
    end else begin
        ap_phi_mux_output_sum_26_9_phi_fu_9154_p4 = output_sum_26_9_reg_9150;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_27_11_phi_fu_9902_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_27_11_phi_fu_9902_p66 = output_sum_27_9_reg_9138;
    end else begin
        ap_phi_mux_output_sum_27_11_phi_fu_9902_p66 = ap_phi_reg_pp2_iter3_output_sum_27_11_reg_9898;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_27_3_phi_fu_2505_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_27_3_phi_fu_2505_p64 = output_sum_27_2_reg_1781;
    end else begin
        ap_phi_mux_output_sum_27_3_phi_fu_2505_p64 = ap_phi_reg_pp0_iter1_output_sum_27_3_reg_2501;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27))) begin
        ap_phi_mux_output_sum_27_8_phi_fu_6227_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_27_8_phi_fu_6227_p64 = output_sum_27_7_reg_5507;
    end else begin
        ap_phi_mux_output_sum_27_8_phi_fu_6227_p64 = ap_phi_reg_pp1_iter1_output_sum_27_8_reg_6223;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_27_9_phi_fu_9142_p4 = ap_phi_mux_output_sum_27_11_phi_fu_9902_p66;
    end else begin
        ap_phi_mux_output_sum_27_9_phi_fu_9142_p4 = output_sum_27_9_reg_9138;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_28_11_phi_fu_9796_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_28_11_phi_fu_9796_p66 = output_sum_28_9_reg_9126;
    end else begin
        ap_phi_mux_output_sum_28_11_phi_fu_9796_p66 = ap_phi_reg_pp2_iter3_output_sum_28_11_reg_9792;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_28_3_phi_fu_2402_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_28_3_phi_fu_2402_p64 = output_sum_28_2_reg_1770;
    end else begin
        ap_phi_mux_output_sum_28_3_phi_fu_2402_p64 = ap_phi_reg_pp0_iter1_output_sum_28_3_reg_2398;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28))) begin
        ap_phi_mux_output_sum_28_8_phi_fu_6125_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_28_8_phi_fu_6125_p64 = output_sum_28_7_reg_5496;
    end else begin
        ap_phi_mux_output_sum_28_8_phi_fu_6125_p64 = ap_phi_reg_pp1_iter1_output_sum_28_8_reg_6121;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_28_9_phi_fu_9130_p4 = ap_phi_mux_output_sum_28_11_phi_fu_9796_p66;
    end else begin
        ap_phi_mux_output_sum_28_9_phi_fu_9130_p4 = output_sum_28_9_reg_9126;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_29_11_phi_fu_9690_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_29_11_phi_fu_9690_p66 = output_sum_29_9_reg_9114;
    end else begin
        ap_phi_mux_output_sum_29_11_phi_fu_9690_p66 = ap_phi_reg_pp2_iter3_output_sum_29_11_reg_9686;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_29_3_phi_fu_2299_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_29_3_phi_fu_2299_p64 = output_sum_29_2_reg_1759;
    end else begin
        ap_phi_mux_output_sum_29_3_phi_fu_2299_p64 = ap_phi_reg_pp0_iter1_output_sum_29_3_reg_2295;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29))) begin
        ap_phi_mux_output_sum_29_8_phi_fu_6023_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_29_8_phi_fu_6023_p64 = output_sum_29_7_reg_5485;
    end else begin
        ap_phi_mux_output_sum_29_8_phi_fu_6023_p64 = ap_phi_reg_pp1_iter1_output_sum_29_8_reg_6019;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_29_9_phi_fu_9118_p4 = ap_phi_mux_output_sum_29_11_phi_fu_9690_p66;
    end else begin
        ap_phi_mux_output_sum_29_9_phi_fu_9118_p4 = output_sum_29_9_reg_9114;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_2_11_phi_fu_12552_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_2_11_phi_fu_12552_p66 = output_sum_2_9_reg_9438;
    end else begin
        ap_phi_mux_output_sum_2_11_phi_fu_12552_p66 = ap_phi_reg_pp2_iter3_output_sum_2_11_reg_12548;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_2_3_phi_fu_5080_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_2_3_phi_fu_5080_p64 = output_sum_2_2_reg_2056;
    end else begin
        ap_phi_mux_output_sum_2_3_phi_fu_5080_p64 = ap_phi_reg_pp0_iter1_output_sum_2_3_reg_5076;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2))) begin
        ap_phi_mux_output_sum_2_8_phi_fu_8777_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_2_8_phi_fu_8777_p64 = output_sum_2_7_reg_5782;
    end else begin
        ap_phi_mux_output_sum_2_8_phi_fu_8777_p64 = ap_phi_reg_pp1_iter1_output_sum_2_8_reg_8773;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_2_9_phi_fu_9442_p4 = ap_phi_mux_output_sum_2_11_phi_fu_12552_p66;
    end else begin
        ap_phi_mux_output_sum_2_9_phi_fu_9442_p4 = output_sum_2_9_reg_9438;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_30_11_phi_fu_9584_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_30_11_phi_fu_9584_p66 = output_sum_30_9_reg_9102;
    end else begin
        ap_phi_mux_output_sum_30_11_phi_fu_9584_p66 = ap_phi_reg_pp2_iter3_output_sum_30_11_reg_9580;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_30_3_phi_fu_2196_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_30_3_phi_fu_2196_p64 = output_sum_30_2_reg_1748;
    end else begin
        ap_phi_mux_output_sum_30_3_phi_fu_2196_p64 = ap_phi_reg_pp0_iter1_output_sum_30_3_reg_2192;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30))) begin
        ap_phi_mux_output_sum_30_8_phi_fu_5921_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_30_8_phi_fu_5921_p64 = output_sum_30_7_reg_5474;
    end else begin
        ap_phi_mux_output_sum_30_8_phi_fu_5921_p64 = ap_phi_reg_pp1_iter1_output_sum_30_8_reg_5917;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_30_9_phi_fu_9106_p4 = ap_phi_mux_output_sum_30_11_phi_fu_9584_p66;
    end else begin
        ap_phi_mux_output_sum_30_9_phi_fu_9106_p4 = output_sum_30_9_reg_9102;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_31_11_phi_fu_9478_p66 = output_sum_31_9_reg_9090;
    end else if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_31_11_phi_fu_9478_p66 = 32'd0;
    end else begin
        ap_phi_mux_output_sum_31_11_phi_fu_9478_p66 = ap_phi_reg_pp2_iter3_output_sum_31_11_reg_9474;
    end
end

always @ (*) begin
    if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_31_3_phi_fu_2093_p64 = output_sum_31_2_reg_1737;
    end else if (((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_31_3_phi_fu_2093_p64 = layer_2_bias_q0;
    end else begin
        ap_phi_mux_output_sum_31_3_phi_fu_2093_p64 = ap_phi_reg_pp0_iter1_output_sum_31_3_reg_2089;
    end
end

always @ (*) begin
    if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)))) begin
        ap_phi_mux_output_sum_31_8_phi_fu_5819_p64 = output_sum_31_7_reg_5463;
    end else if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31))) begin
        ap_phi_mux_output_sum_31_8_phi_fu_5819_p64 = grp_fu_3263_p_dout0;
    end else begin
        ap_phi_mux_output_sum_31_8_phi_fu_5819_p64 = ap_phi_reg_pp1_iter1_output_sum_31_8_reg_5815;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_31_9_phi_fu_9094_p4 = ap_phi_mux_output_sum_31_11_phi_fu_9478_p66;
    end else begin
        ap_phi_mux_output_sum_31_9_phi_fu_9094_p4 = output_sum_31_9_reg_9090;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_3_11_phi_fu_12446_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_3_11_phi_fu_12446_p66 = output_sum_3_9_reg_9426;
    end else begin
        ap_phi_mux_output_sum_3_11_phi_fu_12446_p66 = ap_phi_reg_pp2_iter3_output_sum_3_11_reg_12442;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_3_3_phi_fu_4977_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_3_3_phi_fu_4977_p64 = output_sum_3_2_reg_2045;
    end else begin
        ap_phi_mux_output_sum_3_3_phi_fu_4977_p64 = ap_phi_reg_pp0_iter1_output_sum_3_3_reg_4973;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3))) begin
        ap_phi_mux_output_sum_3_8_phi_fu_8675_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_3_8_phi_fu_8675_p64 = output_sum_3_7_reg_5771;
    end else begin
        ap_phi_mux_output_sum_3_8_phi_fu_8675_p64 = ap_phi_reg_pp1_iter1_output_sum_3_8_reg_8671;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_3_9_phi_fu_9430_p4 = ap_phi_mux_output_sum_3_11_phi_fu_12446_p66;
    end else begin
        ap_phi_mux_output_sum_3_9_phi_fu_9430_p4 = output_sum_3_9_reg_9426;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_4_11_phi_fu_12340_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_4_11_phi_fu_12340_p66 = output_sum_4_9_reg_9414;
    end else begin
        ap_phi_mux_output_sum_4_11_phi_fu_12340_p66 = ap_phi_reg_pp2_iter3_output_sum_4_11_reg_12336;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_4_3_phi_fu_4874_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_4_3_phi_fu_4874_p64 = output_sum_4_2_reg_2034;
    end else begin
        ap_phi_mux_output_sum_4_3_phi_fu_4874_p64 = ap_phi_reg_pp0_iter1_output_sum_4_3_reg_4870;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4))) begin
        ap_phi_mux_output_sum_4_8_phi_fu_8573_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_4_8_phi_fu_8573_p64 = output_sum_4_7_reg_5760;
    end else begin
        ap_phi_mux_output_sum_4_8_phi_fu_8573_p64 = ap_phi_reg_pp1_iter1_output_sum_4_8_reg_8569;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_4_9_phi_fu_9418_p4 = ap_phi_mux_output_sum_4_11_phi_fu_12340_p66;
    end else begin
        ap_phi_mux_output_sum_4_9_phi_fu_9418_p4 = output_sum_4_9_reg_9414;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_5_11_phi_fu_12234_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_5_11_phi_fu_12234_p66 = output_sum_5_9_reg_9402;
    end else begin
        ap_phi_mux_output_sum_5_11_phi_fu_12234_p66 = ap_phi_reg_pp2_iter3_output_sum_5_11_reg_12230;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_5_3_phi_fu_4771_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_5_3_phi_fu_4771_p64 = output_sum_5_2_reg_2023;
    end else begin
        ap_phi_mux_output_sum_5_3_phi_fu_4771_p64 = ap_phi_reg_pp0_iter1_output_sum_5_3_reg_4767;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5))) begin
        ap_phi_mux_output_sum_5_8_phi_fu_8471_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_5_8_phi_fu_8471_p64 = output_sum_5_7_reg_5749;
    end else begin
        ap_phi_mux_output_sum_5_8_phi_fu_8471_p64 = ap_phi_reg_pp1_iter1_output_sum_5_8_reg_8467;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_5_9_phi_fu_9406_p4 = ap_phi_mux_output_sum_5_11_phi_fu_12234_p66;
    end else begin
        ap_phi_mux_output_sum_5_9_phi_fu_9406_p4 = output_sum_5_9_reg_9402;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_6_11_phi_fu_12128_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_6_11_phi_fu_12128_p66 = output_sum_6_9_reg_9390;
    end else begin
        ap_phi_mux_output_sum_6_11_phi_fu_12128_p66 = ap_phi_reg_pp2_iter3_output_sum_6_11_reg_12124;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_6_3_phi_fu_4668_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_6_3_phi_fu_4668_p64 = output_sum_6_2_reg_2012;
    end else begin
        ap_phi_mux_output_sum_6_3_phi_fu_4668_p64 = ap_phi_reg_pp0_iter1_output_sum_6_3_reg_4664;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6))) begin
        ap_phi_mux_output_sum_6_8_phi_fu_8369_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_6_8_phi_fu_8369_p64 = output_sum_6_7_reg_5738;
    end else begin
        ap_phi_mux_output_sum_6_8_phi_fu_8369_p64 = ap_phi_reg_pp1_iter1_output_sum_6_8_reg_8365;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_6_9_phi_fu_9394_p4 = ap_phi_mux_output_sum_6_11_phi_fu_12128_p66;
    end else begin
        ap_phi_mux_output_sum_6_9_phi_fu_9394_p4 = output_sum_6_9_reg_9390;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_7_11_phi_fu_12022_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_7_11_phi_fu_12022_p66 = output_sum_7_9_reg_9378;
    end else begin
        ap_phi_mux_output_sum_7_11_phi_fu_12022_p66 = ap_phi_reg_pp2_iter3_output_sum_7_11_reg_12018;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_7_3_phi_fu_4565_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_7_3_phi_fu_4565_p64 = output_sum_7_2_reg_2001;
    end else begin
        ap_phi_mux_output_sum_7_3_phi_fu_4565_p64 = ap_phi_reg_pp0_iter1_output_sum_7_3_reg_4561;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7))) begin
        ap_phi_mux_output_sum_7_8_phi_fu_8267_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_7_8_phi_fu_8267_p64 = output_sum_7_7_reg_5727;
    end else begin
        ap_phi_mux_output_sum_7_8_phi_fu_8267_p64 = ap_phi_reg_pp1_iter1_output_sum_7_8_reg_8263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_7_9_phi_fu_9382_p4 = ap_phi_mux_output_sum_7_11_phi_fu_12022_p66;
    end else begin
        ap_phi_mux_output_sum_7_9_phi_fu_9382_p4 = output_sum_7_9_reg_9378;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_8_11_phi_fu_11916_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_8_11_phi_fu_11916_p66 = output_sum_8_9_reg_9366;
    end else begin
        ap_phi_mux_output_sum_8_11_phi_fu_11916_p66 = ap_phi_reg_pp2_iter3_output_sum_8_11_reg_11912;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_8_3_phi_fu_4462_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_8_3_phi_fu_4462_p64 = output_sum_8_2_reg_1990;
    end else begin
        ap_phi_mux_output_sum_8_3_phi_fu_4462_p64 = ap_phi_reg_pp0_iter1_output_sum_8_3_reg_4458;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8))) begin
        ap_phi_mux_output_sum_8_8_phi_fu_8165_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_8_8_phi_fu_8165_p64 = output_sum_8_7_reg_5716;
    end else begin
        ap_phi_mux_output_sum_8_8_phi_fu_8165_p64 = ap_phi_reg_pp1_iter1_output_sum_8_8_reg_8161;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_8_9_phi_fu_9370_p4 = ap_phi_mux_output_sum_8_11_phi_fu_11916_p66;
    end else begin
        ap_phi_mux_output_sum_8_9_phi_fu_9370_p4 = output_sum_8_9_reg_9366;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd9) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_9_11_phi_fu_11810_p66 = 32'd0;
    end else if ((((1'd0 == and_ln49_fu_13996_p2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd0) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd2) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd3) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd4) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd5) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd6) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd7) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd8) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd10) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd11) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd12) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd13) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd14) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd15) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd16) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd17) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd18) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd19) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd20) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd21) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd22) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd23) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd24) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd25) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd26) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd27) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd28) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd29) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd30) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)) | ((1'd1 == and_ln49_fu_13996_p2) & (trunc_ln117_reg_14277_pp2_iter2_reg == 5'd31) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_9_11_phi_fu_11810_p66 = output_sum_9_9_reg_9354;
    end else begin
        ap_phi_mux_output_sum_9_11_phi_fu_11810_p66 = ap_phi_reg_pp2_iter3_output_sum_9_11_reg_11806;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_14159 == 5'd9) & (icmp_ln87_reg_14150 == 1'd0))) begin
        ap_phi_mux_output_sum_9_3_phi_fu_4359_p64 = layer_2_bias_q0;
    end else if ((((trunc_ln89_reg_14159 == 5'd0) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd1) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd2) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd3) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd4) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd5) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd6) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd7) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd8) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd10) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd11) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd12) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd13) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd14) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd15) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd16) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd17) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd18) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd19) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd20) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd21) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd22) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd23) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd24) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd25) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd26) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd27) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd28) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd29) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd30) & (icmp_ln87_reg_14150 == 1'd0)) | ((trunc_ln89_reg_14159 == 5'd31) & (icmp_ln87_reg_14150 == 1'd0)))) begin
        ap_phi_mux_output_sum_9_3_phi_fu_4359_p64 = output_sum_9_2_reg_1979;
    end else begin
        ap_phi_mux_output_sum_9_3_phi_fu_4359_p64 = ap_phi_reg_pp0_iter1_output_sum_9_3_reg_4355;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd9))) begin
        ap_phi_mux_output_sum_9_8_phi_fu_8063_p64 = grp_fu_3263_p_dout0;
    end else if ((((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd0)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd1)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd2)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd3)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd4)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd5)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd6)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd7)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd8)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd10)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd11)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd12)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd13)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd14)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd15)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd16)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd17)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd18)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd19)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd20)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd21)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd22)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd23)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd24)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd25)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd26)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd27)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd28)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd29)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd30)) | ((icmp_ln92_reg_14169_pp1_iter1_reg == 1'd0) & (trunc_ln109_reg_14213_pp1_iter1_reg == 5'd31)))) begin
        ap_phi_mux_output_sum_9_8_phi_fu_8063_p64 = output_sum_9_7_reg_5705;
    end else begin
        ap_phi_mux_output_sum_9_8_phi_fu_8063_p64 = ap_phi_reg_pp1_iter1_output_sum_9_8_reg_8059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_reg_14273_pp2_iter2_reg == 1'd0))) begin
        ap_phi_mux_output_sum_9_9_phi_fu_9358_p4 = ap_phi_mux_output_sum_9_11_phi_fu_11810_p66;
    end else begin
        ap_phi_mux_output_sum_9_9_phi_fu_9358_p4 = output_sum_9_9_reg_9354;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_v_phi_fu_5423_p4 = select_ln95_4_reg_14188;
    end else begin
        ap_phi_mux_v_phi_fu_5423_p4 = v_reg_5419;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_14169 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_vi_phi_fu_5445_p4 = select_ln98_3_reg_14203;
    end else begin
        ap_phi_mux_vi_phi_fu_5445_p4 = vi_reg_5441;
    end
end

always @ (*) begin
    if (((icmp_ln77_fu_13087_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_2_bias_ce0 = 1'b1;
    end else begin
        layer_2_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        layer_2_weights_ce0 = 1'b1;
    end else begin
        layer_2_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_0_ce0 = 1'b1;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd0))) begin
        output_0_we0 = 1'b1;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_10_ce0 = 1'b1;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd10))) begin
        output_10_we0 = 1'b1;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_11_ce0 = 1'b1;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd11))) begin
        output_11_we0 = 1'b1;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_12_ce0 = 1'b1;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd12))) begin
        output_12_we0 = 1'b1;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_13_ce0 = 1'b1;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd13))) begin
        output_13_we0 = 1'b1;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_14_ce0 = 1'b1;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd14))) begin
        output_14_we0 = 1'b1;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_15_ce0 = 1'b1;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd15))) begin
        output_15_we0 = 1'b1;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_16_ce0 = 1'b1;
    end else begin
        output_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd16))) begin
        output_16_we0 = 1'b1;
    end else begin
        output_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_17_ce0 = 1'b1;
    end else begin
        output_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd17))) begin
        output_17_we0 = 1'b1;
    end else begin
        output_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_18_ce0 = 1'b1;
    end else begin
        output_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd18))) begin
        output_18_we0 = 1'b1;
    end else begin
        output_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_19_ce0 = 1'b1;
    end else begin
        output_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd19))) begin
        output_19_we0 = 1'b1;
    end else begin
        output_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd1))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_20_ce0 = 1'b1;
    end else begin
        output_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd20))) begin
        output_20_we0 = 1'b1;
    end else begin
        output_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_21_ce0 = 1'b1;
    end else begin
        output_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd21))) begin
        output_21_we0 = 1'b1;
    end else begin
        output_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_22_ce0 = 1'b1;
    end else begin
        output_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd22))) begin
        output_22_we0 = 1'b1;
    end else begin
        output_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_23_ce0 = 1'b1;
    end else begin
        output_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd23))) begin
        output_23_we0 = 1'b1;
    end else begin
        output_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_24_ce0 = 1'b1;
    end else begin
        output_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd24))) begin
        output_24_we0 = 1'b1;
    end else begin
        output_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_25_ce0 = 1'b1;
    end else begin
        output_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd25))) begin
        output_25_we0 = 1'b1;
    end else begin
        output_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_26_ce0 = 1'b1;
    end else begin
        output_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd26))) begin
        output_26_we0 = 1'b1;
    end else begin
        output_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_27_ce0 = 1'b1;
    end else begin
        output_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd27))) begin
        output_27_we0 = 1'b1;
    end else begin
        output_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_28_ce0 = 1'b1;
    end else begin
        output_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd28))) begin
        output_28_we0 = 1'b1;
    end else begin
        output_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_29_ce0 = 1'b1;
    end else begin
        output_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd29))) begin
        output_29_we0 = 1'b1;
    end else begin
        output_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd2))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_30_ce0 = 1'b1;
    end else begin
        output_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd30))) begin
        output_30_we0 = 1'b1;
    end else begin
        output_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_31_ce0 = 1'b1;
    end else begin
        output_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd31))) begin
        output_31_we0 = 1'b1;
    end else begin
        output_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_32_ce0 = 1'b1;
    end else begin
        output_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd32))) begin
        output_32_we0 = 1'b1;
    end else begin
        output_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_33_ce0 = 1'b1;
    end else begin
        output_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd33))) begin
        output_33_we0 = 1'b1;
    end else begin
        output_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_34_ce0 = 1'b1;
    end else begin
        output_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd34))) begin
        output_34_we0 = 1'b1;
    end else begin
        output_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_35_ce0 = 1'b1;
    end else begin
        output_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd35))) begin
        output_35_we0 = 1'b1;
    end else begin
        output_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_36_ce0 = 1'b1;
    end else begin
        output_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd36))) begin
        output_36_we0 = 1'b1;
    end else begin
        output_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_37_ce0 = 1'b1;
    end else begin
        output_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd37))) begin
        output_37_we0 = 1'b1;
    end else begin
        output_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_38_ce0 = 1'b1;
    end else begin
        output_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd38))) begin
        output_38_we0 = 1'b1;
    end else begin
        output_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_39_ce0 = 1'b1;
    end else begin
        output_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd39))) begin
        output_39_we0 = 1'b1;
    end else begin
        output_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd3))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_40_ce0 = 1'b1;
    end else begin
        output_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd40))) begin
        output_40_we0 = 1'b1;
    end else begin
        output_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_41_ce0 = 1'b1;
    end else begin
        output_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd41))) begin
        output_41_we0 = 1'b1;
    end else begin
        output_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_42_ce0 = 1'b1;
    end else begin
        output_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd42))) begin
        output_42_we0 = 1'b1;
    end else begin
        output_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_43_ce0 = 1'b1;
    end else begin
        output_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd43))) begin
        output_43_we0 = 1'b1;
    end else begin
        output_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_44_ce0 = 1'b1;
    end else begin
        output_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd44))) begin
        output_44_we0 = 1'b1;
    end else begin
        output_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_45_ce0 = 1'b1;
    end else begin
        output_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd45))) begin
        output_45_we0 = 1'b1;
    end else begin
        output_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_46_ce0 = 1'b1;
    end else begin
        output_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd46))) begin
        output_46_we0 = 1'b1;
    end else begin
        output_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_47_ce0 = 1'b1;
    end else begin
        output_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd47))) begin
        output_47_we0 = 1'b1;
    end else begin
        output_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_48_ce0 = 1'b1;
    end else begin
        output_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd48))) begin
        output_48_we0 = 1'b1;
    end else begin
        output_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_49_ce0 = 1'b1;
    end else begin
        output_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd49))) begin
        output_49_we0 = 1'b1;
    end else begin
        output_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd4))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_50_ce0 = 1'b1;
    end else begin
        output_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd50))) begin
        output_50_we0 = 1'b1;
    end else begin
        output_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_51_ce0 = 1'b1;
    end else begin
        output_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd51))) begin
        output_51_we0 = 1'b1;
    end else begin
        output_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_52_ce0 = 1'b1;
    end else begin
        output_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd52))) begin
        output_52_we0 = 1'b1;
    end else begin
        output_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_53_ce0 = 1'b1;
    end else begin
        output_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd53))) begin
        output_53_we0 = 1'b1;
    end else begin
        output_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_54_ce0 = 1'b1;
    end else begin
        output_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd54))) begin
        output_54_we0 = 1'b1;
    end else begin
        output_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_55_ce0 = 1'b1;
    end else begin
        output_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd55))) begin
        output_55_we0 = 1'b1;
    end else begin
        output_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_56_ce0 = 1'b1;
    end else begin
        output_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd56))) begin
        output_56_we0 = 1'b1;
    end else begin
        output_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_57_ce0 = 1'b1;
    end else begin
        output_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd57))) begin
        output_57_we0 = 1'b1;
    end else begin
        output_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_58_ce0 = 1'b1;
    end else begin
        output_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd58))) begin
        output_58_we0 = 1'b1;
    end else begin
        output_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_59_ce0 = 1'b1;
    end else begin
        output_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd59))) begin
        output_59_we0 = 1'b1;
    end else begin
        output_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd5))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_60_ce0 = 1'b1;
    end else begin
        output_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd60))) begin
        output_60_we0 = 1'b1;
    end else begin
        output_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_61_ce0 = 1'b1;
    end else begin
        output_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd61))) begin
        output_61_we0 = 1'b1;
    end else begin
        output_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_62_ce0 = 1'b1;
    end else begin
        output_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd62))) begin
        output_62_we0 = 1'b1;
    end else begin
        output_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_63_ce0 = 1'b1;
    end else begin
        output_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd63))) begin
        output_63_we0 = 1'b1;
    end else begin
        output_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd6))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd7))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_8_ce0 = 1'b1;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd8))) begin
        output_8_we0 = 1'b1;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        output_9_ce0 = 1'b1;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1) & (trunc_ln_reg_14303_pp2_iter19_reg == 6'd9))) begin
        output_9_we0 = 1'b1;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln77_fu_13087_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b1) & (ap_enable_reg_pp2_iter19 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b1) & (ap_enable_reg_pp2_iter19 == 1'b0)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_13301_p2 = ($signed(sext_ln100_fu_13297_p1) + $signed(add_ln100_fu_13282_p2));

assign add_ln100_2_fu_13291_p2 = ($signed(trunc_ln98_fu_13287_p1) + $signed(zext_ln92_fu_13205_p1));

assign add_ln100_3_fu_13200_p2 = (p_mid1231_fu_13194_p2 + trunc_ln83_cast8_reg_14133);

assign add_ln100_4_fu_13390_p2 = (select_ln100_fu_13382_p3 + add_ln100_3_reg_14163);

assign add_ln100_5_fu_13524_p2 = (p_mid177_fu_13482_p2 + trunc_ln83_cast8_reg_14133);

assign add_ln100_6_fu_13551_p2 = (select_ln100_1_fu_13543_p3 + add_ln100_5_fu_13524_p2);

assign add_ln100_7_fu_13633_p2 = ($signed(trunc_ln98_1_fu_13629_p1) + $signed(zext_ln104_1_fu_13351_p1));

assign add_ln100_8_fu_13643_p2 = ($signed(sext_ln100_1_fu_13639_p1) + $signed(select_ln95_2_fu_13529_p3));

assign add_ln100_fu_13282_p2 = (empty_66_fu_13248_p2 + trunc_ln83_cast8_reg_14133);

assign add_ln104_1_fu_13317_p2 = (zext_ln104_fu_13215_p1 + add_ln104_fu_13311_p2);

assign add_ln104_2_fu_13565_p2 = ($signed(sub_ln103_1_fu_13510_p2) + $signed(4'd15));

assign add_ln104_3_fu_13571_p2 = (zext_ln95_fu_13363_p1 + add_ln104_2_fu_13565_p2);

assign add_ln104_4_fu_13603_p2 = (select_ln95_fu_13445_p3 + 3'd1);

assign add_ln104_5_fu_13666_p2 = ($signed(sext_ln104_1_fu_13662_p1) + $signed(select_ln95_1_fu_13516_p3));

assign add_ln104_6_fu_13672_p2 = (zext_ln95_fu_13363_p1 + add_ln104_5_fu_13666_p2);

assign add_ln104_fu_13311_p2 = ($signed(sext_ln104_fu_13307_p1) + $signed(sub_ln103_fu_13276_p2));

assign add_ln107_fu_13769_p2 = (select_ln98_reg_14193 + 6'd1);

assign add_ln109_fu_13736_p2 = (iii_2_cast_fu_13732_p1 + shl_ln104_mid2_fu_13716_p3);

assign add_ln115_fu_13856_p2 = (iii_1_reg_9079 + 6'd1);

assign add_ln118_fu_13876_p2 = (iii_1_cast_fu_13868_p1 + shl_ln_reg_14140);

assign add_ln77_1_fu_13107_p2 = (i_reg_1320 + 6'd1);

assign add_ln77_fu_13081_p2 = (indvar_flatten283_reg_1309 + 12'd1);

assign add_ln80_fu_14079_p2 = (select_ln77_reg_14108 + 6'd1);

assign add_ln83_fu_13128_p2 = ($signed(zext_ln83_fu_13125_p1) + $signed(7'd69));

assign add_ln87_fu_13148_p2 = (iii_reg_1726 + 6'd1);

assign add_ln92_fu_13763_p2 = (indvar_flatten275_reg_5385 + 9'd1);

assign add_ln95_fu_13757_p2 = (ap_phi_mux_indvar_flatten107_phi_fu_5412_p4 + 9'd1);

assign add_ln98_fu_13751_p2 = (ap_phi_mux_indvar_flatten_phi_fu_5434_p4 + 8'd1);

assign and_ln49_fu_13996_p2 = (or_ln49_fu_13990_p2 & grp_fu_3281_p_dout0);

assign and_ln92_1_fu_13427_p2 = (xor_ln92_fu_13403_p2 & icmp_ln98_fu_13421_p2);

assign and_ln92_fu_13415_p2 = (xor_ln92_fu_13403_p2 & icmp_ln107_fu_13409_p2);

assign and_ln95_fu_13589_p2 = (or_ln95_1_fu_13583_p2 & and_ln92_fu_13415_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp2_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_output_sum_0_31_reg_5282 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_10_3_reg_4252 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_11_3_reg_4149 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4046 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_13_3_reg_3943 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_14_3_reg_3840 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_15_3_reg_3737 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_16_3_reg_3634 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_17_3_reg_3531 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_18_3_reg_3428 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_19_3_reg_3325 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_1_3_reg_5179 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_20_3_reg_3222 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_21_3_reg_3119 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3016 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_23_3_reg_2913 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_24_3_reg_2810 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_25_3_reg_2707 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_26_3_reg_2604 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_27_3_reg_2501 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_28_3_reg_2398 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_29_3_reg_2295 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_2_3_reg_5076 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_30_3_reg_2192 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_31_3_reg_2089 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_3_3_reg_4973 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_4_3_reg_4870 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_5_3_reg_4767 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_6_3_reg_4664 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_7_3_reg_4561 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_8_3_reg_4458 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_9_3_reg_4355 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_0_8_reg_8977 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_10_8_reg_7957 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_11_8_reg_7855 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_12_8_reg_7753 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_13_8_reg_7651 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_14_8_reg_7549 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_15_8_reg_7447 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_16_8_reg_7345 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_17_8_reg_7243 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_18_8_reg_7141 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_19_8_reg_7039 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_1_8_reg_8875 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_20_8_reg_6937 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_21_8_reg_6835 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_22_8_reg_6733 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_23_8_reg_6631 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_24_8_reg_6529 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_25_8_reg_6427 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_26_8_reg_6325 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_27_8_reg_6223 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_28_8_reg_6121 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_29_8_reg_6019 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_2_8_reg_8773 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_30_8_reg_5917 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_31_8_reg_5815 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_3_8_reg_8671 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_4_8_reg_8569 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_5_8_reg_8467 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_6_8_reg_8365 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_7_8_reg_8263 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_8_8_reg_8161 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_9_8_reg_8059 = 'bx;

assign ap_phi_reg_pp2_iter0_empty_71_reg_12866 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_0_11_reg_12760 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_10_11_reg_11700 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_11_11_reg_11594 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_12_11_reg_11488 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_13_11_reg_11382 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_14_11_reg_11276 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_15_11_reg_11170 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_16_11_reg_11064 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_17_11_reg_10958 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_18_11_reg_10852 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_19_11_reg_10746 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_1_11_reg_12654 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_20_11_reg_10640 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_21_11_reg_10534 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_22_11_reg_10428 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_23_11_reg_10322 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_24_11_reg_10216 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_25_11_reg_10110 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_26_11_reg_10004 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_27_11_reg_9898 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_28_11_reg_9792 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_29_11_reg_9686 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_2_11_reg_12548 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_30_11_reg_9580 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_31_11_reg_9474 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_3_11_reg_12442 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_4_11_reg_12336 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_5_11_reg_12230 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_6_11_reg_12124 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_7_11_reg_12018 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_8_11_reg_11912 = 'bx;

assign ap_phi_reg_pp2_iter3_output_sum_9_11_reg_11806 = 'bx;

assign bitcast_ln49_fu_13961_p1 = tmp_reg_14292;

assign empty_65_fu_13223_p2 = ($signed(sext_ln95_fu_13219_p1) + $signed(select_ln77_1_reg_14115));

assign empty_66_fu_13248_p2 = (p_shl3_fu_13228_p3 - p_shl4_cast_fu_13244_p1);

assign empty_67_fu_13264_p1 = indvars_iv_next47_fu_13254_p2[1:0];

assign empty_69_fu_13498_p1 = indvars_iv_next47_mid1_fu_13488_p2[1:0];

assign grp_fu_13034_ce = 1'b1;

assign grp_fu_13034_p0 = tmp_s_fu_13786_p34;

assign grp_fu_13034_p1 = mul_reg_14243;

assign grp_fu_13034_p2 = grp_fu_3263_p_dout0;

assign grp_fu_13070_ce = 1'b1;

assign grp_fu_13070_p0 = input_r_q0;

assign grp_fu_13070_p1 = layer_2_weights_q0;

assign grp_fu_13070_p2 = grp_fu_3268_p_dout0;

assign grp_fu_13076_ce = 1'b1;

assign grp_fu_13076_opcode = 5'd4;

assign grp_fu_13076_p0 = tmp_fu_13891_p34;

assign grp_fu_13076_p1 = 32'd0;

assign grp_fu_13076_p2 = grp_fu_3281_p_dout0;

assign grp_fu_13885_p1 = 17'd1682;

assign grp_fu_14084_p0 = grp_fu_14084_p00;

assign grp_fu_14084_p00 = select_ln77_1_fu_13113_p3;

assign grp_fu_14084_p1 = 12'd58;

assign grp_fu_14093_p0 = grp_fu_14093_p00;

assign grp_fu_14093_p00 = add_ln118_fu_13876_p2;

assign grp_fu_14093_p1 = 35'd159594;

assign grp_fu_3263_p_ce = 1'b1;

assign grp_fu_3263_p_din0 = tmp_s_fu_13786_p34;

assign grp_fu_3263_p_din1 = mul_reg_14243;

assign grp_fu_3263_p_opcode = 2'd0;

assign grp_fu_3268_p_ce = 1'b1;

assign grp_fu_3268_p_din0 = input_r_q0;

assign grp_fu_3268_p_din1 = layer_2_weights_q0;

assign grp_fu_3281_p_ce = 1'b1;

assign grp_fu_3281_p_din0 = tmp_fu_13891_p34;

assign grp_fu_3281_p_din1 = 32'd0;

assign grp_fu_3281_p_opcode = 5'd4;

assign icmp_ln107_fu_13409_p2 = ((ap_phi_mux_iii_2_phi_fu_5456_p4 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_13862_p2 = ((iii_1_reg_9079 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_13984_p2 = ((trunc_ln49_fu_13974_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_13978_p2 = ((tmp_38_fu_13964_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_13087_p2 = ((indvar_flatten283_reg_1309 == 12'd3364) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_13093_p2 = ((ii_reg_1715 == 6'd59) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_13154_p2 = ((iii_reg_1726 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_13323_p2 = ((ap_phi_mux_indvar_flatten275_phi_fu_5389_p4 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_13329_p2 = ((ap_phi_mux_indvar_flatten107_phi_fu_5412_p4 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_13421_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_5434_p4 == 8'd96) ? 1'b1 : 1'b0);

assign iii_1_cast_fu_13868_p1 = iii_1_reg_9079;

assign iii_2_cast_fu_13732_p1 = select_ln98_fu_13621_p3;

assign iii_cast_fu_13160_p1 = iii_reg_1726;

assign indvars_iv_next47_cast_fu_13260_p1 = indvars_iv_next47_fu_13254_p2;

assign indvars_iv_next47_cast_mid1_fu_13494_p1 = indvars_iv_next47_mid1_fu_13488_p2;

assign indvars_iv_next47_dup_fu_13433_p2 = (select_ln92_fu_13335_p3 + 3'd1);

assign indvars_iv_next47_fu_13254_p2 = ($signed(ap_phi_mux_v_phi_fu_5423_p4) + $signed(3'd1));

assign indvars_iv_next47_mid1_fu_13488_p2 = (select_ln92_fu_13335_p3 + 3'd2);

assign input_r_address0 = zext_ln98_fu_13657_p1;

assign layer_2_bias_address0 = iii_cast_fu_13160_p1;

assign layer_2_weights_address0 = zext_ln109_fu_13742_p1;

assign or_ln49_fu_13990_p2 = (icmp_ln49_fu_13978_p2 | icmp_ln49_2_fu_13984_p2);

assign or_ln95_1_fu_13583_p2 = (xor_ln95_fu_13577_p2 | icmp_ln95_fu_13329_p2);

assign or_ln95_fu_13439_p2 = (icmp_ln95_fu_13329_p2 | and_ln92_1_fu_13427_p2);

assign or_ln98_1_fu_13615_p2 = (or_ln98_fu_13609_p2 | icmp_ln95_fu_13329_p2);

assign or_ln98_fu_13609_p2 = (and_ln95_fu_13589_p2 | and_ln92_1_fu_13427_p2);

assign output_0_address0 = zext_ln118_fu_14011_p1;

assign output_0_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_10_address0 = zext_ln118_fu_14011_p1;

assign output_10_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_11_address0 = zext_ln118_fu_14011_p1;

assign output_11_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_12_address0 = zext_ln118_fu_14011_p1;

assign output_12_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_13_address0 = zext_ln118_fu_14011_p1;

assign output_13_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_14_address0 = zext_ln118_fu_14011_p1;

assign output_14_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_15_address0 = zext_ln118_fu_14011_p1;

assign output_15_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_16_address0 = zext_ln118_fu_14011_p1;

assign output_16_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_17_address0 = zext_ln118_fu_14011_p1;

assign output_17_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_18_address0 = zext_ln118_fu_14011_p1;

assign output_18_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_19_address0 = zext_ln118_fu_14011_p1;

assign output_19_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_1_address0 = zext_ln118_fu_14011_p1;

assign output_1_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_20_address0 = zext_ln118_fu_14011_p1;

assign output_20_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_21_address0 = zext_ln118_fu_14011_p1;

assign output_21_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_22_address0 = zext_ln118_fu_14011_p1;

assign output_22_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_23_address0 = zext_ln118_fu_14011_p1;

assign output_23_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_24_address0 = zext_ln118_fu_14011_p1;

assign output_24_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_25_address0 = zext_ln118_fu_14011_p1;

assign output_25_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_26_address0 = zext_ln118_fu_14011_p1;

assign output_26_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_27_address0 = zext_ln118_fu_14011_p1;

assign output_27_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_28_address0 = zext_ln118_fu_14011_p1;

assign output_28_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_29_address0 = zext_ln118_fu_14011_p1;

assign output_29_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_2_address0 = zext_ln118_fu_14011_p1;

assign output_2_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_30_address0 = zext_ln118_fu_14011_p1;

assign output_30_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_31_address0 = zext_ln118_fu_14011_p1;

assign output_31_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_32_address0 = zext_ln118_fu_14011_p1;

assign output_32_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_33_address0 = zext_ln118_fu_14011_p1;

assign output_33_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_34_address0 = zext_ln118_fu_14011_p1;

assign output_34_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_35_address0 = zext_ln118_fu_14011_p1;

assign output_35_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_36_address0 = zext_ln118_fu_14011_p1;

assign output_36_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_37_address0 = zext_ln118_fu_14011_p1;

assign output_37_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_38_address0 = zext_ln118_fu_14011_p1;

assign output_38_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_39_address0 = zext_ln118_fu_14011_p1;

assign output_39_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_3_address0 = zext_ln118_fu_14011_p1;

assign output_3_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_40_address0 = zext_ln118_fu_14011_p1;

assign output_40_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_41_address0 = zext_ln118_fu_14011_p1;

assign output_41_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_42_address0 = zext_ln118_fu_14011_p1;

assign output_42_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_43_address0 = zext_ln118_fu_14011_p1;

assign output_43_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_44_address0 = zext_ln118_fu_14011_p1;

assign output_44_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_45_address0 = zext_ln118_fu_14011_p1;

assign output_45_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_46_address0 = zext_ln118_fu_14011_p1;

assign output_46_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_47_address0 = zext_ln118_fu_14011_p1;

assign output_47_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_48_address0 = zext_ln118_fu_14011_p1;

assign output_48_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_49_address0 = zext_ln118_fu_14011_p1;

assign output_49_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_4_address0 = zext_ln118_fu_14011_p1;

assign output_4_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_50_address0 = zext_ln118_fu_14011_p1;

assign output_50_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_51_address0 = zext_ln118_fu_14011_p1;

assign output_51_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_52_address0 = zext_ln118_fu_14011_p1;

assign output_52_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_53_address0 = zext_ln118_fu_14011_p1;

assign output_53_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_54_address0 = zext_ln118_fu_14011_p1;

assign output_54_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_55_address0 = zext_ln118_fu_14011_p1;

assign output_55_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_56_address0 = zext_ln118_fu_14011_p1;

assign output_56_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_57_address0 = zext_ln118_fu_14011_p1;

assign output_57_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_58_address0 = zext_ln118_fu_14011_p1;

assign output_58_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_59_address0 = zext_ln118_fu_14011_p1;

assign output_59_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_5_address0 = zext_ln118_fu_14011_p1;

assign output_5_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_60_address0 = zext_ln118_fu_14011_p1;

assign output_60_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_61_address0 = zext_ln118_fu_14011_p1;

assign output_61_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_62_address0 = zext_ln118_fu_14011_p1;

assign output_62_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_63_address0 = zext_ln118_fu_14011_p1;

assign output_63_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_6_address0 = zext_ln118_fu_14011_p1;

assign output_6_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_7_address0 = zext_ln118_fu_14011_p1;

assign output_7_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_8_address0 = zext_ln118_fu_14011_p1;

assign output_8_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign output_9_address0 = zext_ln118_fu_14011_p1;

assign output_9_d0 = ap_phi_reg_pp2_iter20_empty_71_reg_12866;

assign p_mid1219_fu_13169_p2 = (select_ln77_1_reg_14115 + 6'd63);

assign p_mid1231_fu_13194_p2 = (p_shl3_mid_fu_13174_p3 - p_shl4_cast_mid1229_fu_13190_p1);

assign p_mid177_fu_13482_p2 = (p_shl3_mid1_fu_13462_p3 - p_shl4_cast_mid1_fu_13478_p1);

assign p_mid1_fu_13457_p2 = ($signed(sext_ln95_1_fu_13453_p1) + $signed(select_ln77_1_reg_14115));

assign p_shl3_fu_13228_p3 = {{empty_65_fu_13223_p2}, {6'd0}};

assign p_shl3_mid1_fu_13462_p3 = {{p_mid1_fu_13457_p2}, {6'd0}};

assign p_shl3_mid_fu_13174_p3 = {{p_mid1219_fu_13169_p2}, {6'd0}};

assign p_shl4_cast_fu_13244_p1 = p_shl4_fu_13236_p3;

assign p_shl4_cast_mid1229_fu_13190_p1 = p_shl4_mid_fu_13182_p3;

assign p_shl4_cast_mid1_fu_13478_p1 = p_shl4_mid1_fu_13470_p3;

assign p_shl4_fu_13236_p3 = {{empty_65_fu_13223_p2}, {2'd0}};

assign p_shl4_mid1_fu_13470_p3 = {{p_mid1_fu_13457_p2}, {2'd0}};

assign p_shl4_mid_fu_13182_p3 = {{p_mid1219_fu_13169_p2}, {2'd0}};

assign p_shl_fu_13268_p3 = {{empty_67_fu_13264_p1}, {2'd0}};

assign p_shl_mid1_fu_13502_p3 = {{empty_69_fu_13498_p1}, {2'd0}};

assign select_ln100_1_fu_13543_p3 = ((xor_ln100_fu_13537_p2[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign select_ln100_fu_13382_p3 = ((ap_phi_mux_iv_phi_fu_5401_p4[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign select_ln77_1_fu_13113_p3 = ((icmp_ln80_fu_13093_p2[0:0] == 1'b1) ? add_ln77_1_fu_13107_p2 : i_reg_1320);

assign select_ln77_fu_13099_p3 = ((icmp_ln80_fu_13093_p2[0:0] == 1'b1) ? 6'd1 : ii_reg_1715);

assign select_ln92_1_fu_13343_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? xor_ln104_fu_13209_p2 : ap_phi_mux_iv_phi_fu_5401_p4);

assign select_ln92_2_fu_13355_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? ap_phi_mux_iv_phi_fu_5401_p4 : xor_ln104_fu_13209_p2);

assign select_ln92_3_fu_13367_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? 4'd0 : sub_ln103_fu_13276_p2);

assign select_ln92_4_fu_13375_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? add_ln100_3_reg_14163 : add_ln100_fu_13282_p2);

assign select_ln92_5_fu_13395_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? add_ln100_4_fu_13390_p2 : add_ln100_1_fu_13301_p2);

assign select_ln92_6_fu_13684_p3 = ((xor_ln104_1_fu_13678_p2[0:0] == 1'b1) ? 4'd15 : 4'd0);

assign select_ln92_7_fu_13692_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? select_ln92_6_fu_13684_p3 : add_ln104_1_fu_13317_p2);

assign select_ln92_fu_13335_p3 = ((icmp_ln95_fu_13329_p2[0:0] == 1'b1) ? 3'd7 : ap_phi_mux_v_phi_fu_5423_p4);

assign select_ln95_1_fu_13516_p3 = ((and_ln92_1_fu_13427_p2[0:0] == 1'b1) ? sub_ln103_1_fu_13510_p2 : select_ln92_3_fu_13367_p3);

assign select_ln95_2_fu_13529_p3 = ((and_ln92_1_fu_13427_p2[0:0] == 1'b1) ? add_ln100_5_fu_13524_p2 : select_ln92_4_fu_13375_p3);

assign select_ln95_3_fu_13557_p3 = ((and_ln92_1_fu_13427_p2[0:0] == 1'b1) ? add_ln100_6_fu_13551_p2 : select_ln92_5_fu_13395_p3);

assign select_ln95_4_fu_13595_p3 = ((and_ln92_1_fu_13427_p2[0:0] == 1'b1) ? indvars_iv_next47_dup_fu_13433_p2 : select_ln92_fu_13335_p3);

assign select_ln95_5_fu_13700_p3 = ((and_ln92_1_fu_13427_p2[0:0] == 1'b1) ? add_ln104_3_fu_13571_p2 : select_ln92_7_fu_13692_p3);

assign select_ln95_6_fu_13780_p3 = ((icmp_ln95_reg_14173[0:0] == 1'b1) ? 9'd1 : add_ln95_reg_14223);

assign select_ln95_fu_13445_p3 = ((or_ln95_fu_13439_p2[0:0] == 1'b1) ? 3'd7 : ap_phi_mux_vi_phi_fu_5445_p4);

assign select_ln98_1_fu_13649_p3 = ((and_ln95_fu_13589_p2[0:0] == 1'b1) ? add_ln100_8_fu_13643_p2 : select_ln95_3_fu_13557_p3);

assign select_ln98_2_fu_13708_p3 = ((and_ln95_fu_13589_p2[0:0] == 1'b1) ? add_ln104_6_fu_13672_p2 : select_ln95_5_fu_13700_p3);

assign select_ln98_3_fu_13724_p3 = ((and_ln95_fu_13589_p2[0:0] == 1'b1) ? add_ln104_4_fu_13603_p2 : select_ln95_fu_13445_p3);

assign select_ln98_4_fu_13774_p3 = ((or_ln95_reg_14183[0:0] == 1'b1) ? 8'd1 : add_ln98_reg_14218);

assign select_ln98_fu_13621_p3 = ((or_ln98_1_fu_13615_p2[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_iii_2_phi_fu_5456_p4);

assign sext_ln100_1_fu_13639_p1 = $signed(add_ln100_7_fu_13633_p2);

assign sext_ln100_fu_13297_p1 = $signed(add_ln100_2_fu_13291_p2);

assign sext_ln104_1_fu_13662_p1 = trunc_ln98_1_fu_13629_p1;

assign sext_ln104_fu_13307_p1 = trunc_ln98_fu_13287_p1;

assign sext_ln95_1_fu_13453_p1 = indvars_iv_next47_dup_fu_13433_p2;

assign sext_ln95_fu_13219_p1 = ap_phi_mux_v_phi_fu_5423_p4;

assign shl_ln104_mid2_fu_13716_p3 = {{select_ln98_2_fu_13708_p3}, {5'd0}};

assign shl_ln_fu_13141_p3 = {{grp_fu_14084_p3}, {5'd0}};

assign sub_ln103_1_fu_13510_p2 = (p_shl_mid1_fu_13502_p3 - indvars_iv_next47_cast_mid1_fu_13494_p1);

assign sub_ln103_fu_13276_p2 = (p_shl_fu_13268_p3 - indvars_iv_next47_cast_fu_13260_p1);

assign tmp_38_fu_13964_p4 = {{bitcast_ln49_fu_13961_p1[30:23]}};

assign trunc_ln109_fu_13747_p1 = select_ln98_fu_13621_p3[4:0];

assign trunc_ln117_fu_13872_p1 = iii_1_reg_9079[4:0];

assign trunc_ln49_fu_13974_p1 = bitcast_ln49_fu_13961_p1[22:0];

assign trunc_ln83_cast8_fu_13138_p1 = select_ln77_reg_14108;

assign trunc_ln89_fu_13165_p1 = iii_reg_1726[4:0];

assign trunc_ln98_1_fu_13629_p1 = add_ln104_4_fu_13603_p2[1:0];

assign trunc_ln98_fu_13287_p1 = ap_phi_mux_vi_phi_fu_5445_p4[1:0];

assign xor_ln100_fu_13537_p2 = (select_ln92_1_fu_13343_p3 ^ 1'd1);

assign xor_ln104_1_fu_13678_p2 = (ap_phi_mux_iv_phi_fu_5401_p4 ^ 1'd1);

assign xor_ln104_fu_13209_p2 = (ap_phi_mux_iv_phi_fu_5401_p4 ^ 1'd1);

assign xor_ln92_fu_13403_p2 = (icmp_ln95_fu_13329_p2 ^ 1'd1);

assign xor_ln95_fu_13577_p2 = (icmp_ln98_fu_13421_p2 ^ 1'd1);

assign zext_ln104_1_fu_13351_p1 = select_ln92_1_fu_13343_p3;

assign zext_ln104_fu_13215_p1 = xor_ln104_fu_13209_p2;

assign zext_ln109_fu_13742_p1 = add_ln109_fu_13736_p2;

assign zext_ln118_fu_14011_p1 = grp_fu_13885_p2;

assign zext_ln83_fu_13125_p1 = select_ln77_reg_14108;

assign zext_ln92_fu_13205_p1 = ap_phi_mux_iv_phi_fu_5401_p4;

assign zext_ln95_fu_13363_p1 = select_ln92_2_fu_13355_p3;

assign zext_ln98_fu_13657_p1 = select_ln98_1_fu_13649_p3;

always @ (posedge ap_clk) begin
    trunc_ln83_cast8_reg_14133[11:6] <= 6'b000000;
    shl_ln_reg_14140[4:0] <= 5'b00000;
end

endmodule //infer_conv2d_2
