
*** Running vivado
    with args -log design_1_rv32i_npp_ip_0_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rv32i_npp_ip_0_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_rv32i_npp_ip_0_6.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_rv32i_npp_ip_0_6 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1131882
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 1045 ; free virtual = 13667
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_rv32i_npp_ip_0_6' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_6/synth/design_1_rv32i_npp_ip_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip.v:10]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_flow_control_loop_pipe_sequential_init' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_flow_control_loop_pipe_sequential_init' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_mux_325_32_1_1' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_mux_325_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_mux_325_32_1_1' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_mux_325_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_control_s_axi' [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_control_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_control_s_axi' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rv32i_npp_ip_0_6' (0#1) [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_6/synth/design_1_rv32i_npp_ip_0_6.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_control_s_axi.v:278]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 2130 ; free virtual = 14754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 2133 ; free virtual = 14756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 2133 ; free virtual = 14756
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 2126 ; free virtual = 14754
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_6/constraints/rv32i_npp_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_6/constraints/rv32i_npp_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.895 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2977.895 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14664
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2116 ; free virtual = 14740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2116 ; free virtual = 14740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2116 ; free virtual = 14740
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'result_29_reg_765_reg' and it is trimmed from '32' to '18' bits. [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2.v:944]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'rv32i_npp_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'rv32i_npp_ip_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'rv32i_npp_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'rv32i_npp_ip_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2106 ; free virtual = 14738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 39    
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 103   
	  22 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 75    
	  21 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'd_i_imm_V_6_reg_745_reg' and it is trimmed from '20' to '18' bits. [/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.gen/sources_1/bd/design_1/ipshared/bf1f/hdl/verilog/rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2.v:976]
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module rv32i_npp_ip.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module rv32i_npp_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2055 ; free virtual = 14690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1958 ; free virtual = 14581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1900 ; free virtual = 14538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1892 ; free virtual = 14530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    77|
|2     |LUT1   |     5|
|3     |LUT2   |   148|
|4     |LUT3   |   138|
|5     |LUT4   |   302|
|6     |LUT5   |   426|
|7     |LUT6   |  1106|
|8     |MUXF7  |   260|
|9     |FDRE   |  1456|
|10    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1901 ; free virtual = 14532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2977.895 ; gain = 0.000 ; free physical = 1948 ; free virtual = 14579
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 1948 ; free virtual = 14579
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.895 ; gain = 0.000 ; free physical = 2041 ; free virtual = 14673
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_rv32i_npp_ip_0_6' is not ideal for floorplanning, since the cellview 'rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.895 ; gain = 0.000 ; free physical = 1990 ; free virtual = 14622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e39ead8a
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2977.895 ; gain = 64.031 ; free physical = 2219 ; free virtual = 14851
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1/design_1_rv32i_npp_ip_0_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rv32i_npp_ip_0_6, cache-ID = c5b101fe3acfe5ca
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_rv32i_npp_ip_0_6_synth_1/design_1_rv32i_npp_ip_0_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_rv32i_npp_ip_0_6_utilization_synth.rpt -pb design_1_rv32i_npp_ip_0_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 17:42:33 2022...
