$date
  Mon Apr 10 22:54:44 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_ula $end
$var reg 8 ! x[7:0] $end
$var reg 8 " y[7:0] $end
$var reg 8 # s[7:0] $end
$var reg 3 $ seletor[2:0] $end
$scope module instancia_ula $end
$var reg 8 % x[7:0] $end
$var reg 8 & y[7:0] $end
$var reg 3 ' seletor[2:0] $end
$var reg 8 ( s[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
b00000111 "
b00001000 #
b000 $
b00000001 %
b00000111 &
b000 '
b00001000 (
#30000000
b001 $
b001 '
#60000000
b00000010 #
b010 $
b010 '
b00000010 (
#90000000
b00000000 #
b011 $
b011 '
b00000000 (
#120000000
b00000001 #
b100 $
b100 '
b00000001 (
#150000000
b00000111 #
b110 $
b110 '
b00000111 (
#180000000
b00000110 #
b111 $
b111 '
b00000110 (
#210000000
b00000011 #
b101 $
b101 '
b00000011 (
