Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep  5 19:47:11 2024
| Host         : PC-SER-DELL-1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z014s-clg484
| Speed File   : -2  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Inst_Pulser/PULSER_OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/time_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 95 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.448       -1.320                      8                38666        0.072        0.000                      0                38666        1.370        0.000                       0                 15936  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
CLK_25MHZ                     {0.000 20.000}       40.000          25.000          
  CLK_25MHZ_Gen               {0.000 20.000}       40.000          25.000          
REF_CLK2_P                    {0.000 20.000}       40.000          25.000          
  REF_CLK2_P_Gen              {0.000 20.000}       40.000          25.000          
REF_CLK_P                     {0.000 20.000}       40.000          25.000          
  REF_CLK_P_Gen               {0.000 20.000}       40.000          25.000          
RING_OSC                      {0.000 2.000}        4.000           250.000         
multiphase_clock/inst/CLK_IN  {0.000 20.000}       40.000          25.000          
  clk_out1_clk_wiz_0          {0.357 2.857}        5.000           200.000         
    CLK_25_OUT                {0.357 2.857}        5.000           200.000         
  clk_out2_clk_wiz_0          {0.714 3.214}        5.000           200.000         
  clk_out3_clk_wiz_0          {1.071 3.571}        5.000           200.000         
  clk_out4_clk_wiz_0          {1.429 3.929}        5.000           200.000         
  clk_out5_clk_wiz_0          {1.786 4.286}        5.000           200.000         
  clk_out6_clk_wiz_0          {2.143 4.643}        5.000           200.000         
  clk_out7_clk_wiz_0          {2.500 5.000}        5.000           200.000         
  clkfbout_clk_wiz_0          {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_25MHZ                          35.696        0.000                      0                   74        0.176        0.000                      0                   74       19.500        0.000                       0                    47  
  CLK_25MHZ_Gen                    35.744        0.000                      0                   95        0.139        0.000                      0                   95       19.500        0.000                       0                    67  
REF_CLK2_P                         37.402        0.000                      0                   10        0.259        0.000                      0                   10       19.500        0.000                       0                     9  
  REF_CLK2_P_Gen                   35.744        0.000                      0                   95        0.139        0.000                      0                   95       19.500        0.000                       0                    67  
REF_CLK_P                          38.294        0.000                      0                   10        0.259        0.000                      0                   10       19.500        0.000                       0                     9  
  REF_CLK_P_Gen                    35.744        0.000                      0                   95        0.139        0.000                      0                   95       19.500        0.000                       0                    67  
RING_OSC                            1.290        0.000                      0                  190        0.167        0.000                      0                  190        1.500        0.000                       0                   190  
multiphase_clock/inst/CLK_IN                                                                                                                                                   15.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               -0.448       -1.320                      8                31052        0.072        0.000                      0                31052        1.370        0.000                       0                 14914  
  clk_out2_clk_wiz_0                3.434        0.000                      0                   19        0.148        0.000                      0                   19        2.000        0.000                       0                    78  
  clk_out3_clk_wiz_0                1.345        0.000                      0                   38        0.171        0.000                      0                   38        2.000        0.000                       0                   116  
  clk_out4_clk_wiz_0                1.105        0.000                      0                   76        0.151        0.000                      0                   76        2.000        0.000                       0                   173  
  clk_out5_clk_wiz_0                1.271        0.000                      0                   38        0.164        0.000                      0                   38        2.000        0.000                       0                    78  
  clk_out6_clk_wiz_0                1.106        0.000                      0                   76        0.129        0.000                      0                   76        2.000        0.000                       0                   154  
  clk_out7_clk_wiz_0                1.086        0.000                      0                   38        0.174        0.000                      0                   38        2.000        0.000                       0                    98  
  clkfbout_clk_wiz_0                                                                                                                                                           38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.322        0.000                      0                 6950        0.478        0.000                      0                 6950  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ
  To Clock:  CLK_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       35.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.479ns (37.819%)  route 2.432ns (62.181%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.659     8.870    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[0]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y55         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[0]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.479ns (37.819%)  route 2.432ns (62.181%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.659     8.870    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[1]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y55         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[1]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.479ns (37.819%)  route 2.432ns (62.181%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.659     8.870    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[2]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y55         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[2]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.479ns (37.819%)  route 2.432ns (62.181%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.659     8.870    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[3]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y55         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[3]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.479ns (39.017%)  route 2.312ns (60.983%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.539     8.750    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[10]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y57         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[10]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.479ns (39.017%)  route 2.312ns (60.983%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.539     8.750    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[11]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y57         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[11]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.479ns (39.017%)  route 2.312ns (60.983%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.539     8.750    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[8]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y57         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[8]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.479ns (39.017%)  route 2.312ns (60.983%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443     4.959    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     5.338 f  Inst_CLK_SAFE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.958     6.296    Inst_CLK_SAFE/ContTimeOK_2_reg[6]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.105     6.401 r  Inst_CLK_SAFE/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.401    Inst_CLK_SAFE/i__carry_i_6__2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.858 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.858    Inst_CLK_SAFE/ltOp_inferred__3/i__carry_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.074 r  Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.815     7.889    Inst_CLK_SAFE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.322     8.211 r  Inst_CLK_SAFE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.539     8.750    Inst_CLK_SAFE/ContTimeOK_2
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_2_reg[9]/C
                         clock pessimism              0.397    44.932    
                         clock uncertainty           -0.035    44.897    
    SLICE_X61Y57         FDCE (Setup_fdce_C_CE)      -0.331    44.566    Inst_CLK_SAFE/ContTimeOK_2_reg[9]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.825ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/Sel_MUX_master_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/BUFGMUX_inst/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.538ns (23.633%)  route 1.739ns (76.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 43.172 - 40.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442     4.958    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X62Y58         FDCE                                         r  Inst_CLK_SAFE/Sel_MUX_master_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.433     5.391 r  Inst_CLK_SAFE/Sel_MUX_master_reg/Q
                         net (fo=2, routed)           0.666     6.057    RunControl_AXI_inst/CLK_25R_0_reg
    SLICE_X62Y62         LUT3 (Prop_lut3_I0_O)        0.105     6.162 r  RunControl_AXI_inst/BUFGMUX_inst_i_1/O
                         net (fo=2, routed)           1.072     7.235    Inst_CLK_SAFE/CLK_Register_int[1]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  Inst_CLK_SAFE/BUFGMUX_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  Inst_CLK_SAFE/BUFGMUX_inst/I1
                         clock pessimism              0.060    43.232    
                         clock uncertainty           -0.035    43.197    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I1_CE1)
                                                     -0.137    43.060    Inst_CLK_SAFE/BUFGMUX_inst
  -------------------------------------------------------------------
                         required time                         43.060    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                 35.825    

Slack (MET) :             35.932ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContTimeOK_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContTimeOK_1_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.466ns (38.215%)  route 2.370ns (61.785%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 44.535 - 40.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442     4.958    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X64Y60         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.379     5.337 f  Inst_CLK_SAFE/ContTimeOK_1_reg[7]/Q
                         net (fo=4, routed)           0.821     6.158    Inst_CLK_SAFE/ContTimeOK_1_reg[7]
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.105     6.263 r  Inst_CLK_SAFE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.263    Inst_CLK_SAFE/i__carry_i_6__1_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.720 r  Inst_CLK_SAFE/ltOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.720    Inst_CLK_SAFE/ltOp_inferred__6/i__carry_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.936 r  Inst_CLK_SAFE/ltOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.910     7.845    Inst_CLK_SAFE/ltOp_inferred__6/i__carry__0_n_3
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.309     8.154 r  Inst_CLK_SAFE/ContTimeOK_1[0]_i_1/O
                         net (fo=14, routed)          0.640     8.794    Inst_CLK_SAFE/ContTimeOK_1
    SLICE_X64Y62         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.286    44.535    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  Inst_CLK_SAFE/ContTimeOK_1_reg[12]/C
                         clock pessimism              0.395    44.930    
                         clock uncertainty           -0.035    44.895    
    SLICE_X64Y62         FDCE (Setup_fdce_C_CE)      -0.168    44.727    Inst_CLK_SAFE/ContTimeOK_1_reg[12]
  -------------------------------------------------------------------
                         required time                         44.727    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 35.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Conta25M_PS_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.494%)  route 0.072ns (25.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDCE (Prop_fdce_C_Q)         0.164     2.027 r  Inst_CLK_SAFE/Conta25M_PS_reg[2]/Q
                         net (fo=7, routed)           0.072     2.098    Inst_CLK_SAFE/Conta25M_PS[2]
    SLICE_X67Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.143 r  Inst_CLK_SAFE/Conta25M_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     2.143    Inst_CLK_SAFE/plusOp[4]
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.848     2.528    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[4]/C
                         clock pessimism             -0.652     1.876    
    SLICE_X67Y56         FDCE (Hold_fdce_C_D)         0.092     1.968    Inst_CLK_SAFE/Conta25M_PS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Conta25M_PS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.229%)  route 0.073ns (25.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDCE (Prop_fdce_C_Q)         0.164     2.027 r  Inst_CLK_SAFE/Conta25M_PS_reg[2]/Q
                         net (fo=7, routed)           0.073     2.099    Inst_CLK_SAFE/Conta25M_PS[2]
    SLICE_X67Y56         LUT4 (Prop_lut4_I2_O)        0.045     2.144 r  Inst_CLK_SAFE/Conta25M_PS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.144    Inst_CLK_SAFE/plusOp[3]
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.848     2.528    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[3]/C
                         clock pessimism             -0.652     1.876    
    SLICE_X67Y56         FDCE (Hold_fdce_C_D)         0.091     1.967    Inst_CLK_SAFE/Conta25M_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Res_Conta_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.982%)  route 0.179ns (49.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.578     1.862    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     2.003 f  Inst_CLK_SAFE/Conta25M_PS_reg[5]/Q
                         net (fo=4, routed)           0.179     2.181    Inst_CLK_SAFE/Conta25M_PS[5]
    SLICE_X66Y57         LUT5 (Prop_lut5_I0_O)        0.045     2.226 r  Inst_CLK_SAFE/Res_Conta_i_1/O
                         net (fo=1, routed)           0.000     2.226    Inst_CLK_SAFE/Res_Conta0
    SLICE_X66Y57         FDPE                                         r  Inst_CLK_SAFE/Res_Conta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.847     2.527    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y57         FDPE                                         r  Inst_CLK_SAFE/Res_Conta_reg/C
                         clock pessimism             -0.649     1.878    
    SLICE_X66Y57         FDPE (Hold_fdpe_C_D)         0.120     1.998    Inst_CLK_SAFE/Res_Conta_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/CLK_2_perso_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/CLK_2_perso_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.576     1.860    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_2_perso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.141     2.001 r  Inst_CLK_SAFE/CLK_2_perso_reg/Q
                         net (fo=2, routed)           0.153     2.153    Inst_CLK_SAFE/CLK_2_ritrovato_reg_0[4]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.045     2.198 r  Inst_CLK_SAFE/CLK_2_perso_i_1/O
                         net (fo=1, routed)           0.000     2.198    Inst_CLK_SAFE/CLK_2_perso_i_1_n_0
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_2_perso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.846     2.526    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_2_perso_reg/C
                         clock pessimism             -0.666     1.860    
    SLICE_X59Y58         FDCE (Hold_fdce_C_D)         0.092     1.952    Inst_CLK_SAFE/CLK_2_perso_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Letto_CLK_res_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Letto_CLK_res_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.551     1.835    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  Inst_CLK_SAFE/Letto_CLK_res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_CLK_SAFE/Letto_CLK_res_flag_reg/Q
                         net (fo=2, routed)           0.166     2.141    RunControl_AXI_inst/Letto_CLK_res_flag_0
    SLICE_X53Y59         LUT3 (Prop_lut3_I2_O)        0.045     2.186 r  RunControl_AXI_inst/Letto_CLK_res_flag_i_1/O
                         net (fo=1, routed)           0.000     2.186    Inst_CLK_SAFE/Letto_CLK_res_flag_reg_0
    SLICE_X53Y59         FDRE                                         r  Inst_CLK_SAFE/Letto_CLK_res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.819     2.499    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  Inst_CLK_SAFE/Letto_CLK_res_flag_reg/C
                         clock pessimism             -0.664     1.835    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     1.926    Inst_CLK_SAFE/Letto_CLK_res_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/EN_Conta_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.431%)  route 0.183ns (49.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.004 f  Inst_CLK_SAFE/Conta25M_PS_reg[4]/Q
                         net (fo=5, routed)           0.183     2.186    Inst_CLK_SAFE/Conta25M_PS[4]
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  Inst_CLK_SAFE/EN_Conta_i_1/O
                         net (fo=1, routed)           0.000     2.231    Inst_CLK_SAFE/EN_Conta_i_1_n_0
    SLICE_X65Y57         FDCE                                         r  Inst_CLK_SAFE/EN_Conta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.847     2.527    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  Inst_CLK_SAFE/EN_Conta_reg/C
                         clock pessimism             -0.649     1.878    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.092     1.970    Inst_CLK_SAFE/EN_Conta_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/CLK_1_perso_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/CLK_1_perso_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.576     1.860    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_1_perso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.141     2.001 r  Inst_CLK_SAFE/CLK_1_perso_reg/Q
                         net (fo=2, routed)           0.167     2.168    Inst_CLK_SAFE/CLK_2_ritrovato_reg_0[1]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.045     2.213 r  Inst_CLK_SAFE/CLK_1_perso_i_1/O
                         net (fo=1, routed)           0.000     2.213    Inst_CLK_SAFE/CLK_1_perso_i_1_n_0
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_1_perso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.846     2.526    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  Inst_CLK_SAFE/CLK_1_perso_reg/C
                         clock pessimism             -0.666     1.860    
    SLICE_X59Y58         FDCE (Hold_fdce_C_D)         0.091     1.951    Inst_CLK_SAFE/CLK_1_perso_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Conta25M_PS_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.295%)  route 0.184ns (49.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X67Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  Inst_CLK_SAFE/Conta25M_PS_reg[4]/Q
                         net (fo=5, routed)           0.184     2.187    Inst_CLK_SAFE/Conta25M_PS[4]
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.232 r  Inst_CLK_SAFE/Conta25M_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     2.232    Inst_CLK_SAFE/plusOp[5]
    SLICE_X65Y57         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.847     2.527    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[5]/C
                         clock pessimism             -0.649     1.878    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.091     1.969    Inst_CLK_SAFE/Conta25M_PS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Conta25M_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.438%)  route 0.205ns (49.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDCE (Prop_fdce_C_Q)         0.164     2.027 r  Inst_CLK_SAFE/Conta25M_PS_reg[0]/Q
                         net (fo=8, routed)           0.205     2.232    Inst_CLK_SAFE/Conta25M_PS[0]
    SLICE_X66Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.277 r  Inst_CLK_SAFE/Conta25M_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.277    Inst_CLK_SAFE/plusOp[1]
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.848     2.528    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[1]/C
                         clock pessimism             -0.665     1.863    
    SLICE_X66Y56         FDCE (Hold_fdce_C_D)         0.121     1.984    Inst_CLK_SAFE/Conta25M_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/Conta25M_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.438%)  route 0.205ns (49.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.579     1.863    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDCE (Prop_fdce_C_Q)         0.164     2.027 f  Inst_CLK_SAFE/Conta25M_PS_reg[0]/Q
                         net (fo=8, routed)           0.205     2.232    Inst_CLK_SAFE/Conta25M_PS[0]
    SLICE_X66Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.277 r  Inst_CLK_SAFE/Conta25M_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.277    Inst_CLK_SAFE/plusOp[0]
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_25MHZ_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  CLK_25MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.848     2.528    Inst_CLK_SAFE/CLK_25MHZ_IBUF_BUFG
    SLICE_X66Y56         FDCE                                         r  Inst_CLK_SAFE/Conta25M_PS_reg[0]/C
                         clock pessimism             -0.665     1.863    
    SLICE_X66Y56         FDCE (Hold_fdce_C_D)         0.120     1.983    Inst_CLK_SAFE/Conta25M_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_25MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y20  CLK_25MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  Inst_CLK_SAFE/BUFGMUX_inst/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_perso_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_ritrovato_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_perso_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_ritrovato_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X65Y60    Inst_CLK_SAFE/CLK_cavo1_OK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X60Y56    Inst_CLK_SAFE/CLK_cavo2_OK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X64Y61    Inst_CLK_SAFE/ContTimeOK_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_perso_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_ritrovato_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_perso_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_ritrovato_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y62    Inst_CLK_SAFE/ContTimeOK_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y62    Inst_CLK_SAFE/ContTimeOK_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         20.000      19.500     SLICE_X53Y59    Inst_CLK_SAFE/Letto_CLK_res_flag_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_perso_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_1_ritrovato_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_perso_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X59Y58    Inst_CLK_SAFE/CLK_2_ritrovato_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X65Y60    Inst_CLK_SAFE/CLK_cavo1_OK_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y56    Inst_CLK_SAFE/CLK_cavo2_OK_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y59    Inst_CLK_SAFE/ContTimeOK_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y61    Inst_CLK_SAFE/ContTimeOK_1_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X64Y61    Inst_CLK_SAFE/ContTimeOK_1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_Gen
  To Clock:  CLK_25MHZ_Gen

Setup :            0  Failing Endpoints,  Worst Slack       35.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.637ns (38.991%)  route 2.561ns (61.009%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 44.526 - 40.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.941    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.374 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.921    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     6.026 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.687    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.792 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.792    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.232 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.477 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.354     8.831    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.309     9.140 r  Inst_Pulser/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     9.140    Inst_Pulser/PULSER_OUT_i_1_n_0
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.277    44.526    Inst_Pulser/Mast_CLK25MHz
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/C
                         clock pessimism              0.363    44.889    
                         clock uncertainty           -0.035    44.854    
    SLICE_X67Y72         FDCE (Setup_fdce_C_D)        0.030    44.884    Inst_Pulser/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.884    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             36.354ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.728ns (46.841%)  route 1.961ns (53.159%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 44.524 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.369 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.369    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.631 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.631    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.524    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/C
                         clock pessimism              0.395    44.919    
                         clock uncertainty           -0.035    44.884    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.985    Inst_Pulser/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.985    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                 36.354    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.723ns (46.769%)  route 1.961ns (53.231%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 44.524 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.369 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.369    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.626 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.626    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.524    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/C
                         clock pessimism              0.395    44.919    
                         clock uncertainty           -0.035    44.884    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.985    Inst_Pulser/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.985    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.665ns (45.918%)  route 1.961ns (54.082%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 44.524 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.369 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.369    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.568 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.568    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.524    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/C
                         clock pessimism              0.395    44.919    
                         clock uncertainty           -0.035    44.884    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.985    Inst_Pulser/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.985    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.328ns (40.669%)  route 1.937ns (59.331%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 44.521 - 40.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.941    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.374 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.921    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     6.026 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.687    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.792 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.792    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.232 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.477 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.730     8.207    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.272    44.521    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
                         clock pessimism              0.397    44.918    
                         clock uncertainty           -0.035    44.883    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)       -0.251    44.632    Inst_Pulser/ContaPulser_reg[1]_bret
  -------------------------------------------------------------------
                         required time                         44.632    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.438ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.644ns (45.603%)  route 1.961ns (54.397%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 44.524 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.369 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.369    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.547 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.547    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.524    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/C
                         clock pessimism              0.395    44.919    
                         clock uncertainty           -0.035    44.884    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.985    Inst_Pulser/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.985    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 36.438    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[11]_bret/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.328ns (41.190%)  route 1.896ns (58.810%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 44.520 - 40.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.941    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.374 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.921    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     6.026 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.687    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.792 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.792    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.232 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.477 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.689     8.165    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.271    44.520    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/C
                         clock pessimism              0.363    44.883    
                         clock uncertainty           -0.035    44.848    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)       -0.236    44.612    Inst_Pulser/ContaPulser_reg[11]_bret
  -------------------------------------------------------------------
                         required time                         44.612    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.628ns (45.360%)  route 1.961ns (54.640%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 44.523 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.531 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.531    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.523    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
                         clock pessimism              0.419    44.942    
                         clock uncertainty           -0.035    44.907    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    45.008    Inst_Pulser/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         45.008    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.623ns (45.284%)  route 1.961ns (54.716%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 44.523 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.269    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.526 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.526    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.523    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/C
                         clock pessimism              0.419    44.942    
                         clock uncertainty           -0.035    44.907    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    45.008    Inst_Pulser/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         45.008    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_Gen rise@40.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.528ns (43.895%)  route 1.953ns (56.105%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 44.523 - 40.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.942    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.375 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.180    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.285 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.433    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.538 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.538    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.961 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.061    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.423 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.423    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.523    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/C
                         clock pessimism              0.363    44.886    
                         clock uncertainty           -0.035    44.851    
    SLICE_X66Y74         FDCE (Setup_fdce_C_D)        0.101    44.952    Inst_Pulser/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.952    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 36.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[0]_bret__0/D
                            (rising edge-triggered cell FDPE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.850    Inst_Pulser/Mast_CLK25MHz
    SLICE_X63Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.991 f  Inst_Pulser/ContaPulser_reg[0]_bret/Q
                         net (fo=1, routed)           0.086     2.077    Inst_Pulser/ContaPulser_reg[0]_bret_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.122 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.000     2.122    Inst_Pulser/p_0_in[0]
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X62Y74         FDPE (Hold_fdpe_C_D)         0.120     1.983    Inst_Pulser/ContaPulser_reg[0]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[13]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[13]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.256ns (82.797%)  route 0.053ns (17.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.851    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     1.992 f  Inst_Pulser/ContaPulser_reg[13]_bret/Q
                         net (fo=1, routed)           0.053     2.045    Inst_Pulser/ContaPulser_reg[13]_bret_n_0
    SLICE_X61Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.090 r  Inst_Pulser/plusOp_carry__2_i_1/O
                         net (fo=2, routed)           0.000     2.090    Inst_Pulser/p_0_in[13]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.160 r  Inst_Pulser/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.160    Inst_Pulser/plusOp[13]
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.513    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/C
                         clock pessimism             -0.649     1.864    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.105     1.969    Inst_Pulser/ContaPulser_reg[13]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[3]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.851    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     1.992 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.076    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.121 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.121    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.187 r  Inst_Pulser/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.187    Inst_Pulser/plusOp[3]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.513    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/C
                         clock pessimism             -0.649     1.864    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.969    Inst_Pulser/ContaPulser_reg[3]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[7]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.850    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     1.991 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.075    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.120 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.120    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.186 r  Inst_Pulser/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.186    Inst_Pulser/plusOp[7]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.968    Inst_Pulser/ContaPulser_reg[7]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[10]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[10]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.505%)  route 0.086ns (25.495%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.850    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.141     1.991 f  Inst_Pulser/ContaPulser_reg[10]_bret/Q
                         net (fo=1, routed)           0.086     2.076    Inst_Pulser/ContaPulser_reg[10]_bret_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.121 r  Inst_Pulser/plusOp_carry__1_i_3/O
                         net (fo=2, routed)           0.000     2.121    Inst_Pulser/p_0_in[10]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.186 r  Inst_Pulser/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.186    Inst_Pulser/plusOp[10]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     1.968    Inst_Pulser/ContaPulser_reg[10]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[1]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.851    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     1.992 f  Inst_Pulser/ContaPulser_reg[1]_bret/Q
                         net (fo=1, routed)           0.085     2.076    Inst_Pulser/ContaPulser_reg[1]_bret_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.045     2.121 r  Inst_Pulser/plusOp_carry_i_5/O
                         net (fo=2, routed)           0.000     2.121    Inst_Pulser/p_0_in[1]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.191 r  Inst_Pulser/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     2.191    Inst_Pulser/plusOp[1]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.513    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/C
                         clock pessimism             -0.649     1.864    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.969    Inst_Pulser/ContaPulser_reg[1]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[5]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[5]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.850    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     1.991 f  Inst_Pulser/ContaPulser_reg[5]_bret__1/Q
                         net (fo=1, routed)           0.085     2.075    Inst_Pulser/ContaPulser_reg[5]_bret__1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.120 r  Inst_Pulser/plusOp_carry__0_i_4/O
                         net (fo=2, routed)           0.000     2.120    Inst_Pulser/p_0_in[5]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.190 r  Inst_Pulser/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.190    Inst_Pulser/plusOp[5]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.968    Inst_Pulser/ContaPulser_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[12]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[12]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.077%)  route 0.106ns (29.923%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.851    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     1.992 f  Inst_Pulser/ContaPulser_reg[12]_bret__1/Q
                         net (fo=1, routed)           0.106     2.098    Inst_Pulser/ContaPulser_reg[12]_bret__1_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.143 r  Inst_Pulser/plusOp_carry__1_i_1/O
                         net (fo=2, routed)           0.000     2.143    Inst_Pulser/p_0_in[12]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.206 r  Inst_Pulser/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.206    Inst_Pulser/plusOp[12]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     1.968    Inst_Pulser/ContaPulser_reg[12]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[4]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.200%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.851    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     1.992 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.076    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.121 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.121    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.220 r  Inst_Pulser/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.220    Inst_Pulser/plusOp[4]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.513    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/C
                         clock pessimism             -0.649     1.864    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.969    Inst_Pulser/ContaPulser_reg[4]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[8]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_Gen rise@0.000ns - CLK_25MHZ_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.201%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.850    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     1.991 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.075    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.120 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.120    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.219 r  Inst_Pulser/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.219    Inst_Pulser/plusOp[8]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_Gen rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  CLK_25MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_25MHZ
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  CLK_25MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Inst_CLK_SAFE/CLK_25MHZ_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.512    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/C
                         clock pessimism             -0.649     1.863    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.968    Inst_Pulser/ContaPulser_reg[8]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_Gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_CLK_SAFE/BUFGMUX_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[13]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y76  Inst_Pulser/ContaPulser_reg[13]_bret__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[13]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y73  Inst_Pulser/ContaPulser_reg[1]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[1]_bret__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y73  Inst_Pulser/ContaPulser_reg[1]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[2]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[2]_bret__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y71  Inst_Pulser/Conta_1ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y71  Inst_Pulser/Conta_1ms_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y71  Inst_Pulser/Conta_1ms_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y71  Inst_Pulser/Conta_1ms_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y72  Inst_Pulser/Conta_1ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y72  Inst_Pulser/Conta_1ms_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y72  Inst_Pulser/Conta_1ms_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X66Y72  Inst_Pulser/Conta_1ms_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X67Y72  Inst_Pulser/PULSER_OUT_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK2_P
  To Clock:  REF_CLK2_P

Setup :            0  Failing Endpoints,  Worst Slack       37.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.402ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.484ns (20.212%)  route 1.911ns (79.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          1.506     6.485    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.590 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.405     6.995    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X60Y57         FDCE (Setup_fdce_C_CE)      -0.168    44.397    Inst_CLK_SAFE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         44.397    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                 37.402    

Slack (MET) :             37.402ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.484ns (20.212%)  route 1.911ns (79.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          1.506     6.485    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.590 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.405     6.995    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X60Y57         FDCE (Setup_fdce_C_CE)      -0.168    44.397    Inst_CLK_SAFE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         44.397    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                 37.402    

Slack (MET) :             37.406ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.484ns (20.204%)  route 1.912ns (79.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          1.506     6.485    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.590 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.406     6.996    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
                         clock pessimism              0.377    44.574    
                         clock uncertainty           -0.035    44.538    
    SLICE_X62Y57         FDCE (Setup_fdce_C_CE)      -0.136    44.402    Inst_CLK_SAFE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         44.402    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 37.406    

Slack (MET) :             37.406ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.484ns (20.204%)  route 1.912ns (79.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          1.506     6.485    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.590 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.406     6.996    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
                         clock pessimism              0.377    44.574    
                         clock uncertainty           -0.035    44.538    
    SLICE_X62Y57         FDCE (Setup_fdce_C_CE)      -0.136    44.402    Inst_CLK_SAFE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         44.402    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 37.406    

Slack (MET) :             37.406ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.484ns (20.204%)  route 1.912ns (79.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          1.506     6.485    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.590 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.406     6.996    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                         clock pessimism              0.377    44.574    
                         clock uncertainty           -0.035    44.538    
    SLICE_X62Y57         FDCE (Setup_fdce_C_CE)      -0.136    44.402    Inst_CLK_SAFE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         44.402    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 37.406    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.538ns (38.431%)  route 0.862ns (61.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.433     5.034 r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/Q
                         net (fo=20, routed)          0.862     5.895    Inst_CLK_SAFE/ContaRef25M_2[2]
    SLICE_X62Y57         LUT5 (Prop_lut5_I0_O)        0.105     6.000 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_2/O
                         net (fo=1, routed)           0.000     6.000    Inst_CLK_SAFE/ContaRef25M_2[4]_i_2_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.074    44.639    Inst_CLK_SAFE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         44.639    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 38.639    

Slack (MET) :             38.884ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.538ns (46.532%)  route 0.618ns (53.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.433     5.034 r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/Q
                         net (fo=19, routed)          0.618     5.652    Inst_CLK_SAFE/ContaRef25M_2[3]
    SLICE_X62Y57         LUT4 (Prop_lut4_I3_O)        0.105     5.757 r  Inst_CLK_SAFE/ContaRef25M_2[3]_i_1/O
                         net (fo=1, routed)           0.000     5.757    Inst_CLK_SAFE/ContaRef25M_2[3]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.076    44.641    Inst_CLK_SAFE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         44.641    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                 38.884    

Slack (MET) :             38.911ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.484ns (44.572%)  route 0.602ns (55.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          0.602     5.581    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.105     5.686 r  Inst_CLK_SAFE/ContaRef25M_2[1]_i_1/O
                         net (fo=1, routed)           0.000     5.686    Inst_CLK_SAFE/ContaRef25M_2[1]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X60Y57         FDCE (Setup_fdce_C_D)        0.032    44.597    Inst_CLK_SAFE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         44.597    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 38.911    

Slack (MET) :             38.940ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.484ns (45.256%)  route 0.585ns (54.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/Q
                         net (fo=22, routed)          0.585     5.565    Inst_CLK_SAFE/ContaRef25M_2[0]
    SLICE_X62Y57         LUT3 (Prop_lut3_I0_O)        0.105     5.670 r  Inst_CLK_SAFE/ContaRef25M_2[2]_i_1/O
                         net (fo=1, routed)           0.000     5.670    Inst_CLK_SAFE/ContaRef25M_2[2]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
                         clock pessimism              0.377    44.574    
                         clock uncertainty           -0.035    44.538    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.072    44.610    Inst_CLK_SAFE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         44.610    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 38.940    

Slack (MET) :             39.027ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.484ns (50.012%)  route 0.484ns (49.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 44.196 - 40.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.086     3.158 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.601    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.379     4.980 f  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/Q
                         net (fo=22, routed)          0.484     5.463    Inst_CLK_SAFE/ContaRef25M_2[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.105     5.568 r  Inst_CLK_SAFE/ContaRef25M_2[0]_i_1/O
                         net (fo=1, routed)           0.000     5.568    Inst_CLK_SAFE/ContaRef25M_2[0]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           1.286    44.196    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                         clock pessimism              0.404    44.601    
                         clock uncertainty           -0.035    44.565    
    SLICE_X60Y57         FDCE (Setup_fdce_C_D)        0.030    44.595    Inst_CLK_SAFE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         44.595    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 39.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.912%)  route 0.210ns (53.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/Q
                         net (fo=22, routed)          0.210     2.205    Inst_CLK_SAFE/ContaRef25M_2[0]
    SLICE_X62Y57         LUT5 (Prop_lut5_I1_O)        0.045     2.250 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_2/O
                         net (fo=1, routed)           0.000     2.250    Inst_CLK_SAFE/ContaRef25M_2[4]_i_2_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                         clock pessimism             -0.357     1.869    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.121     1.990    Inst_CLK_SAFE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.112%)  route 0.217ns (53.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          0.217     2.212    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.257 r  Inst_CLK_SAFE/ContaRef25M_2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.257    Inst_CLK_SAFE/ContaRef25M_2[2]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
                         clock pessimism             -0.357     1.869    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.120     1.989    Inst_CLK_SAFE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.659%)  route 0.221ns (54.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/Q
                         net (fo=21, routed)          0.221     2.216    Inst_CLK_SAFE/ContaRef25M_2[1]
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.045     2.261 r  Inst_CLK_SAFE/ContaRef25M_2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.261    Inst_CLK_SAFE/ContaRef25M_2[3]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
                         clock pessimism             -0.357     1.869    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.121     1.990    Inst_CLK_SAFE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.810%)  route 0.239ns (56.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/Q
                         net (fo=22, routed)          0.239     2.233    Inst_CLK_SAFE/ContaRef25M_2[0]
    SLICE_X60Y57         LUT2 (Prop_lut2_I0_O)        0.045     2.278 r  Inst_CLK_SAFE/ContaRef25M_2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.278    Inst_CLK_SAFE/ContaRef25M_2[1]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                         clock pessimism             -0.373     1.853    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.092     1.945    Inst_CLK_SAFE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.279%)  route 0.244ns (56.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.141     1.994 f  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/Q
                         net (fo=22, routed)          0.244     2.238    Inst_CLK_SAFE/ContaRef25M_2[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.283 r  Inst_CLK_SAFE/ContaRef25M_2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.283    Inst_CLK_SAFE/ContaRef25M_2[0]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                         clock pessimism             -0.373     1.853    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.091     1.944    Inst_CLK_SAFE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.572%)  route 0.282ns (57.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.164     2.017 f  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/Q
                         net (fo=18, routed)          0.106     2.124    Inst_CLK_SAFE/ContaRef25M_2[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.176     2.344    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
                         clock pessimism             -0.373     1.853    
    SLICE_X62Y57         FDCE (Hold_fdce_C_CE)       -0.016     1.837    Inst_CLK_SAFE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.572%)  route 0.282ns (57.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.164     2.017 f  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/Q
                         net (fo=18, routed)          0.106     2.124    Inst_CLK_SAFE/ContaRef25M_2[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.176     2.344    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
                         clock pessimism             -0.373     1.853    
    SLICE_X62Y57         FDCE (Hold_fdce_C_CE)       -0.016     1.837    Inst_CLK_SAFE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.572%)  route 0.282ns (57.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.164     2.017 f  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/Q
                         net (fo=18, routed)          0.106     2.124    Inst_CLK_SAFE/ContaRef25M_2[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.176     2.344    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                         clock pessimism             -0.373     1.853    
    SLICE_X62Y57         FDCE (Hold_fdce_C_CE)       -0.016     1.837    Inst_CLK_SAFE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.632%)  route 0.293ns (58.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.164     2.017 f  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/Q
                         net (fo=18, routed)          0.106     2.124    Inst_CLK_SAFE/ContaRef25M_2[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.187     2.355    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
                         clock pessimism             -0.357     1.869    
    SLICE_X60Y57         FDCE (Hold_fdce_C_CE)       -0.039     1.830    Inst_CLK_SAFE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.632%)  route 0.293ns (58.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.853    Inst_CLK_SAFE/CLK
    SLICE_X62Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.164     2.017 f  Inst_CLK_SAFE/ContaRef25M_2_reg[4]/Q
                         net (fo=18, routed)          0.106     2.124    Inst_CLK_SAFE/ContaRef25M_2[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  Inst_CLK_SAFE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.187     2.355    Inst_CLK_SAFE/ContaRef25M_20
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_IN_Cavo_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_IN_Cavo_2_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.226    Inst_CLK_SAFE/CLK
    SLICE_X60Y57         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
                         clock pessimism             -0.357     1.869    
    SLICE_X60Y57         FDCE (Hold_fdce_C_CE)       -0.039     1.830    Inst_CLK_SAFE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK2_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK2_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16  CLK_IN_Cavo_2_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  Inst_CLK_SAFE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X63Y57    Inst_CLK_SAFE/EN_Sync2_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X63Y57    Inst_CLK_SAFE/EN_Sync2_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X60Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X62Y57    Inst_CLK_SAFE/ContaRef25M_2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK2_P_Gen
  To Clock:  REF_CLK2_P_Gen

Setup :            0  Failing Endpoints,  Worst Slack       35.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.637ns (38.991%)  route 2.561ns (61.009%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 44.376 - 40.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.791    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.224 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.770    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.875 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.536    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.641 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.641    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.081 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.326 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.354     8.680    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.309     8.989 r  Inst_Pulser/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     8.989    Inst_Pulser/PULSER_OUT_i_1_n_0
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.277    44.376    Inst_Pulser/Mast_CLK25MHz
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/C
                         clock pessimism              0.362    44.739    
                         clock uncertainty           -0.035    44.703    
    SLICE_X67Y72         FDCE (Setup_fdce_C_D)        0.030    44.733    Inst_Pulser/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             36.354ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.728ns (46.841%)  route 1.961ns (53.159%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 44.374 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.219 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.481 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.481    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.374    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/C
                         clock pessimism              0.394    44.769    
                         clock uncertainty           -0.035    44.733    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.834    Inst_Pulser/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.834    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 36.354    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.723ns (46.769%)  route 1.961ns (53.231%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 44.374 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.219 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.476 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.374    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/C
                         clock pessimism              0.394    44.769    
                         clock uncertainty           -0.035    44.733    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.834    Inst_Pulser/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.834    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.665ns (45.918%)  route 1.961ns (54.082%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 44.374 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.219 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.418 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.418    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.374    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/C
                         clock pessimism              0.394    44.769    
                         clock uncertainty           -0.035    44.733    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.834    Inst_Pulser/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.834    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.328ns (40.669%)  route 1.937ns (59.331%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 44.371 - 40.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.791    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.224 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.770    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.875 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.536    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.641 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.641    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.081 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.326 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.730     8.056    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.272    44.371    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
                         clock pessimism              0.396    44.768    
                         clock uncertainty           -0.035    44.732    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)       -0.251    44.481    Inst_Pulser/ContaPulser_reg[1]_bret
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.438ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.644ns (45.603%)  route 1.961ns (54.397%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 44.374 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.219 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.397 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.397    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.374    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/C
                         clock pessimism              0.394    44.769    
                         clock uncertainty           -0.035    44.733    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.834    Inst_Pulser/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.834    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 36.438    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[11]_bret/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.328ns (41.190%)  route 1.896ns (58.810%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 44.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.791    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.224 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.770    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.875 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.536    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.641 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.641    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.081 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.326 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.689     8.015    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.271    44.370    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/C
                         clock pessimism              0.362    44.733    
                         clock uncertainty           -0.035    44.697    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)       -0.236    44.461    Inst_Pulser/ContaPulser_reg[11]_bret
  -------------------------------------------------------------------
                         required time                         44.461    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.628ns (45.360%)  route 1.961ns (54.640%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 44.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.381 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.381    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.373    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
                         clock pessimism              0.418    44.792    
                         clock uncertainty           -0.035    44.756    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    44.857    Inst_Pulser/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.857    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.623ns (45.284%)  route 1.961ns (54.716%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 44.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.111 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.119    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.376 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.376    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.373    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/C
                         clock pessimism              0.418    44.792    
                         clock uncertainty           -0.035    44.756    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    44.857    Inst_Pulser/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.857    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P_Gen rise@40.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.528ns (43.895%)  route 1.953ns (56.105%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 44.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           2.160     3.072    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.792    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.225 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     6.029    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.134 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.283    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.388 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.388    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.811 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.911 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.011 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.273 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.273    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           1.961    42.832    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.373    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/C
                         clock pessimism              0.362    44.736    
                         clock uncertainty           -0.035    44.700    
    SLICE_X66Y74         FDCE (Setup_fdce_C_D)        0.101    44.801    Inst_Pulser/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.801    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 36.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[0]_bret__0/D
                            (rising edge-triggered cell FDPE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.897    Inst_Pulser/Mast_CLK25MHz
    SLICE_X63Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     2.038 f  Inst_Pulser/ContaPulser_reg[0]_bret/Q
                         net (fo=1, routed)           0.086     2.125    Inst_Pulser/ContaPulser_reg[0]_bret_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.170 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.000     2.170    Inst_Pulser/p_0_in[0]
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X62Y74         FDPE (Hold_fdpe_C_D)         0.120     2.030    Inst_Pulser/ContaPulser_reg[0]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[13]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[13]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.256ns (82.797%)  route 0.053ns (17.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.898    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  Inst_Pulser/ContaPulser_reg[13]_bret/Q
                         net (fo=1, routed)           0.053     2.093    Inst_Pulser/ContaPulser_reg[13]_bret_n_0
    SLICE_X61Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.138 r  Inst_Pulser/plusOp_carry__2_i_1/O
                         net (fo=2, routed)           0.000     2.138    Inst_Pulser/p_0_in[13]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.208 r  Inst_Pulser/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.208    Inst_Pulser/plusOp[13]
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.274    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/C
                         clock pessimism             -0.363     1.911    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.105     2.016    Inst_Pulser/ContaPulser_reg[13]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[3]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.898    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.124    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.169 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.169    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.235 r  Inst_Pulser/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.235    Inst_Pulser/plusOp[3]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.274    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/C
                         clock pessimism             -0.363     1.911    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     2.016    Inst_Pulser/ContaPulser_reg[3]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[7]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.897    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.038 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.123    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.168 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.168    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.234 r  Inst_Pulser/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.234    Inst_Pulser/plusOp[7]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     2.015    Inst_Pulser/ContaPulser_reg[7]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[10]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[10]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.505%)  route 0.086ns (25.495%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.897    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.141     2.038 f  Inst_Pulser/ContaPulser_reg[10]_bret/Q
                         net (fo=1, routed)           0.086     2.124    Inst_Pulser/ContaPulser_reg[10]_bret_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  Inst_Pulser/plusOp_carry__1_i_3/O
                         net (fo=2, routed)           0.000     2.169    Inst_Pulser/p_0_in[10]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.234 r  Inst_Pulser/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.234    Inst_Pulser/plusOp[10]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     2.015    Inst_Pulser/ContaPulser_reg[10]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[1]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.898    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  Inst_Pulser/ContaPulser_reg[1]_bret/Q
                         net (fo=1, routed)           0.085     2.124    Inst_Pulser/ContaPulser_reg[1]_bret_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  Inst_Pulser/plusOp_carry_i_5/O
                         net (fo=2, routed)           0.000     2.169    Inst_Pulser/p_0_in[1]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.239 r  Inst_Pulser/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     2.239    Inst_Pulser/plusOp[1]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.274    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/C
                         clock pessimism             -0.363     1.911    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     2.016    Inst_Pulser/ContaPulser_reg[1]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[5]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[5]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.897    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.038 f  Inst_Pulser/ContaPulser_reg[5]_bret__1/Q
                         net (fo=1, routed)           0.085     2.123    Inst_Pulser/ContaPulser_reg[5]_bret__1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  Inst_Pulser/plusOp_carry__0_i_4/O
                         net (fo=2, routed)           0.000     2.168    Inst_Pulser/p_0_in[5]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.238 r  Inst_Pulser/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.238    Inst_Pulser/plusOp[5]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     2.015    Inst_Pulser/ContaPulser_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[12]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[12]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.077%)  route 0.106ns (29.923%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.898    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  Inst_Pulser/ContaPulser_reg[12]_bret__1/Q
                         net (fo=1, routed)           0.106     2.146    Inst_Pulser/ContaPulser_reg[12]_bret__1_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.191 r  Inst_Pulser/plusOp_carry__1_i_1/O
                         net (fo=2, routed)           0.000     2.191    Inst_Pulser/p_0_in[12]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.254 r  Inst_Pulser/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.254    Inst_Pulser/plusOp[12]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     2.015    Inst_Pulser/ContaPulser_reg[12]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[4]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.200%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.898    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.124    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.169 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.169    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.268 r  Inst_Pulser/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.268    Inst_Pulser/plusOp[4]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.274    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/C
                         clock pessimism             -0.363     1.911    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     2.016    Inst_Pulser/ContaPulser_reg[4]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[8]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P_Gen rise@0.000ns - REF_CLK2_P_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.200%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.842     1.249    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.897    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.038 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.123    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.168 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.168    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.267 r  Inst_Pulser/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.267    Inst_Pulser/plusOp[8]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P_Gen rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_inst_2/O
                         net (fo=2, routed)           0.907     1.349    Inst_CLK_SAFE/CLK_IN_Cavo_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.273    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/C
                         clock pessimism             -0.363     1.910    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     2.015    Inst_Pulser/ContaPulser_reg[8]_bret__0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK2_P_Gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_CLK_SAFE/BUFGMUX_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[13]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y76  Inst_Pulser/ContaPulser_reg[13]_bret__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[13]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y73  Inst_Pulser/ContaPulser_reg[1]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[1]_bret__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y73  Inst_Pulser/ContaPulser_reg[1]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[2]_bret/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y73  Inst_Pulser/ContaPulser_reg[2]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK_P
  To Clock:  REF_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack       38.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.538ns (35.717%)  route 0.968ns (64.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.705     5.704    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.105     5.809 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.264     6.073    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_CE)      -0.136    44.367    Inst_CLK_SAFE/ContaRef25M_reg[1]
  -------------------------------------------------------------------
                         required time                         44.367    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.538ns (35.717%)  route 0.968ns (64.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.705     5.704    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.105     5.809 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.264     6.073    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_CE)      -0.136    44.367    Inst_CLK_SAFE/ContaRef25M_reg[2]
  -------------------------------------------------------------------
                         required time                         44.367    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.538ns (35.717%)  route 0.968ns (64.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.705     5.704    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.105     5.809 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.264     6.073    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_CE)      -0.136    44.367    Inst_CLK_SAFE/ContaRef25M_reg[3]
  -------------------------------------------------------------------
                         required time                         44.367    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.538ns (35.717%)  route 0.968ns (64.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.705     5.704    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.105     5.809 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.264     6.073    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_CE)      -0.136    44.367    Inst_CLK_SAFE/ContaRef25M_reg[4]
  -------------------------------------------------------------------
                         required time                         44.367    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.432ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.538ns (38.527%)  route 0.858ns (61.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 44.165 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.705     5.704    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.105     5.809 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.154     5.963    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.288    44.165    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                         clock pessimism              0.402    44.566    
                         clock uncertainty           -0.035    44.531    
    SLICE_X66Y59         FDCE (Setup_fdce_C_CE)      -0.136    44.395    Inst_CLK_SAFE/ContaRef25M_reg[0]
  -------------------------------------------------------------------
                         required time                         44.395    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 38.432    

Slack (MET) :             38.726ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.538ns (41.881%)  route 0.747ns (58.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 r  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.747     5.746    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.105     5.851 r  Inst_CLK_SAFE/ContaRef25M[4]_i_2/O
                         net (fo=1, routed)           0.000     5.851    Inst_CLK_SAFE/ContaRef25M[4]_i_2_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.074    44.577    Inst_CLK_SAFE/ContaRef25M_reg[4]
  -------------------------------------------------------------------
                         required time                         44.577    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                 38.726    

Slack (MET) :             38.740ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.538ns (42.343%)  route 0.733ns (57.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 r  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.733     5.732    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y60         LUT4 (Prop_lut4_I1_O)        0.105     5.837 r  Inst_CLK_SAFE/ContaRef25M[3]_i_1/O
                         net (fo=1, routed)           0.000     5.837    Inst_CLK_SAFE/ContaRef25M[3]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/C
                         clock pessimism              0.375    44.538    
                         clock uncertainty           -0.035    44.503    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.074    44.577    Inst_CLK_SAFE/ContaRef25M_reg[3]
  -------------------------------------------------------------------
                         required time                         44.577    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 38.740    

Slack (MET) :             38.917ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.538ns (47.884%)  route 0.586ns (52.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.442     4.565    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.433     4.998 r  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.586     5.584    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.105     5.689 r  Inst_CLK_SAFE/ContaRef25M[2]_i_1/O
                         net (fo=1, routed)           0.000     5.689    Inst_CLK_SAFE/ContaRef25M[2]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                         clock pessimism              0.402    44.565    
                         clock uncertainty           -0.035    44.530    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.076    44.606    Inst_CLK_SAFE/ContaRef25M_reg[2]
  -------------------------------------------------------------------
                         required time                         44.606    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 38.917    

Slack (MET) :             39.028ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.538ns (53.324%)  route 0.471ns (46.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 44.164 - 40.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.442     4.565    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.433     4.998 r  Inst_CLK_SAFE/ContaRef25M_reg[1]/Q
                         net (fo=21, routed)          0.471     5.469    Inst_CLK_SAFE/ContaRef25M[1]
    SLICE_X66Y60         LUT2 (Prop_lut2_I1_O)        0.105     5.574 r  Inst_CLK_SAFE/ContaRef25M[1]_i_1/O
                         net (fo=1, routed)           0.000     5.574    Inst_CLK_SAFE/ContaRef25M[1]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.287    44.164    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                         clock pessimism              0.402    44.565    
                         clock uncertainty           -0.035    44.530    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.072    44.602    Inst_CLK_SAFE/ContaRef25M_reg[1]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 39.028    

Slack (MET) :             39.038ns  (required time - arrival time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.538ns (53.873%)  route 0.461ns (46.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 44.165 - 40.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     3.123 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.443     4.566    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.433     4.999 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.461     5.460    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.105     5.565 r  Inst_CLK_SAFE/ContaRef25M[0]_i_1/O
                         net (fo=1, routed)           0.000     5.565    Inst_CLK_SAFE/ContaRef25M[0]_i_1_n_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           1.288    44.165    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                         clock pessimism              0.402    44.566    
                         clock uncertainty           -0.035    44.531    
    SLICE_X66Y59         FDCE (Setup_fdce_C_D)        0.072    44.603    Inst_CLK_SAFE/ContaRef25M_reg[0]
  -------------------------------------------------------------------
                         required time                         44.603    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                 39.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.959%)  route 0.171ns (45.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 r  Inst_CLK_SAFE/ContaRef25M_reg[4]/Q
                         net (fo=18, routed)          0.171     2.154    Inst_CLK_SAFE/ContaRef25M[4]
    SLICE_X66Y60         LUT5 (Prop_lut5_I4_O)        0.045     2.199 r  Inst_CLK_SAFE/ContaRef25M[4]_i_2/O
                         net (fo=1, routed)           0.000     2.199    Inst_CLK_SAFE/ContaRef25M[4]_i_2_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_D)         0.121     1.940    Inst_CLK_SAFE/ContaRef25M_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.068%)  route 0.178ns (45.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 r  Inst_CLK_SAFE/ContaRef25M_reg[1]/Q
                         net (fo=21, routed)          0.178     2.160    Inst_CLK_SAFE/ContaRef25M[1]
    SLICE_X66Y60         LUT4 (Prop_lut4_I0_O)        0.045     2.205 r  Inst_CLK_SAFE/ContaRef25M[3]_i_1/O
                         net (fo=1, routed)           0.000     2.205    Inst_CLK_SAFE/ContaRef25M[3]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_D)         0.121     1.940    Inst_CLK_SAFE/ContaRef25M_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.820    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.164     1.984 r  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.210     2.193    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y60         LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  Inst_CLK_SAFE/ContaRef25M[1]_i_1/O
                         net (fo=1, routed)           0.000     2.238    Inst_CLK_SAFE/ContaRef25M[1]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                         clock pessimism             -0.356     1.835    
    SLICE_X66Y60         FDCE (Hold_fdce_C_D)         0.120     1.955    Inst_CLK_SAFE/ContaRef25M_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.458%)  route 0.214ns (50.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.820    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.164     1.984 r  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.214     2.197    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.242 r  Inst_CLK_SAFE/ContaRef25M[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    Inst_CLK_SAFE/ContaRef25M[2]_i_1_n_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                         clock pessimism             -0.356     1.835    
    SLICE_X66Y60         FDCE (Hold_fdce_C_D)         0.121     1.956    Inst_CLK_SAFE/ContaRef25M_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.163%)  route 0.208ns (49.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.820    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.164     1.984 f  Inst_CLK_SAFE/ContaRef25M_reg[0]/Q
                         net (fo=22, routed)          0.208     2.191    Inst_CLK_SAFE/ContaRef25M[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  Inst_CLK_SAFE/ContaRef25M[0]_i_1/O
                         net (fo=1, routed)           0.000     2.236    Inst_CLK_SAFE/ContaRef25M[0]_i_1_n_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.192    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                         clock pessimism             -0.372     1.820    
    SLICE_X66Y59         FDCE (Hold_fdce_C_D)         0.120     1.940    Inst_CLK_SAFE/ContaRef25M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.467%)  route 0.231ns (52.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 f  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.167     2.149    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.065     2.259    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.847     2.192    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y59         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[0]/C
                         clock pessimism             -0.356     1.836    
    SLICE_X66Y59         FDCE (Hold_fdce_C_CE)       -0.016     1.820    Inst_CLK_SAFE/ContaRef25M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.294%)  route 0.285ns (57.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 f  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.167     2.149    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.119     2.313    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[1]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_CE)       -0.016     1.803    Inst_CLK_SAFE/ContaRef25M_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.294%)  route 0.285ns (57.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 f  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.167     2.149    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.119     2.313    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_CE)       -0.016     1.803    Inst_CLK_SAFE/ContaRef25M_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.294%)  route 0.285ns (57.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 f  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.167     2.149    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.119     2.313    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[3]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_CE)       -0.016     1.803    Inst_CLK_SAFE/ContaRef25M_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Inst_CLK_SAFE/ContaRef25M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_CLK_SAFE/ContaRef25M_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.294%)  route 0.285ns (57.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.577     1.819    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.164     1.983 f  Inst_CLK_SAFE/ContaRef25M_reg[2]/Q
                         net (fo=20, routed)          0.167     2.149    Inst_CLK_SAFE/ContaRef25M[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  Inst_CLK_SAFE/ContaRef25M[4]_i_1/O
                         net (fo=5, routed)           0.119     2.313    Inst_CLK_SAFE/ContaRef25M0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    CLK_IN_Cavo
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_IN_Cavo_BUFG_inst/O
                         net (fo=7, routed)           0.846     2.191    Inst_CLK_SAFE/EN_Sync_reg_0
    SLICE_X66Y60         FDCE                                         r  Inst_CLK_SAFE/ContaRef25M_reg[4]/C
                         clock pessimism             -0.372     1.819    
    SLICE_X66Y60         FDCE (Hold_fdce_C_CE)       -0.016     1.803    Inst_CLK_SAFE/ContaRef25M_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.510    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17  CLK_IN_Cavo_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  Inst_CLK_SAFE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/I0
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X66Y59    Inst_CLK_SAFE/ContaRef25M_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X65Y58    Inst_CLK_SAFE/EN_Sync_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y59    Inst_CLK_SAFE/ContaRef25M_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X65Y58    Inst_CLK_SAFE/EN_Sync_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y59    Inst_CLK_SAFE/ContaRef25M_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y59    Inst_CLK_SAFE/ContaRef25M_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X66Y60    Inst_CLK_SAFE/ContaRef25M_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X65Y58    Inst_CLK_SAFE/EN_Sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK_P_Gen
  To Clock:  REF_CLK_P_Gen

Setup :            0  Failing Endpoints,  Worst Slack       35.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.637ns (38.991%)  route 2.561ns (61.009%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 44.343 - 40.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.756    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.189 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.736    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.841 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.502    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.607 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.607    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.047 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.292 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.354     8.646    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.309     8.955 r  Inst_Pulser/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     8.955    Inst_Pulser/PULSER_OUT_i_1_n_0
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.277    44.343    Inst_Pulser/Mast_CLK25MHz
    SLICE_X67Y72         FDCE                                         r  Inst_Pulser/PULSER_OUT_reg/C
                         clock pessimism              0.362    44.704    
                         clock uncertainty           -0.035    44.669    
    SLICE_X67Y72         FDCE (Setup_fdce_C_D)        0.030    44.699    Inst_Pulser/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.699    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             36.354ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.728ns (46.841%)  route 1.961ns (53.159%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 44.341 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.184 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.446 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.446    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.341    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[23]/C
                         clock pessimism              0.394    44.734    
                         clock uncertainty           -0.035    44.699    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.800    Inst_Pulser/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                 36.354    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.723ns (46.769%)  route 1.961ns (53.231%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 44.341 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.184 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.441 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.441    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.341    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[21]/C
                         clock pessimism              0.394    44.734    
                         clock uncertainty           -0.035    44.699    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.800    Inst_Pulser/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.665ns (45.918%)  route 1.961ns (54.082%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 44.341 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.184 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.383 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.383    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.341    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[22]/C
                         clock pessimism              0.394    44.734    
                         clock uncertainty           -0.035    44.699    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.800    Inst_Pulser/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.328ns (40.669%)  route 1.937ns (59.331%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 44.338 - 40.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.756    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.189 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.736    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.841 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.502    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.607 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.607    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.047 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.292 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.730     8.022    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.272    44.338    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
                         clock pessimism              0.396    44.733    
                         clock uncertainty           -0.035    44.698    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)       -0.251    44.447    Inst_Pulser/ContaPulser_reg[1]_bret
  -------------------------------------------------------------------
                         required time                         44.447    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.438ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.644ns (45.603%)  route 1.961ns (54.397%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 44.341 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.184 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.362 r  Inst_Pulser/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.362    Inst_Pulser/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.275    44.341    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y76         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[20]/C
                         clock pessimism              0.394    44.734    
                         clock uncertainty           -0.035    44.699    
    SLICE_X66Y76         FDCE (Setup_fdce_C_D)        0.101    44.800    Inst_Pulser/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 36.438    

Slack (MET) :             36.447ns  (required time - arrival time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[11]_bret/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.328ns (41.190%)  route 1.896ns (58.810%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 44.337 - 40.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.425     4.756    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.433     5.189 f  Inst_Pulser/ContaPulser_reg[0]_bret__1/Q
                         net (fo=1, routed)           0.546     5.736    Inst_Pulser/ContaPulser_reg[0]_bret__1_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.105     5.841 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.661     6.502    Inst_Pulser/p_0_in[0]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.607 r  Inst_Pulser/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.607    Inst_Pulser/i__carry_i_4__2_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.047 r  Inst_Pulser/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    Inst_Pulser/eqOp_inferred__1/i__carry_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.292 r  Inst_Pulser/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          0.689     7.981    Inst_Pulser/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.271    44.337    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[11]_bret/C
                         clock pessimism              0.362    44.698    
                         clock uncertainty           -0.035    44.663    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)       -0.236    44.427    Inst_Pulser/ContaPulser_reg[11]_bret
  -------------------------------------------------------------------
                         required time                         44.427    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 36.447    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.628ns (45.360%)  route 1.961ns (54.640%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 44.340 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.346 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.346    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.340    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
                         clock pessimism              0.418    44.757    
                         clock uncertainty           -0.035    44.722    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    44.823    Inst_Pulser/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.823    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.623ns (45.284%)  route 1.961ns (54.716%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 44.340 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.084    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.341 r  Inst_Pulser/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.341    Inst_Pulser/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.340    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[17]/C
                         clock pessimism              0.418    44.757    
                         clock uncertainty           -0.035    44.722    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.101    44.823    Inst_Pulser/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.823    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 Inst_Pulser/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P_Gen rise@40.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.528ns (43.895%)  route 1.953ns (56.105%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 44.340 - 40.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.160     3.037    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.426     4.757    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y75         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.433     5.190 r  Inst_Pulser/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           0.805     5.995    Inst_Pulser/Conta_1ms_reg[19]
    SLICE_X67Y76         LUT6 (Prop_lut6_I4_O)        0.105     6.100 f  Inst_Pulser/PULSER_OUT_i_3/O
                         net (fo=27, routed)          1.148     7.248    Inst_Pulser/PULSER_OUT_i_3_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.105     7.353 r  Inst_Pulser/Conta_1ms[0]_i_6/O
                         net (fo=1, routed)           0.000     7.353    Inst_Pulser/Conta_1ms[0]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.776 r  Inst_Pulser/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Inst_Pulser/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  Inst_Pulser/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.876    Inst_Pulser/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  Inst_Pulser/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    Inst_Pulser/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.238 r  Inst_Pulser/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.238    Inst_Pulser/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.961    42.798    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.274    44.340    Inst_Pulser/Mast_CLK25MHz
    SLICE_X66Y74         FDCE                                         r  Inst_Pulser/Conta_1ms_reg[15]/C
                         clock pessimism              0.362    44.701    
                         clock uncertainty           -0.035    44.666    
    SLICE_X66Y74         FDCE (Setup_fdce_C_D)        0.101    44.767    Inst_Pulser/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.767    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 36.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[0]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[0]_bret__0/D
                            (rising edge-triggered cell FDPE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.864    Inst_Pulser/Mast_CLK25MHz
    SLICE_X63Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  Inst_Pulser/ContaPulser_reg[0]_bret/Q
                         net (fo=1, routed)           0.086     2.091    Inst_Pulser/ContaPulser_reg[0]_bret_n_0
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.136 r  Inst_Pulser/plusOp_carry_i_1/O
                         net (fo=3, routed)           0.000     2.136    Inst_Pulser/p_0_in[0]
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X62Y74         FDPE                                         r  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X62Y74         FDPE (Hold_fdpe_C_D)         0.120     1.997    Inst_Pulser/ContaPulser_reg[0]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[13]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[13]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.256ns (82.797%)  route 0.053ns (17.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.865    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     2.006 f  Inst_Pulser/ContaPulser_reg[13]_bret/Q
                         net (fo=1, routed)           0.053     2.059    Inst_Pulser/ContaPulser_reg[13]_bret_n_0
    SLICE_X61Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.104 r  Inst_Pulser/plusOp_carry__2_i_1/O
                         net (fo=2, routed)           0.000     2.104    Inst_Pulser/p_0_in[13]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.174 r  Inst_Pulser/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.174    Inst_Pulser/plusOp[13]
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.240    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[13]_bret__0/C
                         clock pessimism             -0.362     1.878    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.105     1.983    Inst_Pulser/ContaPulser_reg[13]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[7]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.864    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.089    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.134 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.134    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.200 r  Inst_Pulser/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.200    Inst_Pulser/plusOp[7]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.982    Inst_Pulser/ContaPulser_reg[7]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[3]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.252ns (74.962%)  route 0.084ns (25.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.865    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.006 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.090    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.135    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.201 r  Inst_Pulser/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.201    Inst_Pulser/plusOp[3]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.240    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__0/C
                         clock pessimism             -0.362     1.878    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.983    Inst_Pulser/ContaPulser_reg[3]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[10]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[10]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.505%)  route 0.086ns (25.495%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.864    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  Inst_Pulser/ContaPulser_reg[10]_bret/Q
                         net (fo=1, routed)           0.086     2.091    Inst_Pulser/ContaPulser_reg[10]_bret_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.136 r  Inst_Pulser/plusOp_carry__1_i_3/O
                         net (fo=2, routed)           0.000     2.136    Inst_Pulser/p_0_in[10]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.201 r  Inst_Pulser/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.201    Inst_Pulser/plusOp[10]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     1.982    Inst_Pulser/ContaPulser_reg[10]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[5]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[5]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.864    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  Inst_Pulser/ContaPulser_reg[5]_bret__1/Q
                         net (fo=1, routed)           0.085     2.090    Inst_Pulser/ContaPulser_reg[5]_bret__1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  Inst_Pulser/plusOp_carry__0_i_4/O
                         net (fo=2, routed)           0.000     2.135    Inst_Pulser/p_0_in[5]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.205 r  Inst_Pulser/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.205    Inst_Pulser/plusOp[5]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[5]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.982    Inst_Pulser/ContaPulser_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[1]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[1]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.098%)  route 0.085ns (24.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.865    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.006 f  Inst_Pulser/ContaPulser_reg[1]_bret/Q
                         net (fo=1, routed)           0.085     2.091    Inst_Pulser/ContaPulser_reg[1]_bret_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.045     2.136 r  Inst_Pulser/plusOp_carry_i_5/O
                         net (fo=2, routed)           0.000     2.136    Inst_Pulser/p_0_in[1]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.206 r  Inst_Pulser/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     2.206    Inst_Pulser/plusOp[1]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.240    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[1]_bret__0/C
                         clock pessimism             -0.362     1.878    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.983    Inst_Pulser/ContaPulser_reg[1]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[12]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[12]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.077%)  route 0.106ns (29.923%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.865    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y76         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.141     2.006 f  Inst_Pulser/ContaPulser_reg[12]_bret__1/Q
                         net (fo=1, routed)           0.106     2.112    Inst_Pulser/ContaPulser_reg[12]_bret__1_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.157 r  Inst_Pulser/plusOp_carry__1_i_1/O
                         net (fo=2, routed)           0.000     2.157    Inst_Pulser/p_0_in[12]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.220 r  Inst_Pulser/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.220    Inst_Pulser/plusOp[12]
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y75         FDCE                                         r  Inst_Pulser/ContaPulser_reg[12]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.105     1.982    Inst_Pulser/ContaPulser_reg[12]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[7]_bret/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[8]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.200%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.566     1.864    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[7]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  Inst_Pulser/ContaPulser_reg[7]_bret/Q
                         net (fo=1, routed)           0.084     2.089    Inst_Pulser/ContaPulser_reg[7]_bret_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.134 r  Inst_Pulser/plusOp_carry__0_i_2/O
                         net (fo=2, routed)           0.000     2.134    Inst_Pulser/p_0_in[7]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.233 r  Inst_Pulser/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.233    Inst_Pulser/plusOp[8]
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.832     2.239    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y74         FDCE                                         r  Inst_Pulser/ContaPulser_reg[8]_bret__0/C
                         clock pessimism             -0.362     1.877    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.105     1.982    Inst_Pulser/ContaPulser_reg[8]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_Pulser/ContaPulser_reg[3]_bret__1/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Pulser/ContaPulser_reg[4]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P_Gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P_Gen rise@0.000ns - REF_CLK_P_Gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.285ns (77.200%)  route 0.084ns (22.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.842     1.215    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.567     1.865    Inst_Pulser/Mast_CLK25MHz
    SLICE_X60Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.141     2.006 f  Inst_Pulser/ContaPulser_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.084     2.090    Inst_Pulser/ContaPulser_reg[3]_bret__1_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  Inst_Pulser/plusOp_carry_i_3/O
                         net (fo=2, routed)           0.000     2.135    Inst_Pulser/p_0_in[3]
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.234 r  Inst_Pulser/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.234    Inst_Pulser/plusOp[4]
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P_Gen rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.907     1.315    Inst_CLK_SAFE/CLK_IN_Cavo
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  Inst_CLK_SAFE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    Inst_CLK_SAFE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.833     2.240    Inst_Pulser/Mast_CLK25MHz
    SLICE_X61Y73         FDCE                                         r  Inst_Pulser/ContaPulser_reg[4]_bret__0/C
                         clock pessimism             -0.362     1.878    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.105     1.983    Inst_Pulser/ContaPulser_reg[4]_bret__0
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK_P_Gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_CLK_SAFE/BUFGMUX_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X63Y74  Inst_Pulser/ContaPulser_reg[0]_bret/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X62Y74  Inst_Pulser/ContaPulser_reg[0]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[10]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y75  Inst_Pulser/ContaPulser_reg[10]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X61Y75  Inst_Pulser/ContaPulser_reg[11]_bret__1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X60Y76  Inst_Pulser/ContaPulser_reg[12]_bret/C



---------------------------------------------------------------------------------------------------
From Clock:  RING_OSC
  To Clock:  RING_OSC

Setup :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 1.046ns (42.583%)  route 1.410ns (57.417%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.748 - 4.000 ) 
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.814     0.814    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X81Y52         FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.379     1.193 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.940     2.133    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.105     2.238 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.470     2.708    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X81Y51         LUT6 (Prop_lut6_I2_O)        0.105     2.813 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.813    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.270 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.270    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X81Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y7            BUFR                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.748     4.748    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X81Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.038     4.786    
                         clock uncertainty           -0.075     4.711    
    SLICE_X81Y51         FDCE (Setup_fdce_C_D)       -0.151     4.560    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.560    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.222ns (50.417%)  route 1.202ns (49.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.820     0.820    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDCE (Prop_fdce_C_Q)         0.379     1.199 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.689     1.888    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X57Y101        LUT2 (Prop_lut2_I0_O)        0.119     2.007 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.513     2.520    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X59Y102        LUT6 (Prop_lut6_I2_O)        0.267     2.787 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.787    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.244 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.244    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X59Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y9            BUFR                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.752     4.752    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X59Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.040     4.792    
                         clock uncertainty           -0.075     4.717    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)       -0.151     4.566    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.566    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.230ns (52.607%)  route 1.108ns (47.393%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 5.238 - 4.000 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.385     1.385    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X49Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.379     1.764 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.710     2.474    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.119     2.593 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.398     2.991    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.275     3.266 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.266    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.723 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.723    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X49Y22         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.238     5.238    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X49Y22         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.125     5.363    
                         clock uncertainty           -0.075     5.288    
    SLICE_X49Y22         FDCE (Setup_fdce_C_D)       -0.151     5.137    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.137    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.218ns (52.810%)  route 1.088ns (47.190%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 5.451 - 4.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.623     1.623    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X83Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.379     2.002 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.851     2.853    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.118     2.971 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.238     3.208    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.264     3.472 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.472    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.929 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.929    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X83Y101        FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.451     5.451    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X83Y101        FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.144     5.595    
                         clock uncertainty           -0.075     5.520    
    SLICE_X83Y101        FDCE (Setup_fdce_C_D)       -0.151     5.369    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.369    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.046ns (45.903%)  route 1.233ns (54.097%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 5.237 - 4.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.386     1.386    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X49Y25         FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDCE (Prop_fdce_C_Q)         0.379     1.765 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.773     2.538    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.105     2.643 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.459     3.103    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I2_O)        0.105     3.208 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.208    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.665 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.665    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X48Y24         FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.237     5.237    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X48Y24         FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.096     5.333    
                         clock uncertainty           -0.075     5.258    
    SLICE_X48Y24         FDCE (Setup_fdce_C_D)       -0.151     5.107    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.210ns (54.318%)  route 1.018ns (45.682%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 5.352 - 4.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.510     1.510    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X93Y18         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDCE (Prop_fdce_C_Q)         0.379     1.889 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.496     2.385    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X90Y17         LUT2 (Prop_lut2_I0_O)        0.106     2.491 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.522     3.013    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I2_O)        0.268     3.281 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.281    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X91Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.738 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.738    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X91Y19         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.352     5.352    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X91Y19         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.096     5.448    
                         clock uncertainty           -0.075     5.373    
    SLICE_X91Y19         FDCE (Setup_fdce_C_D)       -0.151     5.222    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.046ns (46.365%)  route 1.210ns (53.635%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 5.451 - 4.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y11       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.624     1.624    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X89Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.379     2.003 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.542     2.545    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X89Y101        LUT2 (Prop_lut2_I0_O)        0.105     2.650 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.668     3.318    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X87Y100        LUT6 (Prop_lut6_I2_O)        0.105     3.423 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.423    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.880 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.880    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X87Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y11       BUFG                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          1.451     5.451    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X87Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.145     5.596    
                         clock uncertainty           -0.075     5.521    
    SLICE_X87Y100        FDCE (Setup_fdce_C_D)       -0.151     5.370    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.299ns (58.635%)  route 0.916ns (41.365%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y5            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.812     0.812    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X86Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDCE (Prop_fdce_C_Q)         0.433     1.245 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.440     1.685    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.126     1.811 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.477     2.287    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X87Y51         LUT6 (Prop_lut6_I2_O)        0.283     2.570 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.570    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.027 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.027    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X87Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y5            BUFR                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.744     4.744    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X87Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.044     4.788    
                         clock uncertainty           -0.075     4.713    
    SLICE_X87Y51         FDCE (Setup_fdce_C_D)       -0.151     4.562    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.562    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 1.090ns (50.505%)  route 1.068ns (49.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y10           BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.820     0.820    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X54Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDCE (Prop_fdce_C_Q)         0.398     1.218 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/Q
                         net (fo=7, routed)           1.068     2.286    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[4]
    SLICE_X55Y100        LUT6 (Prop_lut6_I0_O)        0.235     2.521 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.521    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.978 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.978    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X55Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y10           BUFR                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.752     4.752    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X55Y100        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.044     4.796    
                         clock uncertainty           -0.075     4.721    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)       -0.151     4.570    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 1.100ns (51.932%)  route 1.018ns (48.068%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 4.681 - 4.000 ) 
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y4            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.745     0.745    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X92Y52         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.433     1.178 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/Q
                         net (fo=6, routed)           0.704     1.882    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
    SLICE_X91Y52         LUT2 (Prop_lut2_I0_O)        0.105     1.987 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314     2.301    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_7_n_0
    SLICE_X91Y51         LUT6 (Prop_lut6_I2_O)        0.105     2.406 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.406    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp_carry_i_3_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.863 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/eqOp
    SLICE_X91Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y4            BUFR                         0.000     4.000 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.681     4.681    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X91Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
                         clock pessimism              0.000     4.681    
                         clock uncertainty           -0.075     4.606    
    SLICE_X91Y51         FDCE (Setup_fdce_C_D)       -0.151     4.455    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  1.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.323     0.323    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X56Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.141     0.464 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.086     0.550    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1/O
                         net (fo=1, routed)           0.000     0.595    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1_n_0
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.362     0.362    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                         clock pessimism             -0.026     0.336    
    SLICE_X57Y102        FDCE (Hold_fdce_C_D)         0.092     0.428    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.074%)  route 0.098ns (33.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.547     0.547    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X48Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.141     0.688 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.098     0.785    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.049     0.834 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1/O
                         net (fo=1, routed)           0.000     0.834    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1_n_0
    SLICE_X49Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.812     0.812    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X49Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
                         clock pessimism             -0.252     0.560    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.107     0.667    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.203%)  route 0.087ns (31.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.359ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.321     0.321    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X64Y103        FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141     0.462 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/Q
                         net (fo=7, routed)           0.087     0.549    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[3]
    SLICE_X65Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.594 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1/O
                         net (fo=1, routed)           0.000     0.594    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1_n_0
    SLICE_X65Y103        FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.359     0.359    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X65Y103        FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                         clock pessimism             -0.025     0.334    
    SLICE_X65Y103        FDCE (Hold_fdce_C_D)         0.091     0.425    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.595%)  route 0.098ns (34.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.547     0.547    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X48Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.141     0.688 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.098     0.785    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X49Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.830 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore[3]_i_1/O
                         net (fo=1, routed)           0.000     0.830    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/p_0_in__0[3]
    SLICE_X49Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.812     0.812    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X49Y23         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
                         clock pessimism             -0.252     0.560    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.092     0.652    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.190ns (59.596%)  route 0.129ns (40.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.323     0.323    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X56Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.141     0.464 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/Q
                         net (fo=10, routed)          0.129     0.593    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]
    SLICE_X57Y102        LUT5 (Prop_lut5_I2_O)        0.049     0.642 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1/O
                         net (fo=1, routed)           0.000     0.642    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1_n_0
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.362     0.362    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
                         clock pessimism             -0.026     0.336    
    SLICE_X57Y102        FDCE (Hold_fdce_C_D)         0.107     0.443    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.518%)  route 0.149ns (44.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.604     0.604    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X91Y17         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDCE (Prop_fdce_C_Q)         0.141     0.745 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.149     0.894    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X90Y16         LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1_n_0
    SLICE_X90Y16         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.872     0.872    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X90Y16         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                         clock pessimism             -0.253     0.619    
    SLICE_X90Y16         FDCE (Hold_fdce_C_D)         0.121     0.740    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.190ns (59.283%)  route 0.130ns (40.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.553     0.553    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X53Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.130     0.824    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X52Y51         LUT5 (Prop_lut5_I4_O)        0.049     0.873 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1/O
                         net (fo=1, routed)           0.000     0.873    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore[4]_i_1_n_0
    SLICE_X52Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.821     0.821    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X52Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y51         FDCE (Hold_fdce_C_D)         0.107     0.673    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.083%)  route 0.129ns (40.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.323     0.323    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X56Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.141     0.464 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/Q
                         net (fo=10, routed)          0.129     0.593    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[0]
    SLICE_X57Y102        LUT4 (Prop_lut4_I1_O)        0.045     0.638 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore[3]_i_1/O
                         net (fo=1, routed)           0.000     0.638    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/p_0_in__0[3]
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O
                         net (fo=10, routed)          0.362     0.362    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X57Y102        FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
                         clock pessimism             -0.026     0.336    
    SLICE_X57Y102        FDCE (Hold_fdce_C_D)         0.092     0.428    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.041%)  route 0.129ns (40.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.668     0.668    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X80Y101        FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.141     0.809 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/Q
                         net (fo=10, routed)          0.129     0.938    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[0]
    SLICE_X81Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.983 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore[5]_i_1_n_0
    SLICE_X81Y101        FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.941     0.941    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X81Y101        FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
                         clock pessimism             -0.260     0.681    
    SLICE_X81Y101        FDCE (Hold_fdce_C_D)         0.091     0.772    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.768%)  route 0.130ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.553     0.553    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X53Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/Q
                         net (fo=8, routed)           0.130     0.824    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[2]
    SLICE_X52Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.869 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore[3]_i_1/O
                         net (fo=1, routed)           0.000     0.869    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/p_0_in__0[3]
    SLICE_X52Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O
                         net (fo=10, routed)          0.821     0.821    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/osc_240M
    SLICE_X52Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y51         FDCE (Hold_fdce_C_D)         0.092     0.658    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RING_OSC
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_lower.BUFG_inst/O inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/buf_inst_upper.BUFR_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X48Y24   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X48Y26   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/abilita_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y24   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y24   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y25   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y24   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y24   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y25   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y25   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X49Y25   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X48Y26   inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/abilita_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X55Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X55Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X56Y101  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/abilita_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X56Y101  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/abilita_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y100  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X47Y20   inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Reset_Ring_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X47Y19   inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X47Y19   inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X46Y20   inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/contatore_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X46Y20   inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/contatore_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X91Y18   inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/abilita_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X48Y32   inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/contatore_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X48Y32   inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/contatore_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X48Y32   inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/contatore_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X48Y32   inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/contatore_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  multiphase_clock/inst/CLK_IN
  To Clock:  multiphase_clock/inst/CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multiphase_clock/inst/CLK_IN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { multiphase_clock/inst/CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.448ns,  Total Violation       -1.320ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.415ns  (logic 2.490ns (45.987%)  route 2.925ns (54.013%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 6.585 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.220 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=1, routed)           0.470     5.690    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.257     5.947 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=3, routed)           0.662     6.609    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.105     6.714 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.330     7.045    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.105     7.150 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     7.150    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_4
    SLICE_X46Y70         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.226     6.585    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y70         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.128     6.713    
                         clock uncertainty           -0.083     6.630    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.072     6.702    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                 -0.448    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.706ns  (logic 1.324ns (28.133%)  route 3.382ns (71.867%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.637 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.480     1.839    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X23Y46         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.379     2.218 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=3, routed)           0.693     2.912    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.105     3.017 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.338     3.355    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.105     3.460 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
                         net (fo=4, routed)           0.264     3.724    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.105     3.829 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.140     3.969    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.074 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.253     4.327    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.432 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.259     4.691    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.796 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.134     4.930    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_1_sn_1
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.105     5.035 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0/O
                         net (fo=3, routed)           0.421     5.456    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I3_O)        0.105     5.561 f  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2/O
                         net (fo=6, routed)           0.614     6.175    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.105     6.280 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2/O
                         net (fo=4, routed)           0.265     6.545    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.278     6.637    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     6.637    
                         clock uncertainty           -0.083     6.554    
    SLICE_X28Y50         FDRE (Setup_fdre_C_CE)      -0.168     6.386    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.706ns  (logic 1.324ns (28.133%)  route 3.382ns (71.867%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.637 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.480     1.839    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X23Y46         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.379     2.218 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=3, routed)           0.693     2.912    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.105     3.017 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.338     3.355    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.105     3.460 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
                         net (fo=4, routed)           0.264     3.724    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.105     3.829 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.140     3.969    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.074 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.253     4.327    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.432 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.259     4.691    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.796 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.134     4.930    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_1_sn_1
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.105     5.035 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0/O
                         net (fo=3, routed)           0.421     5.456    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I3_O)        0.105     5.561 f  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2/O
                         net (fo=6, routed)           0.614     6.175    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.105     6.280 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2/O
                         net (fo=4, routed)           0.265     6.545    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.278     6.637    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     6.637    
                         clock uncertainty           -0.083     6.554    
    SLICE_X28Y50         FDRE (Setup_fdre_C_CE)      -0.168     6.386    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.706ns  (logic 1.324ns (28.133%)  route 3.382ns (71.867%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.637 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.480     1.839    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X23Y46         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.379     2.218 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=3, routed)           0.693     2.912    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.105     3.017 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.338     3.355    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.105     3.460 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
                         net (fo=4, routed)           0.264     3.724    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.105     3.829 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.140     3.969    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.074 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.253     4.327    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.432 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.259     4.691    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.796 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.134     4.930    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_1_sn_1
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.105     5.035 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0/O
                         net (fo=3, routed)           0.421     5.456    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I3_O)        0.105     5.561 f  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2/O
                         net (fo=6, routed)           0.614     6.175    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.105     6.280 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2/O
                         net (fo=4, routed)           0.265     6.545    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.278     6.637    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X28Y50         FDRE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.000     6.637    
                         clock uncertainty           -0.083     6.554    
    SLICE_X28Y50         FDRE (Setup_fdre_C_CE)      -0.168     6.386    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.718ns  (logic 1.324ns (28.060%)  route 3.394ns (71.940%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 6.633 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.480     1.839    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X23Y46         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.379     2.218 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=3, routed)           0.693     2.912    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.105     3.017 f  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.338     3.355    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.105     3.460 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
                         net (fo=4, routed)           0.264     3.724    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.105     3.829 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.140     3.969    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.074 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.253     4.327    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.432 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.259     4.691    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.796 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.134     4.930    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_1_sn_1
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.105     5.035 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0/O
                         net (fo=3, routed)           0.421     5.456    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I3_O)        0.105     5.561 f  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2/O
                         net (fo=6, routed)           0.614     6.175    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.105     6.280 r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2/O
                         net (fo=4, routed)           0.278     6.558    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X26Y50         FDSE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.274     6.633    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X26Y50         FDSE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     6.633    
                         clock uncertainty           -0.083     6.550    
    SLICE_X26Y50         FDSE (Setup_fdse_C_CE)      -0.136     6.414    TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.920ns  (logic 2.376ns (48.294%)  route 2.544ns (51.706%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 6.581 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     5.066    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.331 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.439     5.771    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.250     6.021 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.634     6.655    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X43Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.222     6.581    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X43Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/C
                         clock pessimism              0.096     6.677    
                         clock uncertainty           -0.083     6.594    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)       -0.042     6.552    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.874ns  (logic 2.486ns (51.007%)  route 2.388ns (48.993%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 6.581 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     5.066    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.164 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.164    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.262 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.262    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.442 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[0]
                         net (fo=2, routed)           0.363     5.805    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[20]
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.249     6.054 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[20]_i_1/O
                         net (fo=2, routed)           0.555     6.609    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[20]
    SLICE_X45Y76         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.222     6.581    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y76         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[20]/C
                         clock pessimism              0.096     6.677    
                         clock uncertainty           -0.083     6.594    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)       -0.067     6.527    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                          6.527    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.839ns  (logic 2.476ns (51.170%)  route 2.363ns (48.830%))
  Logic Levels:           11  (CARRY4=8 LUT4=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 6.581 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     5.066    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.164 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.164    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.424 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[3]
                         net (fo=2, routed)           0.262     5.686    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[19]
    SLICE_X46Y75         LUT4 (Prop_lut4_I3_O)        0.257     5.943 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[19]_i_1/O
                         net (fo=2, routed)           0.631     6.574    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[19]
    SLICE_X45Y76         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.222     6.581    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y76         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/C
                         clock pessimism              0.096     6.677    
                         clock uncertainty           -0.083     6.594    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)       -0.084     6.510    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.823ns  (logic 2.280ns (47.273%)  route 2.543ns (52.727%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 6.580 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.220 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=1, routed)           0.470     5.690    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.257     5.947 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=3, routed)           0.611     6.558    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X45Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.221     6.580    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.128     6.708    
                         clock uncertainty           -0.083     6.625    
    SLICE_X45Y74         FDRE (Setup_fdre_C_D)       -0.063     6.562    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.802ns  (logic 2.314ns (48.191%)  route 2.488ns (51.809%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 6.580 - 5.357 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 1.735 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.376     1.735    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.379     2.114 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.554     2.668    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.773 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.773    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.213 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.213    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.311 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.311    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.409 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          0.908     4.317    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.105     4.422 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.422    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.862 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.862    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.960 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.008     5.066    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.266 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[2]
                         net (fo=1, routed)           0.375     5.641    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[14]
    SLICE_X47Y73         LUT4 (Prop_lut4_I3_O)        0.253     5.894 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[14]_i_1/O
                         net (fo=3, routed)           0.642     6.537    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[14]
    SLICE_X45Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     6.743    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.221     6.580    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y74         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/C
                         clock pessimism              0.128     6.708    
                         clock uncertainty           -0.083     6.625    
    SLICE_X45Y74         FDRE (Setup_fdre_C_D)       -0.084     6.541    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.541    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 1.240 - 0.357 ) 
    Source Clock Delay      (SCD):    0.617ns = ( 0.974 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.615     0.974    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.115 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.274     1.389    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X4Y29          RAMD32                                       r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.881     1.240    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y29          RAMD32                                       r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.233     1.007    
    SLICE_X4Y29          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.317    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 1.240 - 0.357 ) 
    Source Clock Delay      (SCD):    0.617ns = ( 0.974 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.615     0.974    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.115 r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.274     1.389    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X4Y29          RAMD32                                       r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.881     1.240    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y29          RAMD32                                       r  TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.233     1.007    
    SLICE_X4Y29          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.317    TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 1.174 - 0.357 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 0.907 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.548     0.907    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X37Y71         FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130     1.178    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X36Y70         SRL16E                                       r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.815     1.174    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X36Y70         SRL16E                                       r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.252     0.922    
    SLICE_X36Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.368%)  route 0.242ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 1.185 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.559     0.918    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X38Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.082 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[53]/Q
                         net (fo=1, routed)           0.242     1.324    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/DATO_TEMPO[53]
    SLICE_X36Y42         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.826     1.185    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/CLK_OUT[0]
    SLICE_X36Y42         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[70]/C
                         clock pessimism              0.000     1.185    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.063     1.248    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/passaggio_corse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.095%)  route 0.235ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 1.169 - 0.357 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 0.912 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.553     0.912    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X46Y31         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/passaggio_corse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/passaggio_corse_reg[5]/Q
                         net (fo=1, routed)           0.235     1.311    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/passaggio_corse[5]
    SLICE_X52Y27         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.810     1.169    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X52Y27         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_out_reg[21]/C
                         clock pessimism             -0.005     1.164    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.070     1.234    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.284%)  route 0.243ns (59.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 1.185 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.559     0.918    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X38Y51         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.082 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out_reg[55]/Q
                         net (fo=1, routed)           0.243     1.325    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/DATO_TEMPO[55]
    SLICE_X36Y42         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.826     1.185    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/CLK_OUT[0]
    SLICE_X36Y42         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[72]/C
                         clock pessimism              0.000     1.185    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.063     1.248    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/channel_event_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/channel_event_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.222%)  route 0.244ns (56.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 1.182 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.559     0.918    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/CLK_OUT[0]
    SLICE_X48Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/channel_event_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/channel_event_reg[27]/Q
                         net (fo=1, routed)           0.244     1.303    inst_MULTYCHANNEL/Inst_raccolta_dati/channel_event[27]
    SLICE_X52Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.348 r  inst_MULTYCHANNEL/Inst_raccolta_dati/EV[0][27]_i_1/O
                         net (fo=1, routed)           0.000     1.348    inst_MULTYCHANNEL/Inst_raccolta_dati/EV[0][27]_i_1_n_0
    SLICE_X52Y4          FDCE                                         r  inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.823     1.182    inst_MULTYCHANNEL/Inst_raccolta_dati/CLK_OUT[0]
    SLICE_X52Y4          FDCE                                         r  inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][27]/C
                         clock pessimism             -0.005     1.177    
    SLICE_X52Y4          FDCE (Hold_fdce_C_D)         0.092     1.269    inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.458ns  (logic 0.189ns (41.279%)  route 0.269ns (58.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 1.242 - 0.357 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 0.970 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.611     0.970    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/CLK_OUT[0]
    SLICE_X105Y50        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y50        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/state_reg[0]/Q
                         net (fo=27, routed)          0.269     1.380    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/state[0]
    SLICE_X105Y49        LUT5 (Prop_lut5_I4_O)        0.048     1.428 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.428    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[1]_i_1_n_0
    SLICE_X105Y49        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.883     1.242    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/CLK_OUT[0]
    SLICE_X105Y49        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/C
                         clock pessimism              0.000     1.242    
    SLICE_X105Y49        FDCE (Hold_fdce_C_D)         0.105     1.347    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.492%)  route 0.243ns (65.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 1.185 - 0.357 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 0.915 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.556     0.915    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X53Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[39]/Q
                         net (fo=1, routed)           0.243     1.286    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/DATO_TEMPO[39]
    SLICE_X47Y40         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.826     1.185    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X47Y40         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[51]/C
                         clock pessimism             -0.005     1.180    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.023     1.203    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.372%)  route 0.244ns (65.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 1.185 - 0.357 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 0.915 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.556     0.915    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X53Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out_reg[37]/Q
                         net (fo=1, routed)           0.244     1.287    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/DATO_TEMPO[37]
    SLICE_X47Y40         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.826     1.185    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X47Y40         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[49]/C
                         clock pessimism             -0.005     1.180    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.021     1.201    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.357 2.857 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X4Y22     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X4Y24     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y25     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X4Y18     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y24     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X3Y16     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X4Y23     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X3Y26     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X4Y19     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X5Y20     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X18Y47     TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X4Y44      TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y71     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y71     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.262ns  (logic 0.433ns (34.316%)  route 0.829ns (65.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 7.131 - 5.714 ) 
    Source Clock Delay      (SCD):    1.591ns = ( 2.305 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.589     2.305    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X108Y48        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.433     2.738 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.829     3.567    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X109Y52        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.415     7.131    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X109Y52        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.000     7.131    
                         clock uncertainty           -0.083     7.048    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)       -0.047     7.001    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.062ns  (logic 0.379ns (35.684%)  route 0.683ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.966 - 5.714 ) 
    Source Clock Delay      (SCD):    1.405ns = ( 2.119 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.403     2.119    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X49Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.379     2.498 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.683     3.181    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X49Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.250     6.966    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X49Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.153     7.119    
                         clock uncertainty           -0.083     7.036    
    SLICE_X49Y2          FDCE (Setup_fdce_C_D)       -0.070     6.966    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.062ns  (logic 0.379ns (35.684%)  route 0.683ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 7.021 - 5.714 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 2.177 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.461     2.177    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X67Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDCE (Prop_fdce_C_Q)         0.379     2.556 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.683     3.239    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X67Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.305     7.021    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X67Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.156     7.177    
                         clock uncertainty           -0.083     7.094    
    SLICE_X67Y2          FDCE (Setup_fdce_C_D)       -0.070     7.024    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.062ns  (logic 0.379ns (35.684%)  route 0.683ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 7.025 - 5.714 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 2.181 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.465     2.181    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X77Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y2          FDCE (Prop_fdce_C_Q)         0.379     2.560 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.683     3.243    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X77Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.309     7.025    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X77Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.156     7.181    
                         clock uncertainty           -0.083     7.098    
    SLICE_X77Y2          FDCE (Setup_fdce_C_D)       -0.070     7.028    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.092ns  (logic 0.433ns (39.668%)  route 0.659ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 7.078 - 5.714 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 2.237 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.521     2.237    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X92Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y2          FDCE (Prop_fdce_C_Q)         0.433     2.670 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.659     3.329    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X92Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.362     7.078    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X92Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.159     7.237    
                         clock uncertainty           -0.083     7.154    
    SLICE_X92Y2          FDCE (Setup_fdce_C_D)       -0.027     7.127    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.092ns  (logic 0.433ns (39.668%)  route 0.659ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.145 - 5.714 ) 
    Source Clock Delay      (SCD):    1.591ns = ( 2.305 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.589     2.305    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X108Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y2         FDCE (Prop_fdce_C_Q)         0.433     2.738 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.659     3.397    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X108Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.429     7.145    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X108Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.160     7.305    
                         clock uncertainty           -0.083     7.222    
    SLICE_X108Y2         FDCE (Setup_fdce_C_D)       -0.027     7.195    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.919ns  (logic 0.379ns (41.231%)  route 0.540ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 7.142 - 5.714 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 2.301 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.585     2.301    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y34        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDCE (Prop_fdce_C_Q)         0.379     2.680 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.540     3.220    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X108Y37        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.426     7.142    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X108Y37        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.238    
                         clock uncertainty           -0.083     7.155    
    SLICE_X108Y37        FDCE (Setup_fdce_C_D)       -0.015     7.140    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.879ns  (logic 0.379ns (43.097%)  route 0.500ns (56.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.060 - 5.714 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 2.217 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.501     2.217    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X101Y64        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y64        FDCE (Prop_fdce_C_Q)         0.379     2.596 r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.500     3.097    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X103Y65        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.344     7.060    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X103Y65        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.156    
                         clock uncertainty           -0.083     7.073    
    SLICE_X103Y65        FDCE (Setup_fdce_C_D)       -0.047     7.026    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.870ns  (logic 0.379ns (43.581%)  route 0.491ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 7.002 - 5.714 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 2.158 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.442     2.158    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X81Y68         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.379     2.537 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.491     3.028    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X82Y70         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.286     7.002    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X82Y70         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.098    
                         clock uncertainty           -0.083     7.015    
    SLICE_X82Y70         FDCE (Setup_fdce_C_D)       -0.015     7.000    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.693%)  route 0.488ns (56.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 7.128 - 5.714 ) 
    Source Clock Delay      (SCD):    1.576ns = ( 2.290 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     2.266    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.574     2.290    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X107Y57        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDCE (Prop_fdce_C_Q)         0.379     2.669 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.488     3.158    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X109Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.100    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.412     7.128    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X109Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.132     7.260    
                         clock uncertainty           -0.083     7.177    
    SLICE_X109Y61        FDCE (Setup_fdce_C_D)       -0.047     7.130    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  3.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.635%)  route 0.117ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 1.621 - 0.714 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 1.351 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.635     1.351    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X109Y14        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y14        FDCE (Prop_fdce_C_Q)         0.141     1.492 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.117     1.609    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X111Y15        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.905     1.621    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X111Y15        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.391    
    SLICE_X111Y15        FDCE (Hold_fdce_C_D)         0.070     1.461    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 1.599 - 0.714 ) 
    Source Clock Delay      (SCD):    0.615ns = ( 1.329 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.613     1.329    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X103Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y2         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.110     1.580    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X102Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.883     1.599    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X102Y2         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.254     1.345    
    SLICE_X102Y2         FDCE (Hold_fdce_C_D)         0.059     1.404    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.316%)  route 0.170ns (54.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.598 - 0.714 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 1.328 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.612     1.328    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X97Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y2          FDCE (Prop_fdce_C_Q)         0.141     1.469 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.170     1.639    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X98Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.882     1.598    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X98Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.368    
    SLICE_X98Y2          FDCE (Hold_fdce_C_D)         0.059     1.427    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 1.587 - 0.714 ) 
    Source Clock Delay      (SCD):    0.605ns = ( 1.319 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.603     1.319    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X90Y66         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDCE (Prop_fdce_C_Q)         0.164     1.483 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     1.626    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X91Y66         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.871     1.587    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X91Y66         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.252     1.335    
    SLICE_X91Y66         FDCE (Hold_fdce_C_D)         0.070     1.405    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.156%)  route 0.158ns (52.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 1.626 - 0.714 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 1.356 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.640     1.356    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y5         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y5         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.158     1.655    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X112Y7         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.910     1.626    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X112Y7         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.252     1.374    
    SLICE_X112Y7         FDCE (Hold_fdce_C_D)         0.059     1.433    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.526%)  route 0.154ns (48.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 1.612 - 0.714 ) 
    Source Clock Delay      (SCD):    0.630ns = ( 1.344 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.628     1.344    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X112Y26        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDCE (Prop_fdce_C_Q)         0.164     1.508 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.154     1.662    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X111Y26        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.896     1.612    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X111Y26        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.252     1.360    
    SLICE_X111Y26        FDCE (Hold_fdce_C_D)         0.070     1.430    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.232%)  route 0.218ns (60.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 1.590 - 0.714 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 1.322 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.606     1.322    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X101Y64        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y64        FDCE (Prop_fdce_C_Q)         0.141     1.463 r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.218     1.681    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X103Y65        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.874     1.590    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X103Y65        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.231     1.359    
    SLICE_X103Y65        FDCE (Hold_fdce_C_D)         0.070     1.429    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.672%)  route 0.214ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 1.621 - 0.714 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 1.352 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.636     1.352    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X107Y57        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.214     1.707    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X109Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.905     1.621    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X109Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.251     1.370    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.070     1.440    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 1.572 - 0.714 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 1.303 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.587     1.303    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDCE (Prop_fdce_C_Q)         0.141     1.444 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.633    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X83Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.856     1.572    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X83Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.266     1.306    
    SLICE_X83Y43         FDCE (Hold_fdce_C_D)         0.059     1.365    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 1.567 - 0.714 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 1.298 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.311    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.582     1.298    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X59Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.141     1.439 r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.628    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X59Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.578    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.851     1.567    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[2]
    SLICE_X59Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.266     1.301    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.059     1.360    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.714 3.214 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    multiphase_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y28    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y71    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y21    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y14    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y16     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y64    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y57    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y16    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y64    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y12    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y21    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y9     inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y33    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X101Y71    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y9      inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X90Y73     inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X81Y75     inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X92Y9      inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y2      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y2      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X103Y2     inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X102Y2     inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y48    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y19    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y2      inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y5     inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y1      inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y62    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.981ns  (logic 0.437ns (44.543%)  route 0.544ns (55.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 7.499 - 6.071 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 5.158 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.585     5.158    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X112Y34        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDCE (Prop_fdce_C_Q)         0.437     5.595 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.544     6.140    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X113Y34        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.426     7.499    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X113Y34        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.127     7.626    
                         clock uncertainty           -0.083     7.543    
    SLICE_X113Y34        FDCE (Setup_fdce_C_D)       -0.059     7.484    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.938ns  (logic 0.384ns (40.935%)  route 0.554ns (59.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.323 - 6.071 ) 
    Source Clock Delay      (SCD):    1.402ns = ( 4.973 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.400     4.973    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X49Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDCE (Prop_fdce_C_Q)         0.384     5.357 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.554     5.912    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X44Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.250     7.323    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X44Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.088     7.411    
                         clock uncertainty           -0.083     7.328    
    SLICE_X44Y4          FDCE (Setup_fdce_C_D)       -0.059     7.269    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.990ns  (logic 0.384ns (38.779%)  route 0.606ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 7.490 - 6.071 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 5.146 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.573     5.146    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X109Y22        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y22        FDCE (Prop_fdce_C_Q)         0.384     5.530 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.606     6.137    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X108Y21        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.417     7.490    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X108Y21        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.124     7.614    
                         clock uncertainty           -0.083     7.531    
    SLICE_X108Y21        FDCE (Setup_fdce_C_D)       -0.027     7.504    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.504    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.928ns  (logic 0.384ns (41.370%)  route 0.544ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 7.383 - 6.071 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.038 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.465     5.038    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X84Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDCE (Prop_fdce_C_Q)         0.384     5.422 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.544     5.967    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X83Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.310     7.383    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X83Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.122     7.505    
                         clock uncertainty           -0.083     7.422    
    SLICE_X83Y7          FDCE (Setup_fdce_C_D)       -0.059     7.363    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.817ns  (logic 0.437ns (53.500%)  route 0.380ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 7.491 - 6.071 ) 
    Source Clock Delay      (SCD):    1.576ns = ( 5.147 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.574     5.147    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y56        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDCE (Prop_fdce_C_Q)         0.437     5.584 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.380     5.964    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X110Y57        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.417     7.491    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X110Y57        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.088     7.578    
                         clock uncertainty           -0.083     7.495    
    SLICE_X110Y57        FDCE (Setup_fdce_C_D)       -0.059     7.436    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.843ns  (logic 0.437ns (51.815%)  route 0.406ns (48.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 7.434 - 6.071 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 5.091 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.518     5.091    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X92Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10         FDCE (Prop_fdce_C_Q)         0.437     5.528 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.406     5.935    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X93Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.361     7.434    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X93Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.123     7.557    
                         clock uncertainty           -0.083     7.474    
    SLICE_X93Y8          FDCE (Setup_fdce_C_D)       -0.059     7.415    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.833ns  (logic 0.437ns (52.455%)  route 0.396ns (47.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 7.501 - 6.071 ) 
    Source Clock Delay      (SCD):    1.588ns = ( 5.159 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.586     5.159    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y10        FDCE (Prop_fdce_C_Q)         0.437     5.596 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.396     5.993    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X109Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.428     7.501    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X109Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.124     7.625    
                         clock uncertainty           -0.083     7.542    
    SLICE_X109Y9         FDCE (Setup_fdce_C_D)       -0.059     7.483    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.868ns  (logic 0.384ns (44.217%)  route 0.484ns (55.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 7.378 - 6.071 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 5.031 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.458     5.031    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDCE (Prop_fdce_C_Q)         0.384     5.415 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.484     5.900    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X66Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.305     7.378    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X66Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.120     7.498    
                         clock uncertainty           -0.083     7.415    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)       -0.015     7.400    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.816ns  (logic 0.384ns (47.041%)  route 0.432ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 7.501 - 6.071 ) 
    Source Clock Delay      (SCD):    1.590ns = ( 5.161 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.588     5.161    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X110Y13        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y13        FDCE (Prop_fdce_C_Q)         0.384     5.545 r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.432     5.978    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X111Y13        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.428     7.501    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X111Y13        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.128     7.629    
                         clock uncertainty           -0.083     7.546    
    SLICE_X111Y13        FDCE (Setup_fdce_C_D)       -0.059     7.487    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.809ns  (logic 0.384ns (47.484%)  route 0.425ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 7.437 - 6.071 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 5.093 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.123    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.520     5.093    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X103Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDCE (Prop_fdce_C_Q)         0.384     5.477 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.425     5.902    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X104Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.457    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.364     7.437    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X104Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.088     7.525    
                         clock uncertainty           -0.083     7.442    
    SLICE_X104Y9         FDCE (Setup_fdce_C_D)       -0.027     7.415    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.917 - 1.071 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.650 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.577     1.650    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X81Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.116     1.907    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X80Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.844     1.917    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X80Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.251     1.666    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.070     1.736    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 1.972 - 1.071 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 1.703 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.630     1.703    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X112Y27        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDCE (Prop_fdce_C_Q)         0.164     1.867 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.099     1.966    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X111Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.899     1.972    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X111Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.252     1.720    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.070     1.790    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.955 - 1.071 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 1.684 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.611     1.684    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X97Y3          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y3          FDCE (Prop_fdce_C_Q)         0.141     1.825 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.176     2.001    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X99Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.882     1.955    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X99Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.725    
    SLICE_X99Y2          FDCE (Hold_fdce_C_D)         0.070     1.795    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.211%)  route 0.158ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 1.929 - 1.071 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 1.660 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.587     1.660    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y44         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y44         FDCE (Prop_fdce_C_Q)         0.141     1.801 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.158     1.959    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X84Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.856     1.929    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X84Y43         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.250     1.679    
    SLICE_X84Y43         FDCE (Hold_fdce_C_D)         0.070     1.749    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.871%)  route 0.166ns (54.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 1.978 - 1.071 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 1.709 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.636     1.709    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X107Y58        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.166     2.017    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X106Y60        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.905     1.978    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X106Y60        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.251     1.727    
    SLICE_X106Y60        FDCE (Hold_fdce_C_D)         0.070     1.797    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 1.943 - 1.071 ) 
    Source Clock Delay      (SCD):    0.604ns = ( 1.675 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.602     1.675    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X90Y67         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     1.982    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X91Y67         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.870     1.943    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X91Y67         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.252     1.691    
    SLICE_X91Y67         FDCE (Hold_fdce_C_D)         0.070     1.761    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.365%)  route 0.170ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 1.979 - 1.071 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 1.709 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.636     1.709    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y35        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.170     2.020    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X111Y36        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.906     1.979    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X111Y36        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X111Y36        FDCE (Hold_fdce_C_D)         0.070     1.797    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.803%)  route 0.174ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 1.929 - 1.071 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 1.659 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.586     1.659    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X77Y3          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.174     1.974    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X76Y1          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.856     1.929    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X76Y1          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.250     1.679    
    SLICE_X76Y1          FDCE (Hold_fdce_C_D)         0.070     1.749    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 1.925 - 1.071 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 1.656 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.583     1.656    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X67Y3          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y3          FDCE (Prop_fdce_C_Q)         0.141     1.797 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.163     1.960    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X66Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.852     1.925    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X66Y2          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.249     1.676    
    SLICE_X66Y2          FDCE (Hold_fdce_C_D)         0.059     1.735    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.232%)  route 0.218ns (60.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 1.946 - 1.071 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 1.679 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     1.668    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.606     1.679    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X101Y65        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDCE (Prop_fdce_C_Q)         0.141     1.820 r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.218     2.039    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X103Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.935    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.873     1.946    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[3]
    SLICE_X103Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.231     1.715    
    SLICE_X103Y66        FDCE (Hold_fdce_C_D)         0.070     1.785    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 1.071 3.571 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    multiphase_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y29    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y72    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y22    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y15    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y17     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y65    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y58    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y17    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X106Y60    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y65    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y65    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y42    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y6     inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y6     inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X101Y65    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y3      inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X113Y34    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X113Y34    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y42    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y34    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y34    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y13    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y22    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y10     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y10    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X101Y72    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y10     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.213ns  (logic 0.384ns (31.651%)  route 0.829ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.680 - 6.429 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 5.330 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.399     5.330    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X49Y11         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.384     5.714 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.829     6.543    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.250     7.680    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.125     7.806    
                         clock uncertainty           -0.083     7.722    
    SLICE_X49Y4          FDCE (Setup_fdce_C_D)       -0.074     7.648    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.937ns  (logic 0.437ns (46.650%)  route 0.500ns (53.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.854 - 6.429 ) 
    Source Clock Delay      (SCD):    1.588ns = ( 5.517 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.586     5.517    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X112Y35        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDCE (Prop_fdce_C_Q)         0.437     5.954 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.500     6.453    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X109Y35        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.424     7.854    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X109Y35        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.951    
                         clock uncertainty           -0.083     7.867    
    SLICE_X109Y35        FDCE (Setup_fdce_C_D)       -0.047     7.820    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.990ns  (logic 0.384ns (38.804%)  route 0.606ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 7.735 - 6.429 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 5.388 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.457     5.388    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y11         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y11         FDCE (Prop_fdce_C_Q)         0.384     5.772 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.606     6.377    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X66Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.305     7.735    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X66Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.128     7.864    
                         clock uncertainty           -0.083     7.780    
    SLICE_X66Y6          FDCE (Setup_fdce_C_D)       -0.015     7.765    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.945ns  (logic 0.384ns (40.617%)  route 0.561ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 7.739 - 6.429 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.392 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.461     5.392    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X77Y11         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.384     5.776 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.561     6.337    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X76Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.309     7.739    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X76Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.128     7.868    
                         clock uncertainty           -0.083     7.784    
    SLICE_X76Y7          FDCE (Setup_fdce_C_D)       -0.047     7.737    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.892ns  (logic 0.384ns (43.055%)  route 0.508ns (56.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.732 - 6.429 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 5.386 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.455     5.386    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X59Y11         FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.384     5.770 r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.508     6.277    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X60Y9          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.302     7.732    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X60Y9          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.829    
                         clock uncertainty           -0.083     7.745    
    SLICE_X60Y9          FDCE (Setup_fdce_C_D)       -0.047     7.698    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.922ns  (logic 0.437ns (47.376%)  route 0.485ns (52.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 7.858 - 6.429 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 5.516 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.585     5.516    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y11        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDCE (Prop_fdce_C_Q)         0.437     5.953 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.485     6.438    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X107Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.428     7.858    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X107Y9         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.132     7.991    
                         clock uncertainty           -0.083     7.907    
    SLICE_X107Y9         FDCE (Setup_fdce_C_D)       -0.047     7.860    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.881ns  (logic 0.384ns (43.598%)  route 0.497ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 7.841 - 6.429 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 5.497 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.566     5.497    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X107Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDCE (Prop_fdce_C_Q)         0.384     5.881 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.497     6.377    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X110Y67        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.410     7.841    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X110Y67        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.937    
                         clock uncertainty           -0.083     7.853    
    SLICE_X110Y67        FDCE (Setup_fdce_C_D)       -0.047     7.806    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.944ns  (logic 0.384ns (40.692%)  route 0.560ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 7.740 - 6.429 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 5.395 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.464     5.395    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X84Y11         FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y11         FDCE (Prop_fdce_C_Q)         0.384     5.779 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.560     6.338    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X82Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.310     7.740    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X82Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.130     7.871    
                         clock uncertainty           -0.083     7.787    
    SLICE_X82Y6          FDCE (Setup_fdce_C_D)       -0.015     7.772    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.875ns  (logic 0.384ns (43.903%)  route 0.491ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 7.717 - 6.429 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 5.368 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.437     5.368    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X81Y77         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.384     5.752 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.491     6.242    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X82Y79         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.286     7.717    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X82Y79         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.813    
                         clock uncertainty           -0.083     7.729    
    SLICE_X82Y79         FDCE (Setup_fdce_C_D)       -0.015     7.714    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        0.834ns  (logic 0.437ns (52.392%)  route 0.397ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 7.764 - 6.429 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 5.417 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.481    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.486     5.417    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X90Y75         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDCE (Prop_fdce_C_Q)         0.437     5.854 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.397     6.251    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X91Y76         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     7.814    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.333     7.764    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X91Y76         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.130     7.894    
                         clock uncertainty           -0.083     7.810    
    SLICE_X91Y76         FDCE (Setup_fdce_C_D)       -0.047     7.763    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 2.331 - 1.429 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 2.060 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.630     2.060    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X113Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y28        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.098     2.299    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X111Y29        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.900     2.331    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X111Y29        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.252     2.078    
    SLICE_X111Y29        FDCE (Hold_fdce_C_D)         0.070     2.148    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.475%)  route 0.176ns (55.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 2.342 - 1.429 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 2.068 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.638     2.068    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X109Y50        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.141     2.209 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.176     2.385    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X110Y52        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.911     2.342    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X110Y52        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.231     2.110    
    SLICE_X110Y52        FDCE (Hold_fdce_C_D)         0.070     2.180    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 2.287 - 1.429 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 2.017 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.587     2.017    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y45         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y45         FDCE (Prop_fdce_C_Q)         0.141     2.158 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.153     2.311    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X85Y45         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.856     2.287    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X85Y45         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.250     2.036    
    SLICE_X85Y45         FDCE (Hold_fdce_C_D)         0.070     2.106    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.640%)  route 0.388ns (73.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 2.254 - 1.429 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 1.989 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.559     1.989    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDCE (Prop_fdce_C_Q)         0.141     2.130 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.388     2.518    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X50Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.823     2.254    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X50Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.002     2.252    
    SLICE_X50Y4          FDCE (Hold_fdce_C_D)         0.059     2.311    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.209%)  route 0.171ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.272 - 1.429 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.006 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.576     2.006    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X81Y70         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDCE (Prop_fdce_C_Q)         0.141     2.147 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.171     2.318    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X83Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.841     2.272    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X83Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.231     2.040    
    SLICE_X83Y72         FDCE (Hold_fdce_C_D)         0.070     2.110    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.996%)  route 0.166ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.304 - 1.429 ) 
    Source Clock Delay      (SCD):    0.607ns = ( 2.035 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.605     2.035    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X101Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDCE (Prop_fdce_C_Q)         0.141     2.176 r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.166     2.342    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X102Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.873     2.304    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X102Y66        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.231     2.072    
    SLICE_X102Y66        FDCE (Hold_fdce_C_D)         0.059     2.131    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 2.330 - 1.429 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 2.060 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.630     2.060    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X112Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDCE (Prop_fdce_C_Q)         0.164     2.224 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     2.367    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X113Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.899     2.330    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X113Y28        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.253     2.076    
    SLICE_X113Y28        FDCE (Hold_fdce_C_D)         0.070     2.146    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.200%)  route 0.158ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 2.287 - 1.429 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 2.017 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.587     2.017    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X84Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4          FDCE (Prop_fdce_C_Q)         0.141     2.158 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.158     2.316    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X82Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.856     2.287    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X82Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.250     2.036    
    SLICE_X82Y5          FDCE (Hold_fdce_C_D)         0.059     2.095    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 2.258 - 1.429 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 1.989 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.559     1.989    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDCE (Prop_fdce_C_Q)         0.141     2.130 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.157     2.288    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.827     2.258    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X49Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.265     1.992    
    SLICE_X49Y4          FDCE (Hold_fdce_C_D)         0.061     2.053    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 2.313 - 1.429 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 2.042 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.025    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.612     2.042    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X103Y4         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.157     2.341    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X103Y4         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.293    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.882     2.313    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[4]
    SLICE_X103Y4         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.267     2.045    
    SLICE_X103Y4         FDCE (Hold_fdce_C_D)         0.061     2.106    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 1.429 3.929 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    multiphase_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y30    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y73    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y23    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y16    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y18     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y66    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y59    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y18    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y18     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y28    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y18     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X113Y28    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y50    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y50    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X90Y82     inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X90Y68     inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y21    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X91Y70     inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y52     inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y11     inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y35    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y11     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y14    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X92Y11     inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X97Y11     inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y23    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y11     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.046ns  (logic 0.384ns (36.727%)  route 0.662ns (63.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 8.038 - 6.786 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 5.687 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.399     5.687    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X49Y12         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.384     6.071 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.662     6.732    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X47Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.250     8.038    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X47Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.096     8.134    
                         clock uncertainty           -0.083     8.050    
    SLICE_X47Y6          FDCE (Setup_fdce_C_D)       -0.047     8.003    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.990ns  (logic 0.384ns (38.774%)  route 0.606ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 8.098 - 6.786 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 5.752 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.464     5.752    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X84Y12         FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDCE (Prop_fdce_C_Q)         0.384     6.136 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.606     6.742    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X85Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.310     8.098    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X85Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.130     8.228    
                         clock uncertainty           -0.083     8.144    
    SLICE_X85Y7          FDCE (Setup_fdce_C_D)       -0.047     8.097    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.929ns  (logic 0.437ns (47.063%)  route 0.492ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 8.215 - 6.786 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 5.873 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.585     5.873    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y12        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y12        FDCE (Prop_fdce_C_Q)         0.437     6.310 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.492     6.801    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X106Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.427     8.215    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X106Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.132     8.347    
                         clock uncertainty           -0.083     8.263    
    SLICE_X106Y10        FDCE (Setup_fdce_C_D)       -0.047     8.216    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.894ns  (logic 0.384ns (42.941%)  route 0.510ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 8.092 - 6.786 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 5.745 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.457     5.745    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y12         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDCE (Prop_fdce_C_Q)         0.384     6.129 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.510     6.639    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X68Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.304     8.092    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X68Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.096     8.188    
                         clock uncertainty           -0.083     8.104    
    SLICE_X68Y10         FDCE (Setup_fdce_C_D)       -0.047     8.057    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.958%)  route 0.490ns (56.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.096 - 6.786 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.749 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.461     5.749    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X77Y12         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y12         FDCE (Prop_fdce_C_Q)         0.384     6.133 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.490     6.622    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X76Y9          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.308     8.096    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X76Y9          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.128     8.224    
                         clock uncertainty           -0.083     8.140    
    SLICE_X76Y9          FDCE (Setup_fdce_C_D)       -0.047     8.093    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.819ns  (logic 0.437ns (53.355%)  route 0.382ns (46.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 8.204 - 6.786 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 5.861 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.573     5.861    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y58        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDCE (Prop_fdce_C_Q)         0.437     6.298 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.382     6.680    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X111Y58        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.416     8.204    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X111Y58        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.096     8.300    
                         clock uncertainty           -0.083     8.216    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)       -0.047     8.169    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.815ns  (logic 0.437ns (53.648%)  route 0.378ns (46.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 8.148 - 6.786 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 5.805 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.517     5.805    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X92Y12         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.437     6.242 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.378     6.619    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X93Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.360     8.148    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X93Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.131     8.279    
                         clock uncertainty           -0.083     8.195    
    SLICE_X93Y10         FDCE (Setup_fdce_C_D)       -0.047     8.148    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.815ns  (logic 0.437ns (53.645%)  route 0.378ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 8.216 - 6.786 ) 
    Source Clock Delay      (SCD):    1.590ns = ( 5.876 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.588     5.876    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X112Y36        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y36        FDCE (Prop_fdce_C_Q)         0.437     6.313 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.378     6.690    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X113Y36        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.428     8.216    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X113Y36        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.136     8.352    
                         clock uncertainty           -0.083     8.268    
    SLICE_X113Y36        FDCE (Setup_fdce_C_D)       -0.047     8.221    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.771ns  (logic 0.384ns (49.786%)  route 0.387ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.083 - 6.786 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 5.741 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.453     5.741    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X83Y53         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDCE (Prop_fdce_C_Q)         0.384     6.125 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.387     6.512    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X81Y53         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.295     8.083    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X81Y53         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.096     8.179    
                         clock uncertainty           -0.083     8.095    
    SLICE_X81Y53         FDCE (Setup_fdce_C_D)       -0.047     8.048    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.799ns  (logic 0.384ns (48.060%)  route 0.415ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 8.220 - 6.786 ) 
    Source Clock Delay      (SCD):    1.595ns = ( 5.881 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     5.838    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.593     5.881    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X110Y44        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDCE (Prop_fdce_C_Q)         0.384     6.265 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.415     6.680    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X111Y44        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.172    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.432     8.220    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X111Y44        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.137     8.357    
                         clock uncertainty           -0.083     8.273    
    SLICE_X111Y44        FDCE (Setup_fdce_C_D)       -0.047     8.226    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.629 - 1.786 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.362 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.575     2.362    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X81Y71         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     2.503 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.117     2.620    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X82Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.841     2.629    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X82Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.231     2.397    
    SLICE_X82Y72         FDCE (Hold_fdce_C_D)         0.059     2.456    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 2.638 - 1.786 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.368 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.581     2.368    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X59Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.141     2.509 r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.110     2.620    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X58Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.850     2.638    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X58Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.253     2.384    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.059     2.443    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.211%)  route 0.158ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 2.644 - 1.786 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 2.374 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.587     2.374    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y46         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDCE (Prop_fdce_C_Q)         0.141     2.515 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.158     2.673    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X84Y45         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.856     2.644    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X84Y45         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.250     2.393    
    SLICE_X84Y45         FDCE (Hold_fdce_C_D)         0.070     2.463    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.996%)  route 0.166ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 2.660 - 1.786 ) 
    Source Clock Delay      (SCD):    0.606ns = ( 2.391 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.604     2.391    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X101Y67        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y67        FDCE (Prop_fdce_C_Q)         0.141     2.532 r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.166     2.698    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X102Y67        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.872     2.660    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X102Y67        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.231     2.428    
    SLICE_X102Y67        FDCE (Hold_fdce_C_D)         0.059     2.487    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 2.688 - 1.786 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 2.418 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.631     2.418    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X112Y29        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     2.725    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X113Y29        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.900     2.688    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X113Y29        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.253     2.434    
    SLICE_X113Y29        FDCE (Hold_fdce_C_D)         0.070     2.504    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 2.696 - 1.786 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 2.425 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.638     2.425    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X108Y51        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.164     2.589 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     2.732    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X109Y51        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.908     2.696    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X109Y51        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.254     2.441    
    SLICE_X109Y51        FDCE (Hold_fdce_C_D)         0.070     2.511    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns = ( 2.656 - 1.786 ) 
    Source Clock Delay      (SCD):    0.602ns = ( 2.387 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.600     2.387    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X90Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y69         FDCE (Prop_fdce_C_Q)         0.164     2.551 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.143     2.694    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X91Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.868     2.656    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X91Y69         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.252     2.403    
    SLICE_X91Y69         FDCE (Hold_fdce_C_D)         0.070     2.473    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 2.698 - 1.786 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 2.426 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.639     2.426    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y8         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDCE (Prop_fdce_C_Q)         0.141     2.567 r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.172     2.739    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X111Y8         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.910     2.698    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X111Y8         FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.255     2.442    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.070     2.512    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.616%)  route 0.215ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 2.669 - 1.786 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 2.398 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.611     2.398    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X97Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDCE (Prop_fdce_C_Q)         0.141     2.539 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.215     2.754    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X100Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.881     2.669    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X100Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.438    
    SLICE_X100Y6         FDCE (Hold_fdce_C_D)         0.059     2.497    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 2.615 - 1.786 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 2.346 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.382    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.559     2.346    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X49Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.141     2.487 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     2.677    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X49Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     2.650    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.827     2.615    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[5]
    SLICE_X49Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.265     2.349    
    SLICE_X49Y5          FDCE (Hold_fdce_C_D)         0.059     2.408    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 1.786 4.286 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6    multiphase_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y24    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y17    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y67    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y60    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y24    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y17    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y12     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y5      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y12     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y12     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y44    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X90Y76     inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X81Y78     inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X92Y12     inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X97Y12     inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y67    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y12     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y36    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y60    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y5      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y5      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y5      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y5      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X112Y29    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X113Y29    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X103Y5     inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X104Y11    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X103Y5     inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.213ns  (logic 0.384ns (31.651%)  route 0.829ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 8.454 - 7.143 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.105 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.460     6.105    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X77Y13         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y13         FDCE (Prop_fdce_C_Q)         0.384     6.489 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.829     7.318    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X77Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.309     8.454    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X77Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.582    
                         clock uncertainty           -0.083     8.498    
    SLICE_X77Y6          FDCE (Setup_fdce_C_D)       -0.074     8.424    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.213ns  (logic 0.384ns (31.651%)  route 0.829ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 8.450 - 7.143 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 6.101 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.456     6.101    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y13         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDCE (Prop_fdce_C_Q)         0.384     6.485 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.829     7.314    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X67Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.305     8.450    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X67Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.578    
                         clock uncertainty           -0.083     8.494    
    SLICE_X67Y6          FDCE (Setup_fdce_C_D)       -0.074     8.420    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.155ns  (logic 0.384ns (33.253%)  route 0.771ns (66.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 8.395 - 7.143 ) 
    Source Clock Delay      (SCD):    1.400ns = ( 6.043 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.398     6.043    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X49Y13         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.384     6.427 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.771     7.198    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X45Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.250     8.395    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X45Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.491    
                         clock uncertainty           -0.083     8.407    
    SLICE_X45Y4          FDCE (Setup_fdce_C_D)       -0.047     8.360    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.096ns  (logic 0.437ns (39.884%)  route 0.659ns (60.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 8.574 - 7.143 ) 
    Source Clock Delay      (SCD):    1.586ns = ( 6.229 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.584     6.229    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y13        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y13        FDCE (Prop_fdce_C_Q)         0.437     6.666 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.659     7.325    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.429     8.574    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.132     8.706    
                         clock uncertainty           -0.083     8.622    
    SLICE_X109Y6         FDCE (Setup_fdce_C_D)       -0.047     8.575    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.001ns  (logic 0.437ns (43.643%)  route 0.564ns (56.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 8.495 - 7.143 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 6.218 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.573     6.218    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y59        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDCE (Prop_fdce_C_Q)         0.437     6.655 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.564     7.219    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X104Y59        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.350     8.495    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X104Y59        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.591    
                         clock uncertainty           -0.083     8.507    
    SLICE_X104Y59        FDCE (Setup_fdce_C_D)       -0.015     8.492    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.933ns  (logic 0.384ns (41.179%)  route 0.549ns (58.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 8.574 - 7.143 ) 
    Source Clock Delay      (SCD):    1.595ns = ( 6.238 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.593     6.238    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X110Y45        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.384     6.622 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.549     7.170    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X108Y46        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.429     8.574    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X108Y46        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.670    
                         clock uncertainty           -0.083     8.586    
    SLICE_X108Y46        FDCE (Setup_fdce_C_D)       -0.039     8.547    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.902ns  (logic 0.384ns (42.563%)  route 0.518ns (57.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 8.446 - 7.143 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 6.099 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.454     6.099    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X59Y13         FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.384     6.483 r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.518     7.001    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X60Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.301     8.446    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X60Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.542    
                         clock uncertainty           -0.083     8.458    
    SLICE_X60Y10         FDCE (Setup_fdce_C_D)       -0.047     8.411    inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.945ns  (logic 0.437ns (46.265%)  route 0.508ns (53.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 8.507 - 7.143 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.161 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.516     6.161    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X92Y13         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDCE (Prop_fdce_C_Q)         0.437     6.598 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.508     7.105    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X92Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.362     8.507    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X92Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.131     8.638    
                         clock uncertainty           -0.083     8.554    
    SLICE_X92Y6          FDCE (Setup_fdce_C_D)       -0.017     8.537    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.876ns  (logic 0.384ns (43.853%)  route 0.492ns (56.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 8.441 - 7.143 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 6.098 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.453     6.098    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X83Y54         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDCE (Prop_fdce_C_Q)         0.384     6.482 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.492     6.974    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X86Y55         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.296     8.441    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X86Y55         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.537    
                         clock uncertainty           -0.083     8.453    
    SLICE_X86Y55         FDCE (Setup_fdce_C_D)       -0.015     8.438    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.821ns  (logic 0.384ns (46.760%)  route 0.437ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 8.559 - 7.143 ) 
    Source Clock Delay      (SCD):    1.572ns = ( 6.215 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     6.195    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.570     6.215    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X109Y25        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        FDCE (Prop_fdce_C_Q)         0.384     6.599 r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.437     7.036    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X106Y24        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     8.529    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.414     8.559    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X106Y24        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.655    
                         clock uncertainty           -0.083     8.571    
    SLICE_X106Y24        FDCE (Setup_fdce_C_D)       -0.047     8.524    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (61.993%)  route 0.086ns (38.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 3.055 - 2.143 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 2.783 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.639     2.783    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDCE (Prop_fdce_C_Q)         0.141     2.924 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.086     3.011    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X108Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.910     3.055    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X108Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.258     2.796    
    SLICE_X108Y6         FDCE (Hold_fdce_C_D)         0.085     2.881    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 3.050 - 2.143 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 2.780 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.635     2.780    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X107Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.141     2.921 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.116     3.036    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X106Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.905     3.050    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X106Y61        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.257     2.793    
    SLICE_X106Y61        FDCE (Hold_fdce_C_D)         0.070     2.863    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.986 - 2.143 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.720 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.575     2.720    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X81Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.141     2.861 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.116     2.976    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X80Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.841     2.986    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X80Y72         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.253     2.733    
    SLICE_X80Y72         FDCE (Hold_fdce_C_D)         0.070     2.803    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 3.055 - 2.143 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 2.783 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.639     2.783    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDCE (Prop_fdce_C_Q)         0.141     2.924 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.108     3.033    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.910     3.055    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X109Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.271     2.783    
    SLICE_X109Y6         FDCE (Hold_fdce_C_D)         0.072     2.855    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.000 - 2.143 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 2.730 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.586     2.730    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X76Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y4          FDCE (Prop_fdce_C_Q)         0.141     2.871 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.112     2.983    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X76Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.855     3.000    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X76Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.269     2.730    
    SLICE_X76Y4          FDCE (Hold_fdce_C_D)         0.070     2.800    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 3.002 - 2.143 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 2.732 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.588     2.732    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDCE (Prop_fdce_C_Q)         0.141     2.873 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.153     3.027    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X85Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.857     3.002    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X85Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.253     2.748    
    SLICE_X85Y47         FDCE (Hold_fdce_C_D)         0.070     2.818    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.179%)  route 0.164ns (53.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 3.053 - 2.143 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 2.782 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.638     2.782    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y38        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDCE (Prop_fdce_C_Q)         0.141     2.923 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.164     3.088    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X108Y39        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.908     3.053    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X108Y39        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.233     2.819    
    SLICE_X108Y39        FDCE (Hold_fdce_C_D)         0.059     2.878    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.996 - 2.143 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.727 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.583     2.727    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X66Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y4          FDCE (Prop_fdce_C_Q)         0.164     2.891 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.108     3.000    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X66Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851     2.996    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X66Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.268     2.727    
    SLICE_X66Y4          FDCE (Hold_fdce_C_D)         0.063     2.790    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.589%)  route 0.155ns (52.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 3.001 - 2.143 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 2.731 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.587     2.731    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X84Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     2.872 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.155     3.028    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X83Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.856     3.001    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X83Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.253     2.747    
    SLICE_X83Y5          FDCE (Hold_fdce_C_D)         0.070     2.817    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.000 - 2.143 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 2.730 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     2.739    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.586     2.730    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X77Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y6          FDCE (Prop_fdce_C_Q)         0.141     2.871 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.163     3.035    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X76Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.007    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.855     3.000    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[6]
    SLICE_X76Y4          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.253     2.746    
    SLICE_X76Y4          FDCE (Hold_fdce_C_D)         0.066     2.812    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 2.143 4.643 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    multiphase_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y25    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y18    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y68    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y61    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X106Y24    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y18    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y13     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X106Y24    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y3     inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y6      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y6      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y4      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y4      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y4      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y4      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y6      inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y10     inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y6      inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y45    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y13     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y13     inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X49Y13     inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y25    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y68    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y13    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X110Y16    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X92Y13     inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y13     inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clk_wiz_0
  To Clock:  clk_out7_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.437ns (34.161%)  route 0.842ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 3.864 - 2.500 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.514     1.516    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X92Y14         FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDCE (Prop_fdce_C_Q)         0.437     1.953 r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.842     2.795    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X92Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.362     3.864    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X92Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.131     3.995    
                         clock uncertainty           -0.083     3.912    
    SLICE_X92Y7          FDCE (Setup_fdce_C_D)       -0.030     3.882    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.384ns (31.378%)  route 0.840ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 3.812 - 2.500 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.461     1.463    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X84Y14         FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDCE (Prop_fdce_C_Q)         0.384     1.847 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.840     2.687    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X84Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.310     3.812    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X84Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.130     3.942    
                         clock uncertainty           -0.083     3.859    
    SLICE_X84Y7          FDCE (Setup_fdce_C_D)       -0.074     3.785    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.437ns (37.646%)  route 0.724ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 3.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.582     1.584    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y14        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y14        FDCE (Prop_fdce_C_Q)         0.437     2.021 r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.724     2.745    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X109Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.427     3.929    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X109Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.132     4.061    
                         clock uncertainty           -0.083     3.978    
    SLICE_X109Y10        FDCE (Setup_fdce_C_D)       -0.047     3.931    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.437ns (42.591%)  route 0.589ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 3.851 - 2.500 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.572     1.574    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y60        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDCE (Prop_fdce_C_Q)         0.437     2.011 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.589     2.600    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X102Y59        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.349     3.851    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X102Y59        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.947    
                         clock uncertainty           -0.083     3.864    
    SLICE_X102Y59        FDCE (Setup_fdce_C_D)       -0.015     3.849    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.437ns (43.446%)  route 0.569ns (56.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.490     1.492    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X90Y78         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.437     1.929 r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.569     2.498    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X88Y77         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.284     3.786    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X88Y77         FDCE                                         r  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.882    
                         clock uncertainty           -0.083     3.799    
    SLICE_X88Y77         FDCE (Setup_fdce_C_D)       -0.047     3.752    inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.384ns (36.882%)  route 0.657ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.454     1.456    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y14         FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y14         FDCE (Prop_fdce_C_Q)         0.384     1.840 r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.657     2.497    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X66Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.305     3.807    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X66Y5          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.128     3.935    
                         clock uncertainty           -0.083     3.852    
    SLICE_X66Y5          FDCE (Setup_fdce_C_D)       -0.015     3.837    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.927%)  route 0.490ns (56.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 3.931 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.593     1.595    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X110Y46        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.384     1.979 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.490     2.469    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X109Y46        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.429     3.931    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X109Y46        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     4.027    
                         clock uncertainty           -0.083     3.944    
    SLICE_X109Y46        FDCE (Setup_fdce_C_D)       -0.047     3.897    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.384ns (41.991%)  route 0.530ns (58.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 3.750 - 2.500 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.396     1.398    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X49Y14         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDCE (Prop_fdce_C_Q)         0.384     1.782 r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.530     2.312    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X46Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.248     3.750    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X46Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.846    
                         clock uncertainty           -0.083     3.763    
    SLICE_X46Y10         FDCE (Setup_fdce_C_D)       -0.015     3.748    inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.748    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.384ns (43.312%)  route 0.503ns (56.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 3.798 - 2.500 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.453     1.455    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X83Y55         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDCE (Prop_fdce_C_Q)         0.384     1.839 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.503     2.342    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X86Y54         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.296     3.798    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X86Y54         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.894    
                         clock uncertainty           -0.083     3.811    
    SLICE_X86Y54         FDCE (Setup_fdce_C_D)       -0.015     3.796    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.796    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.384ns (43.349%)  route 0.502ns (56.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 3.809 - 2.500 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.552    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.458     1.460    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X77Y14         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y14         FDCE (Prop_fdce_C_Q)         0.384     1.844 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.502     2.346    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X76Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     3.886    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.307     3.809    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X76Y10         FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.128     3.937    
                         clock uncertainty           -0.083     3.854    
    SLICE_X76Y10         FDCE (Setup_fdce_C_D)       -0.047     3.807    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 3.341 - 2.500 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 3.075 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.573     3.075    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X81Y73         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.116     3.331    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X80Y73         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.839     3.341    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X80Y73         FDCE                                         r  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.253     3.088    
    SLICE_X80Y73         FDCE (Hold_fdce_C_D)         0.070     3.158    inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 3.359 - 2.500 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 3.090 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.588     3.090    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X83Y48         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDCE (Prop_fdce_C_Q)         0.141     3.231 r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.163     3.394    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X84Y48         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.857     3.359    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X84Y48         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.253     3.106    
    SLICE_X84Y48         FDCE (Hold_fdce_C_D)         0.070     3.176    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.130%)  route 0.165ns (53.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.357 - 2.500 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 3.087 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.585     3.087    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X77Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y7          FDCE (Prop_fdce_C_Q)         0.141     3.228 r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.165     3.392    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X78Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.855     3.357    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X78Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.253     3.104    
    SLICE_X78Y6          FDCE (Hold_fdce_C_D)         0.070     3.174    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 3.383 - 2.500 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 3.112 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.610     3.112    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X97Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDCE (Prop_fdce_C_Q)         0.141     3.253 r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.176     3.429    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X98Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.881     3.383    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X98Y6          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.150    
    SLICE_X98Y6          FDCE (Hold_fdce_C_D)         0.059     3.209    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.358%)  route 0.175ns (51.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 3.412 - 2.500 ) 
    Source Clock Delay      (SCD):    0.639ns = ( 3.139 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.637     3.139    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X108Y53        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDCE (Prop_fdce_C_Q)         0.164     3.303 r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.175     3.478    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X110Y53        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.910     3.412    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X110Y53        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.234     3.178    
    SLICE_X110Y53        FDCE (Hold_fdce_C_D)         0.070     3.248    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.925%)  route 0.180ns (56.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 3.411 - 2.500 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 3.140 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.638     3.140    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y39        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     3.281 r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.180     3.461    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X111Y39        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.909     3.411    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X111Y39        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.258     3.153    
    SLICE_X111Y39        FDCE (Hold_fdce_C_D)         0.070     3.223    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.925%)  route 0.180ns (56.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 3.411 - 2.500 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 3.140 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.638     3.140    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X110Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDCE (Prop_fdce_C_Q)         0.141     3.281 r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.180     3.461    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X111Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.909     3.411    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X111Y10        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.258     3.153    
    SLICE_X111Y10        FDCE (Hold_fdce_C_D)         0.070     3.223    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.714%)  route 0.159ns (49.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 3.404 - 2.500 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 3.135 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.633     3.135    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X112Y31        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y31        FDCE (Prop_fdce_C_Q)         0.164     3.299 r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.159     3.458    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X110Y31        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.902     3.404    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X110Y31        FDCE                                         r  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.255     3.149    
    SLICE_X110Y31        FDCE (Hold_fdce_C_D)         0.070     3.219    inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.386%)  route 0.163ns (53.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.357 - 2.500 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 3.088 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.586     3.088    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X84Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     3.229 r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.163     3.392    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X84Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.855     3.357    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X84Y7          FDCE                                         r  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.269     3.088    
    SLICE_X84Y7          FDCE (Hold_fdce_C_D)         0.060     3.148    inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 3.407 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     3.097    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.634     3.136    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CLK_OUT[0]
    SLICE_X107Y62        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.141     3.277 r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.217     3.493    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X110Y63        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     3.364    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.905     3.407    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[7]
    SLICE_X110Y63        FDCE                                         r  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.234     3.173    
    SLICE_X110Y63        FDCE (Hold_fdce_C_D)         0.070     3.243    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_clk_wiz_0
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    multiphase_clock/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y26    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y19    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y69    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X107Y62    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y25    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X110Y27    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X109Y19    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y14     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y19    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y19    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y7      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X106Y70    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y7      inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X101Y69    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X101Y69    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X103Y7     inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y6      inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y7      inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y14     inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X92Y14     inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y14     inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y26    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X109Y26    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y69    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X107Y69    inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y14     inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y14    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X108Y14    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y15   multiphase_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.789ns  (logic 0.484ns (27.047%)  route 1.305ns (72.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 4.288 - 2.857 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 1.862 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.503     1.862    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CLK_OUT[0]
    SLICE_X91Y23         FDRE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y23         FDRE (Prop_fdre_C_Q)         0.379     2.241 f  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.249     2.491    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X90Y24         LUT2 (Prop_lut2_I1_O)        0.105     2.596 f  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         1.056     3.652    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X113Y12        FDCE                                         f  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.429     4.288    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X113Y12        FDCE                                         r  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.384    
                         clock uncertainty           -0.083     4.301    
    SLICE_X113Y12        FDCE (Recov_fdce_C_CLR)     -0.327     3.974    inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.974    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.588ns  (logic 0.487ns (30.659%)  route 1.101ns (69.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 4.222 - 2.857 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 1.817 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.458     1.817    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CLK_OUT[0]
    SLICE_X85Y17         FDRE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y17         FDRE (Prop_fdre_C_Q)         0.379     2.196 f  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.323     2.519    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X85Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.627 f  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.778     3.406    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X97Y8          FDCE                                         f  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.363     4.222    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X97Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.318    
                         clock uncertainty           -0.083     4.235    
    SLICE_X97Y8          FDCE (Recov_fdce_C_CLR)     -0.489     3.746    inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[5].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.818ns  (logic 0.484ns (26.621%)  route 1.334ns (73.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 4.220 - 2.857 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 1.815 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.456     1.815    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/CLK_OUT[0]
    SLICE_X78Y16         FDRE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y16         FDRE (Prop_fdre_C_Q)         0.379     2.194 f  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.631     2.825    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X93Y16         LUT2 (Prop_lut2_I1_O)        0.105     2.930 f  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.703     3.633    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X92Y8          FDCE                                         f  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.361     4.220    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X92Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.316    
                         clock uncertainty           -0.083     4.233    
    SLICE_X92Y8          FDCE (Recov_fdce_C_CLR)     -0.254     3.979    inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.979    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[3].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.669ns  (logic 0.484ns (28.995%)  route 1.185ns (71.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.167 - 2.857 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 1.818 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.459     1.818    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/CLK_OUT[0]
    SLICE_X80Y15         FDRE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.379     2.197 f  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.484     2.682    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.105     2.787 f  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.701     3.487    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X77Y8          FDCE                                         f  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.308     4.167    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X77Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.263    
                         clock uncertainty           -0.083     4.180    
    SLICE_X77Y8          FDCE (Recov_fdce_C_CLR)     -0.327     3.853    inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.853    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.494ns  (logic 0.593ns (39.690%)  route 0.901ns (60.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 4.278 - 2.857 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 1.930 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.571     1.930    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CLK_OUT[0]
    SLICE_X107Y26        FDRE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y26        FDRE (Prop_fdre_C_Q)         0.348     2.278 f  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.454     2.732    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X109Y26        LUT2 (Prop_lut2_I1_O)        0.245     2.977 f  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.447     3.424    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X109Y20        FDCE                                         f  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.419     4.278    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X109Y20        FDCE                                         r  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.374    
                         clock uncertainty           -0.083     4.291    
    SLICE_X109Y20        FDCE (Recov_fdce_C_CLR)     -0.489     3.802    inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.802    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.781ns  (logic 0.484ns (27.179%)  route 1.297ns (72.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 4.287 - 2.857 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 1.872 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.513     1.872    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CLK_OUT[0]
    SLICE_X95Y16         FDRE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y16         FDRE (Prop_fdre_C_Q)         0.379     2.251 f  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.345     2.596    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y14         LUT2 (Prop_lut2_I1_O)        0.105     2.701 f  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.952     3.653    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X108Y8         FDCE                                         f  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.428     4.287    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y8         FDCE                                         r  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.383    
                         clock uncertainty           -0.083     4.300    
    SLICE_X108Y8         FDCE (Recov_fdce_C_CLR)     -0.254     4.046    inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.622ns  (logic 0.538ns (33.171%)  route 1.084ns (66.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 4.223 - 2.857 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 1.863 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.504     1.863    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y23         FDRE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y23         FDRE (Prop_fdre_C_Q)         0.433     2.296 f  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.371     2.667    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y23         LUT2 (Prop_lut2_I1_O)        0.105     2.772 f  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.713     3.485    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X101Y6         FDCE                                         f  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.364     4.223    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X101Y6         FDCE                                         r  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.319    
                         clock uncertainty           -0.083     4.236    
    SLICE_X101Y6         FDCE (Recov_fdce_C_CLR)     -0.327     3.909    inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.608ns  (logic 0.484ns (30.100%)  route 1.124ns (69.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 4.163 - 2.857 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 1.810 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.451     1.810    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CLK_OUT[0]
    SLICE_X60Y16         FDRE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.379     2.189 f  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.399     2.588    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.105     2.693 f  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.725     3.418    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X67Y8          FDCE                                         f  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.304     4.163    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X67Y8          FDCE                                         r  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.259    
                         clock uncertainty           -0.083     4.176    
    SLICE_X67Y8          FDCE (Recov_fdce_C_CLR)     -0.327     3.849    inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.488ns  (logic 0.487ns (32.721%)  route 1.001ns (67.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 4.199 - 2.857 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 1.801 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.442     1.801    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CLK_OUT[0]
    SLICE_X89Y69         FDRE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.379     2.180 f  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.456     2.636    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X89Y70         LUT2 (Prop_lut2_I1_O)        0.108     2.744 f  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.545     3.289    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X101Y70        FDCE                                         f  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.340     4.199    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X101Y70        FDCE                                         r  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.295    
                         clock uncertainty           -0.083     4.212    
    SLICE_X101Y70        FDCE (Recov_fdce_C_CLR)     -0.489     3.723    inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        1.681ns  (logic 0.538ns (32.014%)  route 1.143ns (67.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 4.274 - 2.857 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 1.867 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.552     1.909    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.508     1.867    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.433     2.300 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.366     2.666    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.105     2.771 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.777     3.548    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X108Y54        FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          1.386     4.243    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       1.415     4.274    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CLK_OUT[0]
    SLICE_X108Y54        FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.370    
                         clock uncertainty           -0.083     4.287    
    SLICE_X108Y54        FDCE (Recov_fdce_C_CLR)     -0.254     4.033    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          4.033    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/out_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.814%)  route 0.448ns (68.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 1.240 - 0.357 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 0.969 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.610     0.969    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.133 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.184     1.317    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.362 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.264     1.626    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]
    SLICE_X93Y48         FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.881     1.240    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CLK_OUT[0]
    SLICE_X93Y48         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/out_valid_reg/C
                         clock pessimism              0.000     1.240    
    SLICE_X93Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.148    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/out_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.681%)  route 0.495ns (70.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 0.969 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.610     0.969    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.133 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.184     1.317    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.362 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.311     1.673    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/RESET_EN
    SLICE_X98Y47         FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X98Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[1]/C
                         clock pessimism              0.000     1.241    
    SLICE_X98Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.174    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.681%)  route 0.495ns (70.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 0.969 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.610     0.969    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.133 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.184     1.317    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.362 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.311     1.673    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/RESET_EN
    SLICE_X98Y47         FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X98Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[3]/C
                         clock pessimism              0.000     1.241    
    SLICE_X98Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.174    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.681%)  route 0.495ns (70.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 0.969 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.610     0.969    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.133 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.184     1.317    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.362 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.311     1.673    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/RESET_EN
    SLICE_X98Y47         FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X98Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[4]/C
                         clock pessimism              0.000     1.241    
    SLICE_X98Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.174    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.681%)  route 0.495ns (70.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 0.969 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.610     0.969    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X94Y51         FDRE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.133 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.184     1.317    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X95Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.362 f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.311     1.673    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/RESET_EN
    SLICE_X98Y47         FDCE                                         f  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/CLK_OUT[0]
    SLICE_X98Y47         FDCE                                         r  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[5]/C
                         clock pessimism              0.000     1.241    
    SLICE_X98Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.174    inst_MULTYCHANNEL/pp1[13].Inst_single_channel/channel_event_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.372%)  route 0.275ns (59.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 0.971 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.612     0.971    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CLK_OUT[0]
    SLICE_X103Y46        FDRE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.126     1.238    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.045     1.283 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.149     1.431    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/AR[0]
    SLICE_X102Y45        FDCE                                         f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/CLK_OUT[0]
    SLICE_X102Y45        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta_reg[0]/C
                         clock pessimism             -0.254     0.987    
    SLICE_X102Y45        FDCE (Remov_fdce_C_CLR)     -0.067     0.920    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.089%)  route 0.527ns (73.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.214 - 0.357 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 0.947 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.588     0.947    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CLK_OUT[0]
    SLICE_X81Y49         FDRE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.088 f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.131     1.219    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X81Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.264 f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.396     1.660    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/RESET
    SLICE_X82Y52         FDCE                                         f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.855     1.214    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[1]
    SLICE_X82Y52         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[10]/C
                         clock pessimism              0.000     1.214    
    SLICE_X82Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.147    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.089%)  route 0.527ns (73.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.214 - 0.357 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 0.947 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.588     0.947    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CLK_OUT[0]
    SLICE_X81Y49         FDRE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.088 f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.131     1.219    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X81Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.264 f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.396     1.660    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/RESET
    SLICE_X82Y52         FDCE                                         f  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.855     1.214    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/CLK_OUT[1]
    SLICE_X82Y52         FDCE                                         r  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[11]/C
                         clock pessimism              0.000     1.214    
    SLICE_X82Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.147    inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/q_intermedio_3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.115%)  route 0.278ns (59.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 0.971 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.612     0.971    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CLK_OUT[0]
    SLICE_X103Y46        FDRE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.126     1.238    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.045     1.283 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.152     1.434    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/AR[0]
    SLICE_X102Y44        FDCE                                         f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/CLK_OUT[0]
    SLICE_X102Y44        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[0]/C
                         clock pessimism             -0.254     0.987    
    SLICE_X102Y44        FDCE (Remov_fdce_C_CLR)     -0.067     0.920    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.115%)  route 0.278ns (59.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 0.971 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.597     0.954    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.612     0.971    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CLK_OUT[0]
    SLICE_X103Y46        FDRE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg/Q
                         net (fo=4, routed)           0.126     1.238    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/CH_Disable
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.045     1.283 f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2/O
                         net (fo=396, routed)         0.152     1.434    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/AR[0]
    SLICE_X102Y44        FDCE                                         f  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  Inst_CLK_SAFE/BUFGMUX_inst/O
                         net (fo=69, routed)          0.864     1.221    multiphase_clock/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=14914, routed)       0.882     1.241    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/CLK_OUT[0]
    SLICE_X102Y44        FDCE                                         r  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]/C
                         clock pessimism             -0.254     0.987    
    SLICE_X102Y44        FDCE (Remov_fdce_C_CLR)     -0.067     0.920    inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.515    





