{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715069311065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715069311065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 11:08:30 2024 " "Processing started: Tue May  7 11:08:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715069311065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069311065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_project -c main_AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_project -c main_AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069311066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715069311345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715069311345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main_aes.v 1 1 " "Using design file main_aes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main_AES " "Found entity 1: main_AES" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069318484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069318484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_AES " "Elaborating entity \"main_AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715069318484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "expected_out main_aes.v(30) " "Verilog HDL or VHDL warning at main_aes.v(30): object \"expected_out\" assigned a value but never read" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715069318485 "|main_AES"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "state main_aes.v(56) " "Verilog HDL warning at main_aes.v(56): initial value for variable state should be constant" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 56 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1715069318488 "|main_AES"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "out_Byte main_aes.v(56) " "Verilog HDL warning at main_aes.v(56): initial value for variable out_Byte should be constant" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 56 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1715069318488 "|main_AES"}
{ "Warning" "WSGN_SEARCH_FILE" "addroundkey.v 1 1 " "Using design file addroundkey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "addroundkey.v" "" { Text "D:/uni programming project/Verilog Project/addroundkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:AK " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:AK\"" {  } { { "main_aes.v" "AK" { Text "D:/uni programming project/Verilog Project/main_aes.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320545 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new keyexpansion.v(13) " "Verilog HDL Declaration warning at keyexpansion.v(13): \"new\" is SystemVerilog-2005 keyword" {  } { { "keyexpansion.v" "" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1715069320552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyexpansion.v 1 1 " "Using design file keyexpansion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "keyexpansion.v" "" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion KeyExpansion:KEX " "Elaborating entity \"KeyExpansion\" for hierarchy \"KeyExpansion:KEX\"" {  } { { "main_aes.v" "KEX" { Text "D:/uni programming project/Verilog Project/main_aes.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encryptround.v 1 1 " "Using design file encryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 encryptRound " "Found entity 1: encryptRound" {  } { { "encryptround.v" "" { Text "D:/uni programming project/Verilog Project/encryptround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptRound encryptRound:ER " "Elaborating entity \"encryptRound\" for hierarchy \"encryptRound:ER\"" {  } { { "main_aes.v" "ER" { Text "D:/uni programming project/Verilog Project/main_aes.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subbyte.v 1 1 " "Using design file subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subByte " "Found entity 1: subByte" {  } { { "subbyte.v" "" { Text "D:/uni programming project/Verilog Project/subbyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subByte encryptRound:ER\|subByte:SB " "Elaborating entity \"subByte\" for hierarchy \"encryptRound:ER\|subByte:SB\"" {  } { { "encryptround.v" "SB" { Text "D:/uni programming project/Verilog Project/encryptround.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftrow127.v 1 1 " "Using design file shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftrow127 " "Found entity 1: shiftrow127" {  } { { "shiftrow127.v" "" { Text "D:/uni programming project/Verilog Project/shiftrow127.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrow127 encryptRound:ER\|shiftrow127:SR " "Elaborating entity \"shiftrow127\" for hierarchy \"encryptRound:ER\|shiftrow127:SR\"" {  } { { "encryptround.v" "SR" { Text "D:/uni programming project/Verilog Project/encryptround.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mixcolumns.v 1 1 " "Using design file mixcolumns.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "mixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/mixcolumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns encryptRound:ER\|MixColumns:MC " "Elaborating entity \"MixColumns\" for hierarchy \"encryptRound:ER\|MixColumns:MC\"" {  } { { "encryptround.v" "MC" { Text "D:/uni programming project/Verilog Project/encryptround.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mixcolumns.v(11) " "Verilog HDL assignment warning at mixcolumns.v(11): truncated value with size 32 to match size of target (8)" {  } { { "mixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/mixcolumns.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715069320599 "|main_AES|encryptRound:ER|MixColumns:MC"}
{ "Warning" "WSGN_SEARCH_FILE" "decryptround.v 1 1 " "Using design file decryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decryptRound " "Found entity 1: decryptRound" {  } { { "decryptround.v" "" { Text "D:/uni programming project/Verilog Project/decryptround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptRound decryptRound:IDR " "Elaborating entity \"decryptRound\" for hierarchy \"decryptRound:IDR\"" {  } { { "main_aes.v" "IDR" { Text "D:/uni programming project/Verilog Project/main_aes.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv_shiftrow127.v 1 1 " "Using design file inv_shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shiftrow127 " "Found entity 1: inv_shiftrow127" {  } { { "inv_shiftrow127.v" "" { Text "D:/uni programming project/Verilog Project/inv_shiftrow127.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_shiftrow127 decryptRound:IDR\|inv_shiftrow127:ISR " "Elaborating entity \"inv_shiftrow127\" for hierarchy \"decryptRound:IDR\|inv_shiftrow127:ISR\"" {  } { { "decryptround.v" "ISR" { Text "D:/uni programming project/Verilog Project/decryptround.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverse_subbyte.v 1 1 " "Using design file inverse_subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inverse_subByte " "Found entity 1: inverse_subByte" {  } { { "inverse_subbyte.v" "" { Text "D:/uni programming project/Verilog Project/inverse_subbyte.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_subByte decryptRound:IDR\|inverse_subByte:ISB " "Elaborating entity \"inverse_subByte\" for hierarchy \"decryptRound:IDR\|inverse_subByte:ISB\"" {  } { { "decryptround.v" "ISB" { Text "D:/uni programming project/Verilog Project/decryptround.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "invmixcolumns.v 1 1 " "Using design file invmixcolumns.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "invmixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/invmixcolumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns decryptRound:IDR\|InvMixColumns:MC " "Elaborating entity \"InvMixColumns\" for hierarchy \"decryptRound:IDR\|InvMixColumns:MC\"" {  } { { "decryptround.v" "MC" { Text "D:/uni programming project/Verilog Project/decryptround.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 invmixcolumns.v(9) " "Verilog HDL assignment warning at invmixcolumns.v(9): truncated value with size 32 to match size of target (8)" {  } { { "invmixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/invmixcolumns.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715069320628 "|main_AES|decryptRound:IDR|InvMixColumns:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 invmixcolumns.v(46) " "Verilog HDL assignment warning at invmixcolumns.v(46): truncated value with size 32 to match size of target (8)" {  } { { "invmixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/invmixcolumns.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715069320628 "|main_AES|decryptRound:IDR|InvMixColumns:m"}
{ "Warning" "WSGN_SEARCH_FILE" "add4bit.v 1 1 " "Using design file add4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4BIT " "Found entity 1: ADD4BIT" {  } { { "add4bit.v" "" { Text "D:/uni programming project/Verilog Project/add4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4BIT ADD4BIT:a " "Elaborating entity \"ADD4BIT\" for hierarchy \"ADD4BIT:a\"" {  } { { "main_aes.v" "a" { Text "D:/uni programming project/Verilog Project/main_aes.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add3.v 1 1 " "Using design file add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "D:/uni programming project/Verilog Project/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 ADD4BIT:a\|add3:t1 " "Elaborating entity \"add3\" for hierarchy \"ADD4BIT:a\|add3:t1\"" {  } { { "add4bit.v" "t1" { Text "D:/uni programming project/Verilog Project/add4bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_7seg.v 1 1 " "Using design file bcd_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7seg " "Found entity 1: BCD_7seg" {  } { { "bcd_7seg.v" "" { Text "D:/uni programming project/Verilog Project/bcd_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069320645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715069320645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7seg BCD_7seg:b " "Elaborating entity \"BCD_7seg\" for hierarchy \"BCD_7seg:b\"" {  } { { "main_aes.v" "b" { Text "D:/uni programming project/Verilog Project/main_aes.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069320645 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "52 " "Found 52 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram0 " "RAM logic \"KeyExpansion:KEX\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram0" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram1 " "RAM logic \"KeyExpansion:KEX\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram1" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram2 " "RAM logic \"KeyExpansion:KEX\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram2" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram3 " "RAM logic \"KeyExpansion:KEX\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram3" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram4 " "RAM logic \"KeyExpansion:KEX\|Ram4\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram4" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram5 " "RAM logic \"KeyExpansion:KEX\|Ram5\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram5" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram6 " "RAM logic \"KeyExpansion:KEX\|Ram6\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram6" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram7 " "RAM logic \"KeyExpansion:KEX\|Ram7\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram7" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram8 " "RAM logic \"KeyExpansion:KEX\|Ram8\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram8" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram9 " "RAM logic \"KeyExpansion:KEX\|Ram9\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram9" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram10 " "RAM logic \"KeyExpansion:KEX\|Ram10\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram10" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram11 " "RAM logic \"KeyExpansion:KEX\|Ram11\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram11" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram12 " "RAM logic \"KeyExpansion:KEX\|Ram12\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram12" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram13 " "RAM logic \"KeyExpansion:KEX\|Ram13\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram13" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram14 " "RAM logic \"KeyExpansion:KEX\|Ram14\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram14" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram15 " "RAM logic \"KeyExpansion:KEX\|Ram15\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram15" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram16 " "RAM logic \"KeyExpansion:KEX\|Ram16\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram16" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram17 " "RAM logic \"KeyExpansion:KEX\|Ram17\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram17" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram18 " "RAM logic \"KeyExpansion:KEX\|Ram18\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram18" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram19 " "RAM logic \"KeyExpansion:KEX\|Ram19\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram19" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram20 " "RAM logic \"KeyExpansion:KEX\|Ram20\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram20" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram21 " "RAM logic \"KeyExpansion:KEX\|Ram21\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram21" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram22 " "RAM logic \"KeyExpansion:KEX\|Ram22\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram22" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram23 " "RAM logic \"KeyExpansion:KEX\|Ram23\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram23" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram24 " "RAM logic \"KeyExpansion:KEX\|Ram24\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram24" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram25 " "RAM logic \"KeyExpansion:KEX\|Ram25\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram25" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram26 " "RAM logic \"KeyExpansion:KEX\|Ram26\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram26" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram27 " "RAM logic \"KeyExpansion:KEX\|Ram27\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram27" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram28 " "RAM logic \"KeyExpansion:KEX\|Ram28\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram28" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram29 " "RAM logic \"KeyExpansion:KEX\|Ram29\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram29" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram30 " "RAM logic \"KeyExpansion:KEX\|Ram30\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram30" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram31 " "RAM logic \"KeyExpansion:KEX\|Ram31\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram31" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram32 " "RAM logic \"KeyExpansion:KEX\|Ram32\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram32" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram33 " "RAM logic \"KeyExpansion:KEX\|Ram33\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram33" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram34 " "RAM logic \"KeyExpansion:KEX\|Ram34\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram34" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram35 " "RAM logic \"KeyExpansion:KEX\|Ram35\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram35" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram36 " "RAM logic \"KeyExpansion:KEX\|Ram36\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram36" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram37 " "RAM logic \"KeyExpansion:KEX\|Ram37\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram37" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram38 " "RAM logic \"KeyExpansion:KEX\|Ram38\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram38" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram39 " "RAM logic \"KeyExpansion:KEX\|Ram39\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram39" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram40 " "RAM logic \"KeyExpansion:KEX\|Ram40\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram40" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram41 " "RAM logic \"KeyExpansion:KEX\|Ram41\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram41" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram42 " "RAM logic \"KeyExpansion:KEX\|Ram42\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram42" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram43 " "RAM logic \"KeyExpansion:KEX\|Ram43\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram43" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram44 " "RAM logic \"KeyExpansion:KEX\|Ram44\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram44" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram45 " "RAM logic \"KeyExpansion:KEX\|Ram45\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram45" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram46 " "RAM logic \"KeyExpansion:KEX\|Ram46\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram46" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram47 " "RAM logic \"KeyExpansion:KEX\|Ram47\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram47" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram48 " "RAM logic \"KeyExpansion:KEX\|Ram48\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram48" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram49 " "RAM logic \"KeyExpansion:KEX\|Ram49\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram49" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram50 " "RAM logic \"KeyExpansion:KEX\|Ram50\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram50" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:KEX\|Ram51 " "RAM logic \"KeyExpansion:KEX\|Ram51\" is uninferred due to asynchronous read logic" {  } { { "keyexpansion.v" "Ram51" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715069322806 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715069322806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "_7seg2\[1\] GND " "Pin \"_7seg2\[1\]\" is stuck at GND" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715069326246 "|main_AES|_7seg2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715069326246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715069326389 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TEST 24 " "Ignored 24 assignments for entity \"TEST\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TEST -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TEST -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TEST -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715069330049 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715069330049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715069330284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069330284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3110 " "Implemented 3110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715069330436 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715069330436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3086 " "Implemented 3086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715069330436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715069330436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715069330458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 11:08:50 2024 " "Processing ended: Tue May  7 11:08:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715069330458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715069330458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715069330458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069330458 ""}
