module module_0 (
    input [id_1 : id_1] id_2,
    output logic [id_2 : id_1] id_3,
    input id_4,
    input logic id_5
);
  id_6 id_7 (
      .id_5(id_1),
      .id_5(id_2)
  );
  assign id_7 = id_3;
  logic id_8;
endmodule
