{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473724834947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473724834977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 20:00:34 2016 " "Processing started: Mon Sep 12 20:00:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473724834977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473724834977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1sevenseg -c lab1sevenseg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1sevenseg -c lab1sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473724834977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_7_1200mv_85c_slow.vho Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_7_1200mv_85c_slow.vho in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724836596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_7_1200mv_0c_slow.vho Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_7_1200mv_0c_slow.vho in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724836766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_min_1200mv_0c_fast.vho Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_min_1200mv_0c_fast.vho in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724836937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg.vho Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg.vho in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724837097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_7_1200mv_85c_vhd_slow.sdo Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_7_1200mv_85c_vhd_slow.sdo in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724837187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_7_1200mv_0c_vhd_slow.sdo Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_7_1200mv_0c_vhd_slow.sdo in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724837297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_min_1200mv_0c_vhd_fast.sdo Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_min_1200mv_0c_vhd_fast.sdo in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724837387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1sevenseg_vhd.sdo Z:/FPGA lab/lab1sevenseg/simulation/modelsim/ simulation " "Generated file lab1sevenseg_vhd.sdo in folder \"Z:/FPGA lab/lab1sevenseg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473724837527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473724838089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 20:00:38 2016 " "Processing ended: Mon Sep 12 20:00:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473724838089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473724838089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473724838089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473724838089 ""}
