digraph "CFG for '_Z8all_dotsiiPdS_S_' function" {
	label="CFG for '_Z8all_dotsiiPdS_S_' function";

	Node0x5aea770 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %0\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y()\l  %17 = icmp eq i32 %16, 0\l  %18 = select i1 %15, i1 %17, i1 false\l  br i1 %18, label %19, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5aea770:s0 -> Node0x5aeca10;
	Node0x5aea770:s1 -> Node0x5aecaa0;
	Node0x5aeca10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = sext i32 %14 to i64\l  %21 = getelementptr inbounds double, double addrspace(1)* %2, i64 %20\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = getelementptr inbounds [32 x double], [32 x double] addrspace(3)*\l... @_ZZ8all_dotsiiPdS_S_E15local_data_dots, i32 0, i32 %6\l  store double %22, double addrspace(3)* %23, align 8, !tbaa !7\l  br label %24\l}"];
	Node0x5aeca10 -> Node0x5aecaa0;
	Node0x5aecaa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %26 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %27 = bitcast i8 addrspace(4)* %26 to i16 addrspace(4)*\l  %28 = load i16, i16 addrspace(4)* %27, align 2, !range !5, !invariant.load !6\l  %29 = zext i16 %28 to i32\l  %30 = mul i32 %25, %29\l  %31 = add i32 %30, %6\l  %32 = icmp slt i32 %31, %1\l  %33 = icmp eq i32 %16, 1\l  %34 = select i1 %32, i1 %33, i1 false\l  br i1 %34, label %35, label %40\l|{<s0>T|<s1>F}}"];
	Node0x5aecaa0:s0 -> Node0x5aec8b0;
	Node0x5aecaa0:s1 -> Node0x5aeec20;
	Node0x5aec8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = sext i32 %31 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %3, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %39 = getelementptr inbounds [32 x double], [32 x double] addrspace(3)*\l... @_ZZ8all_dotsiiPdS_S_E19local_centroid_dots, i32 0, i32 %6\l  store double %38, double addrspace(3)* %39, align 8, !tbaa !7\l  br label %40\l}"];
	Node0x5aec8b0 -> Node0x5aeec20;
	Node0x5aeec20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %41 = add i32 %30, %16\l  %42 = icmp slt i32 %41, %1\l  %43 = select i1 %15, i1 %42, i1 false\l  br i1 %43, label %44, label %54\l|{<s0>T|<s1>F}}"];
	Node0x5aeec20:s0 -> Node0x5aef570;
	Node0x5aeec20:s1 -> Node0x5aef5c0;
	Node0x5aef570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%44:\l44:                                               \l  %45 = getelementptr inbounds [32 x double], [32 x double] addrspace(3)*\l... @_ZZ8all_dotsiiPdS_S_E15local_data_dots, i32 0, i32 %6\l  %46 = load double, double addrspace(3)* %45, align 8, !tbaa !7\l  %47 = getelementptr inbounds [32 x double], [32 x double] addrspace(3)*\l... @_ZZ8all_dotsiiPdS_S_E19local_centroid_dots, i32 0, i32 %16\l  %48 = load double, double addrspace(3)* %47, align 8, !tbaa !7\l  %49 = fadd contract double %46, %48\l  %50 = mul nsw i32 %41, %0\l  %51 = add nsw i32 %50, %14\l  %52 = sext i32 %51 to i64\l  %53 = getelementptr inbounds double, double addrspace(1)* %4, i64 %52\l  store double %49, double addrspace(1)* %53, align 8, !tbaa !7\l  br label %54\l}"];
	Node0x5aef570 -> Node0x5aef5c0;
	Node0x5aef5c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  ret void\l}"];
}
