Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/projects/VHDL_XIlinx/led_4_display/tb_isim_beh.exe -prj E:/projects/VHDL_XIlinx/led_4_display/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/projects/VHDL_XIlinx/led_4_display/display.vhd" into library work
Parsing VHDL file "E:/projects/VHDL_XIlinx/led_4_display/led_4_display.vhd" into library work
WARNING:HDLCompiler:1369 - "E:/projects/VHDL_XIlinx/led_4_display/led_4_display.vhd" Line 59: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "E:/projects/VHDL_XIlinx/led_4_display/nx3_top.vhd" into library work
Parsing VHDL file "E:/projects/VHDL_XIlinx/led_4_display/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 156596 KB
Fuse CPU Usage: 233 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity display [display_default]
Compiling architecture behavioral of entity led_4_display [led_4_display_default]
Compiling architecture behavioral of entity nx3_top [nx3_top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable E:/projects/VHDL_XIlinx/led_4_display/tb_isim_beh.exe
Fuse Memory Usage: 175632 KB
Fuse CPU Usage: 405 ms
