0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/nowi74/Downloads/ug901-vivado-synthesis-examples/rams_sp_rf.v,1603381303,verilog,,C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v,,rams_sp_rf,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/alu.v,1602964449,verilog,,C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v,,alu,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/inst_data_mem_dis.v,1603004440,verilog,,C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v,,inst_data_mem_dis,,,,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v,1603010072,verilog,,C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v,,multi_ALU_decoder;multi_control_unit;multi_main_decoder,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib.v,1603199778,verilog,,C:/mips_processor_win/mips_processor_win.ip_user_files/bd/multi_cycle_fib/ip/multi_cycle_fib_sim_clk_gen_0_0/sim/multi_cycle_fib_sim_clk_gen_0_0.v,,multicycle_cpu,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v,1603381432,verilog,,C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_multicycle_cpu_sim_0_0/sim/fib_sim_multicycle_cpu_sim_0_0.v,,multicycle_cpu_sim,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v,1603381199,verilog,,C:/Users/nowi74/Downloads/ug901-vivado-synthesis-examples/rams_sp_rf.v,,rams_dp_wf,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_multicycle_cpu_sim_0_0/sim/fib_sim_multicycle_cpu_sim_0_0.v,1603385588,verilog,,C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_sim_clk_gen_0_0/sim/fib_sim_sim_clk_gen_0_0.v,,fib_sim_multicycle_cpu_sim_0_0,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/ip/fib_sim_sim_clk_gen_0_0/sim/fib_sim_sim_clk_gen_0_0.v,1603283404,verilog,,C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/sim/fib_sim.v,,fib_sim_sim_clk_gen_0_0,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.ip_user_files/bd/fib_sim/sim/fib_sim.v,1603419559,verilog,,C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/fib_sim/hdl/fib_sim_wrapper.v,,fib_sim,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.ip_user_files/bd/multi_fib_sim/sim/multi_fib_sim.v,1603200450,verilog,,C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/multi_fib_sim/hdl/multi_fib_sim_wrapper.v,,multi_fib_sim,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/fib_sim/hdl/fib_sim_wrapper.v,1603377174,verilog,,,,fib_sim_wrapper,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/multi_cycle_fib/hdl/multi_cycle_fib_wrapper.v,1602965281,verilog,,,,multi_cycle_fib_wrapper,,,,,,,,
C:/mips_processor_win/mips_processor_win.srcs/sources_1/bd/multi_fib_sim/hdl/multi_fib_sim_wrapper.v,1603200392,verilog,,,,multi_fib_sim_wrapper,,,../../../../mips_processor_win.srcs/sources_1/bd/multi_fib_fpga/ipshared/4fba,,,,,
