[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PPMacro/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 63
LIB: work
FILE: ${SURELOG_DIR}/tests/PPMacro/dut.sv
n<> u<62> t<Top_level_rule> c<1> l<2:1> el<12:1>
  n<> u<1> t<Null_rule> p<62> s<61> l<2:1> el<2:1>
  n<> u<61> t<Source_text> p<62> c<30> l<2:1> el<9:10>
    n<> u<30> t<Description> p<61> c<29> s<60> l<2:1> el<4:10>
      n<> u<29> t<Module_declaration> p<30> c<5> l<2:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<29> c<2> s<27> l<2:1> el<2:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<top1> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:12>
          n<> u<4> t<List_of_ports> p<5> l<2:12> el<2:14>
        n<> u<27> t<Module_item> p<29> c<26> s<28> l<3:3> el<3:25>
          n<> u<26> t<Non_port_module_item> p<27> c<25> l<3:3> el<3:25>
            n<> u<25> t<Module_or_generate_item> p<26> c<24> l<3:3> el<3:25>
              n<> u<24> t<Module_common_item> p<25> c<23> l<3:3> el<3:25>
                n<> u<23> t<Continuous_assign> p<24> c<22> l<3:3> el<3:25>
                  n<> u<22> t<List_of_net_assignments> p<23> c<21> l<3:10> el<3:24>
                    n<> u<21> t<Net_assignment> p<22> c<10> l<3:10> el<3:24>
                      n<> u<10> t<Net_lvalue> p<21> c<7> s<20> l<3:10> el<3:11>
                        n<> u<7> t<Ps_or_hierarchical_identifier> p<10> c<6> s<9> l<3:10> el<3:11>
                          n<a> u<6> t<StringConst> p<7> l<3:10> el<3:11>
                        n<> u<9> t<Constant_select> p<10> c<8> l<3:12> el<3:12>
                          n<> u<8> t<Constant_bit_select> p<9> l<3:12> el<3:12>
                      n<> u<20> t<Expression> p<21> c<19> l<1:14> el<1:25>
                        n<> u<19> t<Primary> p<20> c<18> l<1:14> el<1:25>
                          n<> u<18> t<Complex_func_call> p<19> c<11> l<1:14> el<1:25>
                            n<> u<11> t<Dollar_keyword> p<18> s<12> l<1:14> el<1:15>
                            n<clog2> u<12> t<StringConst> p<18> s<17> l<1:15> el<1:20>
                            n<> u<17> t<List_of_arguments> p<18> c<16> l<1:21> el<1:24>
                              n<> u<16> t<Expression> p<17> c<15> l<1:21> el<1:24>
                                n<> u<15> t<Primary> p<16> c<14> l<1:21> el<1:24>
                                  n<> u<14> t<Primary_literal> p<15> c<13> l<1:21> el<1:24>
                                    n<123> u<13> t<IntConst> p<14> l<1:21> el<1:24>
        n<> u<28> t<ENDMODULE> p<29> l<4:1> el<4:10>
    n<> u<60> t<Description> p<61> c<59> l<7:1> el<9:10>
      n<> u<59> t<Module_declaration> p<60> c<34> l<7:1> el<9:10>
        n<> u<34> t<Module_nonansi_header> p<59> c<31> s<57> l<7:1> el<7:15>
          n<module> u<31> t<Module_keyword> p<34> s<32> l<7:1> el<7:7>
          n<top2> u<32> t<StringConst> p<34> s<33> l<7:8> el<7:12>
          n<> u<33> t<List_of_ports> p<34> l<7:12> el<7:14>
        n<> u<57> t<Module_item> p<59> c<56> s<58> l<8:3> el<8:28>
          n<> u<56> t<Non_port_module_item> p<57> c<55> l<8:3> el<8:28>
            n<> u<55> t<Module_or_generate_item> p<56> c<54> l<8:3> el<8:28>
              n<> u<54> t<Module_common_item> p<55> c<53> l<8:3> el<8:28>
                n<> u<53> t<Continuous_assign> p<54> c<52> l<8:3> el<8:28>
                  n<> u<52> t<List_of_net_assignments> p<53> c<51> l<8:10> el<8:27>
                    n<> u<51> t<Net_assignment> p<52> c<39> l<8:10> el<8:27>
                      n<> u<39> t<Net_lvalue> p<51> c<36> s<50> l<8:10> el<8:11>
                        n<> u<36> t<Ps_or_hierarchical_identifier> p<39> c<35> s<38> l<8:10> el<8:11>
                          n<a> u<35> t<StringConst> p<36> l<8:10> el<8:11>
                        n<> u<38> t<Constant_select> p<39> c<37> l<8:12> el<8:12>
                          n<> u<37> t<Constant_bit_select> p<38> l<8:12> el<8:12>
                      n<> u<50> t<Expression> p<51> c<43> l<8:14> el<8:27>
                        n<> u<43> t<Expression> p<50> c<42> s<49> l<6:14> el<6:16>
                          n<> u<42> t<Primary> p<43> c<41> l<6:14> el<6:16>
                            n<> u<41> t<Primary_literal> p<42> c<40> l<6:14> el<6:16>
                              n<42> u<40> t<IntConst> p<41> l<6:14> el<6:16>
                        n<> u<49> t<BinOp_Plus> p<50> s<48> l<8:20> el<8:21>
                        n<> u<48> t<Expression> p<50> c<47> l<8:22> el<8:27>
                          n<> u<47> t<Expression> p<48> c<46> l<8:23> el<8:26>
                            n<> u<46> t<Primary> p<47> c<45> l<8:23> el<8:26>
                              n<> u<45> t<Primary_literal> p<46> c<44> l<8:23> el<8:26>
                                n<123> u<44> t<IntConst> p<45> l<8:23> el<8:26>
        n<> u<58> t<ENDMODULE> p<59> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PPMacro/dut.sv:2:1: No timescale set for "top1".
[WRN:PA0205] ${SURELOG_DIR}/tests/PPMacro/dut.sv:7:1: No timescale set for "top2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PPMacro/dut.sv:2:1: Compile module "work@top1".
[INF:CP0303] ${SURELOG_DIR}/tests/PPMacro/dut.sv:7:1: Compile module "work@top2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
ContAssign                                             2
Design                                                 1
Module                                                 2
Operation                                              1
RefObj                                                 2
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PPMacro/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top1
  |vpiImportTypespec:
  \_LogicNet: (work@top1.a), line:3:10, endln:3:11
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@top1.a
    |vpiNetType:1
  |vpiDefName:work@top1
  |vpiNet:
  \_LogicNet: (work@top1.a), line:3:10, endln:3:11
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:24
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:1:14, endln:1:25
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:24
      |vpiArgument:
      \_Constant: , line:1:21, endln:1:24
        |vpiParent:
        \_SysFuncCall: ($clog2), line:1:14, endln:1:25
        |vpiDecompile:123
        |vpiSize:64
        |UINT:123
        |vpiConstType:9
      |vpiName:$clog2
    |vpiLhs:
    \_RefObj: (work@top1.a), line:3:10, endln:3:11
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:24
      |vpiName:a
      |vpiFullName:work@top1.a
      |vpiActual:
      \_LogicNet: (work@top1.a), line:3:10, endln:3:11
|vpiAllModules:
\_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top2
  |vpiImportTypespec:
  \_LogicNet: (work@top2.a), line:8:10, endln:8:11
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
    |vpiName:a
    |vpiFullName:work@top2.a
    |vpiNetType:1
  |vpiDefName:work@top2
  |vpiNet:
  \_LogicNet: (work@top2.a), line:8:10, endln:8:11
  |vpiContAssign:
  \_ContAssign: , line:8:10, endln:8:27
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
    |vpiRhs:
    \_Operation: , line:8:14, endln:8:27
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:27
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:6:14, endln:6:16
        |vpiParent:
        \_Operation: , line:8:14, endln:8:27
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:8:23, endln:8:26
        |vpiParent:
        \_Operation: , line:8:14, endln:8:27
        |vpiDecompile:123
        |vpiSize:64
        |UINT:123
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top2.a), line:8:10, endln:8:11
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:27
      |vpiName:a
      |vpiFullName:work@top2.a
      |vpiActual:
      \_LogicNet: (work@top2.a), line:8:10, endln:8:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
