<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ncepldm200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ncepldm200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ncepldm200')">ncepldm200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.16</td>
<td class="s5 cl rt"><a href="mod967.html#Line" > 59.33</a></td>
<td class="s3 cl rt"><a href="mod967.html#Cond" > 38.60</a></td>
<td class="s2 cl rt"><a href="mod967.html#Toggle" > 28.74</a></td>
<td class="s0 cl rt"><a href="mod967.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod967.html#Branch" > 44.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod967.html#inst_tag_60791"  onclick="showContent('inst_tag_60791')">gemini_tb.DUT.soc_ss_inst.acpu.u_pldm</a></td>
<td class="s3 cl rt"> 34.16</td>
<td class="s5 cl rt"><a href="mod967.html#Line" > 59.33</a></td>
<td class="s3 cl rt"><a href="mod967.html#Cond" > 38.60</a></td>
<td class="s2 cl rt"><a href="mod967.html#Toggle" > 28.74</a></td>
<td class="s0 cl rt"><a href="mod967.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod967.html#Branch" > 44.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ncepldm200'>
<hr>
<a name="inst_tag_60791"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_60791" >gemini_tb.DUT.soc_ss_inst.acpu.u_pldm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.16</td>
<td class="s5 cl rt"><a href="mod967.html#Line" > 59.33</a></td>
<td class="s3 cl rt"><a href="mod967.html#Cond" > 38.60</a></td>
<td class="s2 cl rt"><a href="mod967.html#Toggle" > 28.74</a></td>
<td class="s0 cl rt"><a href="mod967.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod967.html#Branch" > 44.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.41</td>
<td class="s5 cl rt"> 59.87</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s2 cl rt"> 29.72</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 44.61</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2763.html#inst_tag_208080" >acpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod897_0.html#inst_tag_40091" id="tag_urg_inst_40091">gen_sync_hart_under_reset[0].hart_unavail_sync_l2l</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod897_0.html#inst_tag_40090" id="tag_urg_inst_40090">gen_sync_hart_under_reset[0].hart_under_reset_sync_l2l</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ncepldm200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod967.html" >ncepldm200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>445</td><td>264</td><td>59.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>116912</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>116925</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>116938</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>116950</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>116962</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117013</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117022</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117036</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117050</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117064</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117258</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117348</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117366</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117383</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117392</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117401</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117410</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117419</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117433</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117471</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117495</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117585</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>117636</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>117673</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117685</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117694</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>117707</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117721</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117734</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>117772</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>117793</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117811</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117820</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117829</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117838</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117850</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117868</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117886</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117904</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117922</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117958</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117976</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118367</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118380</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>118423</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>118434</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118698</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118709</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118718</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118742</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118760</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118769</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>118818</td><td>38</td><td>7</td><td>18.42</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118923</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119001</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>119010</td><td>58</td><td>9</td><td>15.52</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119197</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>119206</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119226</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119252</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>119393</td><td>41</td><td>4</td><td>9.76</td></tr>
</table>
<pre class="code"><br clear=all>
116911                  always @* begin
116912     1/1              case ({abs_write,abs_regno[12],abs_regno[5]})
116913     1/1                  3'b000,3'b001: _abs_reg_access_prog0 = ABS_READ_CSR_0;
116914     <font color = "red">0/1     ==>          3'b010: _abs_reg_access_prog0 = abs_read_gpr_0 | {7'd0,abs_regno[4:0],20'd0};</font>
116915     <font color = "red">0/1     ==>          3'b011: _abs_reg_access_prog0 = abs_read_fpr_0 | {7'd0,abs_regno[4:0],20'd0};</font>
116916     <font color = "red">0/1     ==>          3'b100,3'b101: _abs_reg_access_prog0 = ABS_WRITE_CSR_0;</font>
116917     <font color = "red">0/1     ==>          3'b110: _abs_reg_access_prog0 = abs_write_gpr_0 | {20'd0,abs_regno[4:0],7'd0};</font>
116918     <font color = "red">0/1     ==>          3'b111: _abs_reg_access_prog0 = abs_write_fpr_0 | {20'd0,abs_regno[4:0],7'd0};</font>
116919     1/1                  default: _abs_reg_access_prog0 = 32'h0;
116920                      endcase
116921                  end
116922                  
116923                  wire [31:0] abs_write_csr_1 = (abs_size == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64;
116924                  always @* begin
116925     1/1              case ({abs_write,abs_regno[12],abs_regno[5]})
116926     1/1                  3'b000,3'b001: _abs_reg_access_prog1 = ABS_READ_CSR_1 | {abs_regno[11:0],20'd0};
116927     <font color = "red">0/1     ==>          3'b010: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1;</font>
116928     <font color = "red">0/1     ==>          3'b011: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1;</font>
116929     <font color = "red">0/1     ==>          3'b100,3'b101: _abs_reg_access_prog1 = abs_write_csr_1;</font>
116930     <font color = "red">0/1     ==>          3'b110: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1;</font>
116931     <font color = "red">0/1     ==>          3'b111: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1;</font>
116932     1/1                  default: _abs_reg_access_prog1 = 32'h0;
116933                      endcase
116934                  end
116935                  
116936                  wire [31:0] abs_read_csr_2 = (abs_size == ABS_SIZE_32) ? ABS_READ_CSR_2_32 : ABS_READ_CSR_2_64;
116937                  always @* begin
116938     1/1              case ({abs_write,abs_regno[12],abs_regno[5]})
116939     1/1                  3'b000,3'b001: _abs_reg_access_prog2 = abs_read_csr_2;
116940     <font color = "red">0/1     ==>          3'b010: _abs_reg_access_prog2 = ABS_READ_GPR_2;</font>
116941     <font color = "red">0/1     ==>          3'b011: _abs_reg_access_prog2 = ABS_READ_FPR_2;</font>
116942     <font color = "red">0/1     ==>          3'b100,3'b101: _abs_reg_access_prog2 = ABS_WRITE_CSR_2 | {abs_regno[11:0],20'd0};</font>
116943     <font color = "red">0/1     ==>          3'b110: _abs_reg_access_prog2 = ABS_WRITE_GPR_2;</font>
116944     <font color = "red">0/1     ==>          3'b111: _abs_reg_access_prog2 = ABS_WRITE_FPR_2;</font>
116945     1/1                  default: _abs_reg_access_prog2 = 32'h0;
116946                      endcase
116947                  end
116948                  
116949                  always @* begin
116950     1/1              case ({abs_write,abs_regno[12],abs_regno[5]})
116951     1/1                  3'b000,3'b001: _abs_reg_access_prog3 = ABS_READ_CSR_3;
116952     <font color = "red">0/1     ==>          3'b010: _abs_reg_access_prog3 = ABS_READ_GPR_3;</font>
116953     <font color = "red">0/1     ==>          3'b011: _abs_reg_access_prog3 = ABS_READ_FPR_3;</font>
116954     <font color = "red">0/1     ==>          3'b100,3'b101: _abs_reg_access_prog3 = ABS_WRITE_CSR_3;</font>
116955     <font color = "red">0/1     ==>          3'b110: _abs_reg_access_prog3 = ABS_WRITE_GPR_3;</font>
116956     <font color = "red">0/1     ==>          3'b111: _abs_reg_access_prog3 = ABS_WRITE_FPR_3;</font>
116957     <font color = "red">0/1     ==>          default: _abs_reg_access_prog3 = 32'h0;</font>
116958                      endcase
116959                  end
116960                  
116961                  always @* begin
116962     1/1              case ({abs_write,abs_regno[12],abs_regno[5]})
116963     1/1                  3'b000,3'b001: _abs_reg_access_prog4 = abs_postexec ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4;
116964     <font color = "red">0/1     ==>          3'b010: _abs_reg_access_prog4 = ABS_READ_GPR_4;</font>
116965     <font color = "red">0/1     ==>          3'b011: _abs_reg_access_prog4 = ABS_READ_FPR_4;</font>
116966     <font color = "red">0/1     ==>          3'b100,3'b101: _abs_reg_access_prog4 = abs_postexec ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4;</font>
116967     <font color = "red">0/1     ==>          3'b110: _abs_reg_access_prog4 = ABS_WRITE_GPR_4;</font>
116968     <font color = "red">0/1     ==>          3'b111: _abs_reg_access_prog4 = ABS_WRITE_FPR_4;</font>
116969     <font color = "red">0/1     ==>          default: _abs_reg_access_prog4 = 32'h0;</font>
116970                      endcase
116971                  end
116972                  
116973                  assign abs_mem_access_prog0 = ABS_MEM_ACCESS_0;
116974                  assign abs_mem_access_prog1 = ABS_MEM_ACCESS_1;
116975                  assign abs_mem_access_prog2 = ABS_MEM_ACCESS_2;
116976                  assign abs_mem_access_prog3 = ABS_MEM_ACCESS_3;
116977                  assign abs_mem_access_prog4 = ABS_MEM_ACCESS_4;
116978                  assign abs_mem_access_prog5 = ABS_MEM_ACCESS_5;
116979                  assign abs_mem_access_prog6 = ABS_MEM_ACCESS_6;
116980                  assign abs_mem_access_prog7 = (abs_write) ? ABS_MEM_ACCESS_7_ST | {17'd0,abs_aamsize,12'd0} : ABS_MEM_ACCESS_7_LD | {17'd0,abs_aamsize,12'd0};
116981                  assign abs_mem_access_prog8 = (abs_write) ? ABS_MEM_ACCESS_8_ST | {17'd0,abs_aamsize,12'd0} : ABS_MEM_ACCESS_8_LD | {17'd0,abs_aamsize,12'd0};
116982                  assign abs_mem_access_prog9 = (abs_aampostincr) ? (ABS_MEM_ACCESS_POSTINCR_9 | (32'h00100000 &lt;&lt; abs_aamsize)) : ABS_MEM_ACCESS_9;
116983                  assign abs_mem_access_prog10 = ABS_MEM_ACCESS_POSTINCR_10;
116984                  assign abs_mem_access_prog11 = ABS_MEM_ACCESS_POSTINCR_11;
116985                  assign abs_mem_access_prog12 = ABS_MEM_ACCESS_POSTINCR_12;
116986                  assign abs_mem_access_prog13 = ABS_MEM_ACCESS_POSTINCR_13;
116987                  assign abs_mem_access_prog14 = ABS_MEM_ACCESS_POSTINCR_14;
116988                  assign abs_mem_access_prog15 = ABS_MEM_ACCESS_POSTINCR_15;
116989                  assign abs_mem_access_prog16 = ABS_MEM_ACCESS_POSTINCR_16;
116990                  assign abs_mem_access_prog17 = ABS_MEM_ACCESS_POSTINCR_17;
116991                  assign abs_prog0 = abs_cmd_mem_access ? abs_mem_access_prog0 : abs_cmd_reg_access ? (abs_transfer ? _abs_reg_access_prog0 : (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0;
116992                  assign abs_prog1 = abs_cmd_mem_access ? abs_mem_access_prog1 : _abs_reg_access_prog1;
116993                  assign abs_prog2 = abs_cmd_mem_access ? abs_mem_access_prog2 : _abs_reg_access_prog2;
116994                  assign abs_prog3 = abs_cmd_mem_access ? abs_mem_access_prog3 : _abs_reg_access_prog3;
116995                  assign abs_prog4 = abs_cmd_mem_access ? abs_mem_access_prog4 : _abs_reg_access_prog4;
116996                  assign abs_prog5 = abs_cmd_mem_access ? abs_mem_access_prog5 : INSN_EBREAK;
116997                  assign abs_prog6 = abs_mem_access_prog6;
116998                  assign abs_prog7 = abs_mem_access_prog7;
116999                  assign abs_prog8 = abs_mem_access_prog8;
117000                  assign abs_prog9 = abs_mem_access_prog9;
117001                  assign abs_prog10 = abs_mem_access_prog10;
117002                  assign abs_prog11 = abs_mem_access_prog11;
117003                  assign abs_prog12 = abs_mem_access_prog12;
117004                  assign abs_prog13 = abs_mem_access_prog13;
117005                  assign abs_prog14 = abs_mem_access_prog14;
117006                  assign abs_prog15 = abs_mem_access_prog15;
117007                  assign abs_prog16 = abs_mem_access_prog16;
117008                  assign abs_prog17 = abs_mem_access_prog17;
117009                  generate
117010                      genvar i_hart;
117011                      for (i_hart = 0; i_hart &lt; NHART; i_hart = i_hart + 1) begin:gen_hart_state_machine
117012                          always @(posedge clk or negedge dmi_resetn) begin
117013     1/1                      if (!dmi_resetn) begin
117014     1/1                          hart_cs[i_hart] &lt;= HART_STATE_RUNNING;
117015                              end
117016                              else begin
117017     1/1                          hart_cs[i_hart] &lt;= hart_ns[i_hart];
117018                              end
117019                          end
117020                  
117021                          always @* begin
117022     1/1                      case (hart_cs[i_hart])
117023     1/1                          HART_STATE_RUNNING: hart_ns[i_hart] = (hart_halted_event[i_hart]) ? HART_STATE_HALTED : HART_STATE_RUNNING;
117024     <font color = "red">0/1     ==>                  HART_STATE_HALTED: hart_ns[i_hart] = (hart_resume_event[i_hart] || hart_under_reset_sync[i_hart]) ? HART_STATE_RUNNING : HART_STATE_HALTED;</font>
117025     1/1                          default: hart_ns[i_hart] = 1'b0;
117026                              endcase
117027                          end
117028                  
117029                      end
117030                  endgenerate
117031                  assign dmi_req_valid = dmi_hsel &amp; dmi_htrans[1] &amp; dmi_hready;
117032                  reg dmi_req_valid_dp;
117033                  reg dmi_hwrite_dp;
117034                  reg [8:2] dmi_haddr_dp;
117035                  always @(posedge clk or negedge dmi_resetn) begin
117036     1/1              if (!dmi_resetn) begin
117037     1/1                  dmi_req_valid_dp &lt;= 1'b0;
117038                      end
117039     1/1              else if (dmi_hready) begin
117040     1/1                  dmi_req_valid_dp &lt;= dmi_req_valid;
117041                      end
                   <font color = "red">==>  MISSING_ELSE</font>
117042                  end
117043                  
117044                  reg dmi_hreadyout;
117045                  wire dmi_hreadyout_nx;
117046                  wire dmi_htrans_idle_or_busy = (dmi_htrans[1] == 1'b0);
117047                  wire dmi_ahb_write_read_turnaround = dmi_hwrite_dp &amp; dmi_req_valid_dp &amp; !dmi_hwrite;
117048                  assign dmi_hreadyout_nx = dmi_htrans_idle_or_busy | !(dmi_ahb_write_read_turnaround);
117049                  always @(posedge clk or negedge dmi_resetn) begin
117050     1/1              if (!dmi_resetn) begin
117051     1/1                  dmi_hreadyout &lt;= 1'b1;
117052                      end
117053                      else begin
117054     1/1                  dmi_hreadyout &lt;= dmi_hreadyout_nx;
117055                      end
117056                  end
117057                  
117058                  assign dmi_hresp = HRESP_OKAY;
117059                  assign dmi_devtreeaddr0 = 32'd0;
117060                  assign dmi_devtreeaddr1 = 32'd0;
117061                  assign dmi_devtreeaddr2 = 32'd0;
117062                  assign dmi_devtreeaddr3 = 32'd0;
117063                  always @(posedge clk or negedge dmi_resetn) begin
117064     1/1              if (!dmi_resetn) begin
117065     1/1                  dmi_hwrite_dp &lt;= 1'b0;
117066     1/1                  dmi_haddr_dp &lt;= 7'd0;
117067                      end
117068     1/1              else if (dmi_hready) begin
117069     1/1                  dmi_hwrite_dp &lt;= dmi_hwrite;
117070     1/1                  dmi_haddr_dp &lt;= dmi_haddr[8:2];
117071                      end
                   <font color = "red">==>  MISSING_ELSE</font>
117072                  end
117073                  
117074                  assign dmi_dmcontrol_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DMCONTROL);
117075                  assign dmi_hawindow_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_HAWINDOW);
117076                  wire dmi_abstractcs_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_ABSTRACTCS);
117077                  wire valid_dmi_abstractcs_wen = ~abs_busy &amp; dmi_abstractcs_wen;
117078                  wire dmi_command_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_COMMAND);
117079                  wire dmi_data_access = dmi_req_valid_dp &amp; ((dmi_haddr_dp == DMI_ADDR_DATA0) | (dmi_haddr_dp == DMI_ADDR_DATA1) | (dmi_haddr_dp == DMI_ADDR_DATA2) | (dmi_haddr_dp == DMI_ADDR_DATA3) | (dmi_haddr_dp == DMI_ADDR_DATA4) | (dmi_haddr_dp == DMI_ADDR_DATA5) | (dmi_haddr_dp == DMI_ADDR_DATA6) | (dmi_haddr_dp == DMI_ADDR_DATA7) | (dmi_haddr_dp == DMI_ADDR_DATA8) | (dmi_haddr_dp == DMI_ADDR_DATA9) | (dmi_haddr_dp == DMI_ADDR_DATA10) | (dmi_haddr_dp == DMI_ADDR_DATA11));
117080                  wire valid_dmi_command_wen;
117081                  wire dmi_abstractauto_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_ABSTRACTAUTO);
117082                  wire valid_dmi_abstractauto_wen = ~abs_busy &amp; dmi_abstractauto_wen;
117083                  wire dmi_data0_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DATA0) | rv_data0_wen;
117084                  wire dmi_data1_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DATA1) | rv_data1_wen;
117085                  wire dmi_data2_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DATA2) | rv_data2_wen;
117086                  wire dmi_data3_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DATA3) | rv_data3_wen;
117087                  wire dmi_auto_exec = dmi_req_valid_dp &amp; (((dmi_haddr_dp == DMI_ADDR_DATA0) &amp; dmi_autoexecdata[0]) | ((dmi_haddr_dp == DMI_ADDR_DATA1) &amp; dmi_autoexecdata[1]) | ((dmi_haddr_dp == DMI_ADDR_DATA2) &amp; dmi_autoexecdata[2]) | ((dmi_haddr_dp == DMI_ADDR_DATA3) &amp; dmi_autoexecdata[3]) | ((PROGBUF_SIZE &gt; 0) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF0) &amp; dmi_autoexecprogbuf[0]) | ((PROGBUF_SIZE &gt; 1) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF1) &amp; dmi_autoexecprogbuf[1]) | ((PROGBUF_SIZE &gt; 2) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF2) &amp; dmi_autoexecprogbuf[2]) | ((PROGBUF_SIZE &gt; 3) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF3) &amp; dmi_autoexecprogbuf[3]) | ((PROGBUF_SIZE &gt; 4) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF4) &amp; dmi_autoexecprogbuf[4]) | ((PROGBUF_SIZE &gt; 5) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF5) &amp; dmi_autoexecprogbuf[5]) | ((PROGBUF_SIZE &gt; 6) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF6) &amp; dmi_autoexecprogbuf[6]) | ((PROGBUF_SIZE &gt; 7) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF7) &amp; dmi_autoexecprogbuf[7]) | ((PROGBUF_SIZE &gt; 8) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF8) &amp; dmi_autoexecprogbuf[8]) | ((PROGBUF_SIZE &gt; 9) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF9) &amp; dmi_autoexecprogbuf[9]) | ((PROGBUF_SIZE &gt; 10) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF10) &amp; dmi_autoexecprogbuf[10]) | ((PROGBUF_SIZE &gt; 11) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF11) &amp; dmi_autoexecprogbuf[11]) | ((PROGBUF_SIZE &gt; 12) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF12) &amp; dmi_autoexecprogbuf[12]) | ((PROGBUF_SIZE &gt; 13) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF13) &amp; dmi_autoexecprogbuf[13]) | ((PROGBUF_SIZE &gt; 14) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF14) &amp; dmi_autoexecprogbuf[14]) | ((PROGBUF_SIZE &gt; 15) &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF15) &amp; dmi_autoexecprogbuf[15])) &amp; !abs_busy &amp; (abs_cmderr == 3'd0);
117088                  wire dmi_progbuf0_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF0);
117089                  wire dmi_progbuf1_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF1);
117090                  wire dmi_progbuf2_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF2);
117091                  wire dmi_progbuf3_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF3);
117092                  wire dmi_progbuf4_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF4);
117093                  wire dmi_progbuf5_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF5);
117094                  wire dmi_progbuf6_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF6);
117095                  wire dmi_progbuf7_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF7);
117096                  wire dmi_progbuf8_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF8);
117097                  wire dmi_progbuf9_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF9);
117098                  wire dmi_progbuf10_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF10);
117099                  wire dmi_progbuf11_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF11);
117100                  wire dmi_progbuf12_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF12);
117101                  wire dmi_progbuf13_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF13);
117102                  wire dmi_progbuf14_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF14);
117103                  wire dmi_progbuf15_wen = ~abs_busy &amp; dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_PROGBUF15);
117104                  wire dmi_progbuf_access = dmi_req_valid_dp &amp; ((dmi_haddr_dp == DMI_ADDR_PROGBUF0) | (dmi_haddr_dp == DMI_ADDR_PROGBUF1) | (dmi_haddr_dp == DMI_ADDR_PROGBUF2) | (dmi_haddr_dp == DMI_ADDR_PROGBUF3) | (dmi_haddr_dp == DMI_ADDR_PROGBUF4) | (dmi_haddr_dp == DMI_ADDR_PROGBUF5) | (dmi_haddr_dp == DMI_ADDR_PROGBUF6) | (dmi_haddr_dp == DMI_ADDR_PROGBUF7) | (dmi_haddr_dp == DMI_ADDR_PROGBUF8) | (dmi_haddr_dp == DMI_ADDR_PROGBUF9) | (dmi_haddr_dp == DMI_ADDR_PROGBUF10) | (dmi_haddr_dp == DMI_ADDR_PROGBUF11) | (dmi_haddr_dp == DMI_ADDR_PROGBUF12) | (dmi_haddr_dp == DMI_ADDR_PROGBUF13) | (dmi_haddr_dp == DMI_ADDR_PROGBUF14) | (dmi_haddr_dp == DMI_ADDR_PROGBUF15));
117105                  wire rv_progbuf0_wen;
117106                  wire rv_progbuf1_wen;
117107                  wire rv_progbuf2_wen;
117108                  wire rv_progbuf3_wen;
117109                  wire rv_progbuf4_wen;
117110                  wire rv_progbuf5_wen;
117111                  wire rv_progbuf6_wen;
117112                  wire rv_progbuf7_wen;
117113                  wire rv_progbuf8_wen;
117114                  wire rv_progbuf9_wen;
117115                  wire rv_progbuf10_wen;
117116                  wire rv_progbuf11_wen;
117117                  wire rv_progbuf12_wen;
117118                  wire rv_progbuf13_wen;
117119                  wire rv_progbuf14_wen;
117120                  wire rv_progbuf15_wen;
117121                  wire progbuf0_wen = dmi_progbuf0_wen | rv_progbuf0_wen;
117122                  wire progbuf1_wen = dmi_progbuf1_wen | rv_progbuf1_wen;
117123                  wire progbuf2_wen = dmi_progbuf2_wen | rv_progbuf2_wen;
117124                  wire progbuf3_wen = dmi_progbuf3_wen | rv_progbuf3_wen;
117125                  wire progbuf4_wen = dmi_progbuf4_wen | rv_progbuf4_wen;
117126                  wire progbuf5_wen = dmi_progbuf5_wen | rv_progbuf5_wen;
117127                  wire progbuf6_wen = dmi_progbuf6_wen | rv_progbuf6_wen;
117128                  wire progbuf7_wen = dmi_progbuf7_wen | rv_progbuf7_wen;
117129                  wire progbuf8_wen = dmi_progbuf8_wen | rv_progbuf8_wen;
117130                  wire progbuf9_wen = dmi_progbuf9_wen | rv_progbuf9_wen;
117131                  wire progbuf10_wen = dmi_progbuf10_wen | rv_progbuf10_wen;
117132                  wire progbuf11_wen = dmi_progbuf11_wen | rv_progbuf11_wen;
117133                  wire progbuf12_wen = dmi_progbuf12_wen | rv_progbuf12_wen;
117134                  wire progbuf13_wen = dmi_progbuf13_wen | rv_progbuf13_wen;
117135                  wire progbuf14_wen = dmi_progbuf14_wen | rv_progbuf14_wen;
117136                  wire progbuf15_wen = dmi_progbuf15_wen | rv_progbuf15_wen;
117137                  wire dmi_authdata_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_AUTHDATA);
117138                  wire dmi_dmcs2_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_DMCS2);
117139                  wire dmi_sercs_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SERCS);
117140                  wire dmi_serrx_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SERRX);
117141                  wire dmi_sbcs_wen;
117142                  wire dmi_sbaddress0_wen;
117143                  wire dmi_sbaddress1_wen;
117144                  wire dmi_sbaddress2_wen;
117145                  wire dmi_sbaddress3_wen;
117146                  wire dmi_sbdata0_wen;
117147                  wire dmi_sbdata1_wen;
117148                  wire dmi_sbdata2_wen;
117149                  wire dmi_sbdata3_wen;
117150                  wire dmi_sbdata0_ren;
117151                  assign ackhavereset_nx = dmi_dmcontrol_wen &amp; dmi_hwdata[28];
117152                  assign dmi_command_nx = dmi_hwdata;
117153                  assign dmi_data0_nx = rv_data0_wen ? rv_wr_data[31:0] : dmi_hwdata;
117154                  assign dmi_data1_nx = rv_data1_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117155                  assign dmi_data2_nx = rv_data2_wen ? rv_wr_data[31:0] : dmi_hwdata;
117156                  assign dmi_data3_nx = rv_data3_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117157                  assign dmi_progbuf0_nx = rv_progbuf0_wen ? rv_wr_data[31:0] : dmi_hwdata;
117158                  assign dmi_progbuf1_nx = rv_progbuf1_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117159                  assign dmi_progbuf2_nx = rv_progbuf2_wen ? rv_wr_data[31:0] : dmi_hwdata;
117160                  assign dmi_progbuf3_nx = rv_progbuf3_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117161                  assign dmi_progbuf4_nx = rv_progbuf4_wen ? rv_wr_data[31:0] : dmi_hwdata;
117162                  assign dmi_progbuf5_nx = rv_progbuf5_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117163                  assign dmi_progbuf6_nx = rv_progbuf6_wen ? rv_wr_data[31:0] : dmi_hwdata;
117164                  assign dmi_progbuf7_nx = rv_progbuf7_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117165                  assign dmi_progbuf8_nx = rv_progbuf8_wen ? rv_wr_data[31:0] : dmi_hwdata;
117166                  assign dmi_progbuf9_nx = rv_progbuf9_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117167                  assign dmi_progbuf10_nx = rv_progbuf10_wen ? rv_wr_data[31:0] : dmi_hwdata;
117168                  assign dmi_progbuf11_nx = rv_progbuf11_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117169                  assign dmi_progbuf12_nx = rv_progbuf12_wen ? rv_wr_data[31:0] : dmi_hwdata;
117170                  assign dmi_progbuf13_nx = rv_progbuf13_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117171                  assign dmi_progbuf14_nx = rv_progbuf14_wen ? rv_wr_data[31:0] : dmi_hwdata;
117172                  assign dmi_progbuf15_nx = rv_progbuf15_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
117173                  assign dmi_authdata_nx = dmi_hwdata;
117174                  assign dmi_serrx_nx = dmi_hwdata;
117175                  wire dmi_allhavereset;
117176                  wire dmi_anyhavereset;
117177                  wire dmi_allresumeack;
117178                  wire dmi_anyresumeack;
117179                  wire dmi_allnonexistent;
117180                  wire dmi_anynonexistent;
117181                  wire dmi_allunavail;
117182                  wire dmi_anyunavail;
117183                  wire dmi_allrunning;
117184                  wire dmi_anyrunning;
117185                  wire dmi_allhalted;
117186                  wire dmi_anyhalted;
117187                  wire dmi_authenticated = 1'b1;
117188                  wire dmi_authbusy = 1'b0;
117189                  wire dmi_hasresethaltreq = 1'b1;
117190                  wire dmi_devtreevalid = 1'b0;
117191                  wire [3:0] dmi_version = DMI_VERSION_V0P13;
117192                  reg [NHART - 1:0] hart_havereset;
117193                  wire [NHART - 1:0] hart_havereset_nx;
117194                  wire [NHART - 1:0] hart_havereset_clr;
117195                  wire [NHART - 1:0] hart_havereset_set;
117196                  reg [NHART - 1:0] debugint;
117197                  wire [NHART - 1:0] debugint_nx;
117198                  reg [NHART - 1:0] hart_haltreq;
117199                  wire [NHART - 1:0] hart_haltreq_nx;
117200                  wire [NHART - 1:0] hart_haltreq_en;
117201                  reg [NHART - 1:0] hart_resumereq;
117202                  wire [NHART - 1:0] hart_resumereq_set;
117203                  wire [NHART - 1:0] hart_resumereq_clr;
117204                  wire [NHART - 1:0] hart_resumereq_nx;
117205                  reg [NHART - 1:0] hart_resumeack;
117206                  wire [NHART - 1:0] hart_resumeack_nx;
117207                  wire [NHART - 1:0] hart_resumeack_set;
117208                  wire [NHART - 1:0] hart_resumeack_clr;
117209                  wire [NHART - 1:0] quick_access_haltreq;
117210                  wire [NHART - 1:0] group_halt_haltreq;
117211                  wire abs_resumeack;
117212                  wire abs_notify;
117213                  wire [9:0] notify_hartid;
117214                  wire [9:0] resume_hartid;
117215                  wire resumereq_hartsel_en;
117216                  reg [9:0] resumereq_hartsel;
117217                  wire [9:0] resumereq_hartsel_add_one = resumereq_hartsel + 10'd1;
117218                  wire [9:0] resumereq_hartsel_nx;
117219                  wire resumereq_valid;
117220                  wire [NHART - 1:0] nds_unused_under_rst_b_rise;
117221                  wire [NHART - 1:0] nds_unused_under_rst_b_fall;
117222                  wire [NHART - 1:0] nds_unused_under_rst_b_edge;
117223                  wire [NHART - 1:0] nds_unused_unavail_b_rise;
117224                  wire [NHART - 1:0] nds_unused_unavail_b_fall;
117225                  wire [NHART - 1:0] nds_unused_unavail_b_edge;
117226                  wire nds_unused_wire;
117227                  assign nds_unused_wire = (|nds_unused_under_rst_b_rise) | (|nds_unused_under_rst_b_fall) | (|nds_unused_under_rst_b_edge) | (|nds_unused_unavail_b_rise) | (|nds_unused_unavail_b_fall) | (|nds_unused_unavail_b_edge);
117228                  genvar i_sync;
117229                  generate
117230                      for (i_sync = 0; i_sync &lt; NHART; i_sync = i_sync + 1) begin:gen_sync_hart_under_reset
117231                          nds_sync_l2l #(
117232                              .RESET_VALUE(1'b0),
117233                              .SYNC_STAGE(SYNC_STAGE)
117234                          ) hart_under_reset_sync_l2l (
117235                              .b_reset_n(dmi_resetn),
117236                              .b_clk(clk),
117237                              .a_signal(hart_under_reset[i_sync]),
117238                              .b_signal(hart_under_reset_sync[i_sync]),
117239                              .b_signal_rising_edge_pulse(nds_unused_under_rst_b_rise[i_sync]),
117240                              .b_signal_falling_edge_pulse(nds_unused_under_rst_b_fall[i_sync]),
117241                              .b_signal_edge_pulse(nds_unused_under_rst_b_edge[i_sync])
117242                          );
117243                          nds_sync_l2l #(
117244                              .RESET_VALUE(1'b0),
117245                              .SYNC_STAGE(SYNC_STAGE)
117246                          ) hart_unavail_sync_l2l (
117247                              .b_reset_n(dmi_resetn),
117248                              .b_clk(clk),
117249                              .a_signal(hart_unavail[i_sync]),
117250                              .b_signal(hart_unavail_sync[i_sync]),
117251                              .b_signal_rising_edge_pulse(nds_unused_unavail_b_rise[i_sync]),
117252                              .b_signal_falling_edge_pulse(nds_unused_unavail_b_fall[i_sync]),
117253                              .b_signal_edge_pulse(nds_unused_unavail_b_edge[i_sync])
117254                          );
117255                      end
117256                  endgenerate
117257                  always @(posedge clk or negedge dmi_resetn) begin
117258     1/1              if (!dmi_resetn) begin
117259     1/1                  hart_havereset &lt;= {NHART{1'b0}};
117260                      end
117261                      else begin
117262     1/1                  hart_havereset &lt;= hart_havereset_nx;
117263                      end
117264                  end
117265                  
117266                  generate
117267                      genvar gv_hart;
117268                      for (gv_hart = 0; gv_hart &lt; NHART; gv_hart = gv_hart + 1) begin:gen_hart_resume_halt_state
117269                          assign hart_halted_event[gv_hart] = rv_notify_wen &amp; (notify_hartid == gv_hart[9:0]) &amp; dmi_hart_running[gv_hart];
117270                          assign hart_resume_event[gv_hart] = rv_resume_wen &amp; (resume_hartid == gv_hart[9:0]) &amp; dmi_hart_halted[gv_hart];
117271                          assign dmi_hart_halted[gv_hart] = (hart_cs[gv_hart] == HART_STATE_HALTED);
117272                          assign dmi_hart_running[gv_hart] = (hart_cs[gv_hart] == HART_STATE_RUNNING) &amp; ~hart_unavail_sync[gv_hart];
117273                      end
117274                  endgenerate
117275                  assign dmi_hart_unavail[NHART - 1:0] = hart_unavail_sync[NHART - 1:0];
117276                  assign dmi_hart_havereset[NHART - 1:0] = hart_havereset[NHART - 1:0];
117277                  assign dmi_hart_resumeack[NHART - 1:0] = hart_resumeack[NHART - 1:0];
117278                  assign dmi_hart_nonexistent[NHART - 1:0] = {NHART{1'b0}};
117279                  generate
117280                      if (NHART &lt; 1024) begin:gen_dmi_hart_hardwired
117281                          assign dmi_hart_halted[1023:NHART] = {(1024 - NHART){1'b0}};
117282                          assign dmi_hart_running[1023:NHART] = {(1024 - NHART){1'b0}};
117283                          assign dmi_hart_unavail[1023:NHART] = {(1024 - NHART){1'b0}};
117284                          assign dmi_hart_havereset[1023:NHART] = {(1024 - NHART){1'b0}};
117285                          assign dmi_hart_resumeack[1023:NHART] = {(1024 - NHART){1'b0}};
117286                          assign dmi_hart_nonexistent[1023:NHART] = {(1024 - NHART){1'b1}};
117287                      end
117288                  endgenerate
117289                  assign hart_havereset_nx = hart_havereset_set | (~hart_havereset_clr &amp; hart_havereset);
117290                  assign hart_havereset_set = hart_under_reset_sync;
117291                  assign hart_havereset_clr = {NHART{ackhavereset}} &amp; dmi_hartsel_onehot[NHART - 1:0];
117292                  assign dmi_anyhavereset = |(dmi_hart_havereset &amp; dmi_hartsel_onehot);
117293                  assign dmi_anyresumeack = |(dmi_hart_resumeack &amp; dmi_hartsel_onehot);
117294                  assign dmi_anynonexistent = |(dmi_hart_nonexistent &amp; dmi_hartsel_onehot);
117295                  assign dmi_anyunavail = |(dmi_hart_unavail &amp; dmi_hartsel_onehot);
117296                  assign dmi_anyrunning = |(dmi_hart_running &amp; dmi_hartsel_onehot);
117297                  assign dmi_anyhalted = |(dmi_hart_halted &amp; dmi_hartsel_onehot);
117298                  assign dmi_allhavereset = &amp;(dmi_hart_havereset | ~dmi_hartsel_onehot);
117299                  assign dmi_allresumeack = &amp;(dmi_hart_resumeack | ~dmi_hartsel_onehot);
117300                  assign dmi_allnonexistent = &amp;(dmi_hart_nonexistent | ~dmi_hartsel_onehot);
117301                  assign dmi_allunavail = &amp;(dmi_hart_unavail | ~dmi_hartsel_onehot);
117302                  assign dmi_allrunning = &amp;(dmi_hart_running | ~dmi_hartsel_onehot);
117303                  assign dmi_allhalted = &amp;(dmi_hart_halted | ~dmi_hartsel_onehot);
117304                  assign dmi_dmstatus[31:27] = 5'd0;
117305                  assign dmi_dmstatus[26:24] = 3'd0;
117306                  assign dmi_dmstatus[23] = 1'd0;
117307                  assign dmi_dmstatus[22] = 1'b1;
117308                  assign dmi_dmstatus[21:20] = 2'd0;
117309                  assign dmi_dmstatus[19] = dmi_allhavereset;
117310                  assign dmi_dmstatus[18] = dmi_anyhavereset;
117311                  assign dmi_dmstatus[17] = dmi_allresumeack;
117312                  assign dmi_dmstatus[16] = dmi_anyresumeack;
117313                  assign dmi_dmstatus[15] = dmi_allnonexistent;
117314                  assign dmi_dmstatus[14] = dmi_anynonexistent;
117315                  assign dmi_dmstatus[13] = dmi_allunavail;
117316                  assign dmi_dmstatus[12] = dmi_anyunavail;
117317                  assign dmi_dmstatus[11] = dmi_allrunning;
117318                  assign dmi_dmstatus[10] = dmi_anyrunning;
117319                  assign dmi_dmstatus[9] = dmi_allhalted;
117320                  assign dmi_dmstatus[8] = dmi_anyhalted;
117321                  assign dmi_dmstatus[7] = dmi_authenticated;
117322                  assign dmi_dmstatus[6] = dmi_authbusy;
117323                  assign dmi_dmstatus[5] = dmi_hasresethaltreq;
117324                  assign dmi_dmstatus[4] = dmi_devtreevalid;
117325                  assign dmi_dmstatus[3:0] = dmi_version;
117326                  assign dmi_dmcontrol[31] = 1'b0;
117327                  assign dmi_dmcontrol[30] = 1'b0;
117328                  assign dmi_dmcontrol[29] = 1'b0;
117329                  assign dmi_dmcontrol[28] = 1'b0;
117330                  assign dmi_dmcontrol[27] = 1'b0;
117331                  assign dmi_dmcontrol[26] = dmi_hasel;
117332                  assign dmi_dmcontrol[25:16] = dmi_hartsel;
117333                  assign dmi_dmcontrol[15:2] = 14'd0;
117334                  assign dmi_dmcontrol[1] = dmi_ndmreset;
117335                  assign dmi_dmcontrol[0] = dmi_dmactive;
117336                  assign dmactive = dmi_dmactive;
117337                  assign ndmreset = dmi_ndmreset;
117338                  reg dmi_setresethaltreq;
117339                  wire dmi_setresethaltreq_nx;
117340                  reg dmi_clrresethaltreq;
117341                  wire dmi_clrresethaltreq_nx;
117342                  reg [NHART - 1:0] resethaltreq;
117343                  wire [NHART - 1:0] resethaltreq_nx;
117344                  assign resethaltreq_nx = ({NHART{dmi_setresethaltreq}} &amp; dmi_hartsel_onehot[NHART - 1:0]) | (~({NHART{dmi_clrresethaltreq}} &amp; dmi_hartsel_onehot[NHART - 1:0]) &amp; resethaltreq);
117345                  assign dmi_setresethaltreq_nx = dmi_hwdata[3] &amp; dmi_dmcontrol_wen;
117346                  assign dmi_clrresethaltreq_nx = dmi_hwdata[2] &amp; dmi_dmcontrol_wen;
117347                  always @(posedge clk or negedge dmi_resetn) begin
117348     1/1              if (!dmi_resetn) begin
117349     1/1                  resethaltreq &lt;= {NHART{1'b0}};
117350     1/1                  dmi_setresethaltreq &lt;= 1'b0;
117351     1/1                  dmi_clrresethaltreq &lt;= 1'b0;
117352                      end
117353                      else begin
117354     1/1                  resethaltreq &lt;= resethaltreq_nx;
117355     1/1                  dmi_setresethaltreq &lt;= dmi_setresethaltreq_nx;
117356     1/1                  dmi_clrresethaltreq &lt;= dmi_clrresethaltreq_nx;
117357                      end
117358                  end
117359                  
117360                  wire dmi_haltreq_nx = dmi_hwdata[31] &amp; dmi_hwdata[0];
117361                  wire dmi_resumereq_nx = dmi_hwdata[30] &amp; dmi_hwdata[0];
117362                  wire [9:0] dmi_hartsel_nx = dmi_hwdata[25:16] &amp; {10{dmi_hwdata[0]}};
117363                  wire dmi_ndmreset_nx = dmi_hwdata[1] &amp; dmi_hwdata[0];
117364                  wire dmi_dmactive_nx = dmi_hwdata[0];
117365                  always @(posedge clk or negedge dmi_resetn) begin
117366     1/1              if (!dmi_resetn) begin
117367     1/1                  dmi_haltreq &lt;= 1'b0;
117368     1/1                  dmi_resumereq &lt;= 1'b0;
117369     1/1                  dmi_hartsel &lt;= 10'd0;
117370     1/1                  dmi_ndmreset &lt;= 1'b0;
117371     1/1                  dmi_dmactive &lt;= 1'b0;
117372                      end
117373     1/1              else if (dmi_dmcontrol_wen) begin
117374     1/1                  dmi_haltreq &lt;= dmi_haltreq_nx;
117375     1/1                  dmi_resumereq &lt;= dmi_resumereq_nx;
117376     1/1                  dmi_hartsel &lt;= dmi_hartsel_nx;
117377     1/1                  dmi_ndmreset &lt;= dmi_ndmreset_nx;
117378     1/1                  dmi_dmactive &lt;= dmi_dmactive_nx;
117379                      end
                        MISSING_ELSE
117380                  end
117381                  
117382                  always @(posedge clk or negedge dmi_resetn) begin
117383     1/1              if (!dmi_resetn) begin
117384     1/1                  ackhavereset &lt;= 1'b0;
117385                      end
117386                      else begin
117387     1/1                  ackhavereset &lt;= ackhavereset_nx;
117388                      end
117389                  end
117390                  
117391                  always @(posedge clk or negedge dmi_resetn) begin
117392     1/1              if (!dmi_resetn) begin
117393     1/1                  dmi_dmcontrol_wen_d1 &lt;= 1'b0;
117394                      end
117395                      else begin
117396     1/1                  dmi_dmcontrol_wen_d1 &lt;= dmi_dmcontrol_wen;
117397                      end
117398                  end
117399                  
117400                  always @(posedge clk or negedge dmi_resetn) begin
117401     1/1              if (!dmi_resetn) begin
117402     1/1                  hart_resumereq &lt;= {NHART{1'b0}};
117403                      end
117404                      else begin
117405     1/1                  hart_resumereq &lt;= hart_resumereq_nx;
117406                      end
117407                  end
117408                  
117409                  always @(posedge clk or negedge dmi_resetn) begin
117410     1/1              if (!dmi_resetn) begin
117411     1/1                  hart_resumeack &lt;= {NHART{1'b1}};
117412                      end
117413                      else begin
117414     1/1                  hart_resumeack &lt;= hart_resumeack_nx;
117415                      end
117416                  end
117417                  
117418                  always @(posedge clk or negedge dmi_resetn) begin
117419     1/1              if (!dmi_resetn) begin
117420     1/1                  debugint &lt;= {NHART{1'b0}};
117421                      end
117422                      else begin
117423     1/1                  debugint &lt;= debugint_nx;
117424                      end
117425                  end
117426                  
117427                  generate
117428                      if (HASEL_SUPPORT == &quot;yes&quot;) begin:gen_dmcontrol_hasel
117429                          reg reg_hasel;
117430                          wire reg_hasel_nx;
117431                          assign reg_hasel_nx = dmi_hwdata[26] &amp; dmi_hwdata[0];
117432                          always @(posedge clk or negedge dmi_resetn) begin
117433     1/1                      if (!dmi_resetn) begin
117434     1/1                          reg_hasel &lt;= 1'b0;
117435                              end
117436     1/1                      else if (dmi_dmcontrol_wen) begin
117437     1/1                          reg_hasel &lt;= reg_hasel_nx;
117438                              end
                        MISSING_ELSE
117439                          end
117440                  
117441                          assign dmi_hasel = reg_hasel;
117442                      end
117443                      else begin:gen_dmcontrol_no_hasel
117444                          assign dmi_hasel = 1'b0;
117445                      end
117446                  endgenerate
117447                  wire [NHART - 1:0] hart_quick_access;
117448                  wire [NHART - 1:0] set_haltreq;
117449                  wire [NHART - 1:0] clr_haltreq;
117450                  generate
117451                      genvar i_hreq;
117452                      for (i_hreq = 0; i_hreq &lt; NHART; i_hreq = i_hreq + 1) begin:gen_hart_haltreq_nx
117453                          wire debug_event;
117454                          wire dmi_set_haltreq;
117455                          wire dmi_set_resumereq;
117456                          wire dmi_clr_haltreq;
117457                          wire hart_resume_by_quick;
117458                          wire hart_resume_by_dmi;
117459                          wire cmd_done_notify;
117460                          wire start_abs_cmd;
117461                          assign hart_quick_access[i_hreq] = (i_hreq[9:0] == dmi_hartsel) &amp; abs_cmd_quick_access &amp; abs_busy;
117462                          assign dmi_set_haltreq = (dmi_hartsel_onehot[i_hreq]) &amp; (dmi_dmcontrol_wen_d1 &amp; dmi_haltreq);
117463                          assign dmi_set_resumereq = (dmi_hartsel_onehot[i_hreq]) &amp; (dmi_dmcontrol_wen_d1 &amp; dmi_resumereq);
117464                          assign dmi_clr_haltreq = (dmi_hartsel_onehot[i_hreq]) &amp; (dmi_dmcontrol_wen_d1 &amp; ~dmi_haltreq);
117465                          assign cmd_done_notify = (i_hreq[9:0] == notify_hartid) &amp; ~abs_busy &amp; rv_notify_wen &amp; ~dmi_resumereq;
117466                          assign start_abs_cmd = (i_hreq[9:0] == dmi_hartsel) &amp; (abs_cs_check &amp; abs_valid_command | dmi_auto_exec);
117467                          assign hart_resume_by_quick = (i_hreq[9:0] == resume_hartid) &amp; abs_cmd_quick_access &amp; rv_resume_wen;
117468                          assign hart_resume_by_dmi = (i_hreq[9:0] == resume_hartid) &amp; dmi_hartsel_onehot[i_hreq] &amp; dmi_resumereq &amp; rv_resume_wen;
117469                          assign debug_event = (dmi_set_haltreq &amp; ~dmi_hart_halted[i_hreq]) | (dmi_set_resumereq &amp; dmi_hart_halted[i_hreq]) | start_abs_cmd;
117470                          always @(posedge clk or negedge dmi_resetn) begin
117471     1/1                      if (!dmi_resetn) begin
117472     1/1                          hart_haltreq[i_hreq] &lt;= 1'b0;
117473                              end
117474     1/1                      else if (hart_haltreq_en[i_hreq]) begin
117475     1/1                          hart_haltreq[i_hreq] &lt;= hart_haltreq_nx[i_hreq];
117476                              end
                        MISSING_ELSE
117477                          end
117478                  
117479                          assign set_haltreq[i_hreq] = debug_event;
117480                          assign clr_haltreq[i_hreq] = cmd_done_notify | hart_resume_by_quick | hart_resume_by_dmi | dmi_clr_haltreq | ~dmi_dmactive;
117481                          assign hart_haltreq_nx[i_hreq] = set_haltreq[i_hreq] | (~clr_haltreq[i_hreq] &amp; hart_haltreq[i_hreq]);
117482                          assign hart_haltreq_en[i_hreq] = set_haltreq[i_hreq] | clr_haltreq[i_hreq];
117483                      end
117484                  endgenerate
117485                  wire [NHART - 1:0] rv_resume_onehot = param_one[(NHART - 1):0] &lt;&lt; rv_wr_data[9:0];
117486                  wire [NHART - 1:0] hart_resumeack_notify = {NHART{rv_resume_wen}} &amp; rv_resume_onehot[NHART - 1:0];
117487                  assign hart_resumereq_set = dmi_hartsel_onehot[NHART - 1:0] &amp; {NHART{dmi_dmcontrol_wen_d1 &amp; dmi_resumereq &amp; dmi_dmactive}} &amp; dmi_hart_halted[NHART - 1:0];
117488                  assign hart_resumereq_clr = hart_resume_event | {NHART{~dmi_dmactive}};
117489                  assign hart_resumereq_nx = ~hart_resumereq_clr &amp; (hart_resumereq_set | hart_resumereq);
117490                  assign hart_resumeack_set = hart_resumereq &amp; hart_resume_event;
117491                  assign hart_resumeack_clr = (dmi_hartsel_onehot[NHART - 1:0] &amp; {NHART{dmi_resumereq &amp; dmi_dmcontrol_wen_d1}}) | {NHART{~dmi_dmactive}};
117492                  assign hart_resumeack_nx = ~hart_resumeack_clr &amp; (hart_resumeack | hart_resumeack_set);
117493                  assign debugint_nx = hart_haltreq | quick_access_haltreq | group_halt_haltreq;
117494                  always @(posedge clk or negedge dmi_resetn) begin
117495     1/1              if (!dmi_resetn) begin
117496     1/1                  resumereq_hartsel &lt;= 10'd0;
117497                      end
117498     1/1              else if (resumereq_hartsel_en) begin
117499     1/1                  resumereq_hartsel &lt;= resumereq_hartsel_nx;
117500                      end
                        MISSING_ELSE
117501                  end
117502                  
117503                  wire [(NHART - 1):0] hart_resumereq_active;
117504                  assign hart_resumereq_active[(NHART - 1):0] = hart_resumereq[(NHART - 1):0] &amp; ~hart_resumeack[(NHART - 1):0];
117505                  assign resumereq_valid = hart_resumereq_active[resumereq_hartsel[(HARTID_WIDTH - 1):0]];
117506                  assign resumereq_hartsel_en = ~dmi_dmactive | (~resumereq_valid &amp; |hart_resumereq_active[(NHART - 1):0]);
117507                  assign resumereq_hartsel_nx = (dmi_dmactive &amp;&amp; (resumereq_hartsel_add_one != NHART[9:0])) ? resumereq_hartsel_add_one : 10'd0;
117508                  generate
117509                      genvar i;
117510                      genvar j;
117511                      if (HALTGROUP_COUNT &gt; 0) begin:gen_halt_group
117512                          reg [4:0] dmi_hart_halt_group[0:(NHART - 1)];
117513                          wire [(NHART - 1):0] dmi_hart_halt_group_en;
117514                          wire [4:0] dmi_hart_halt_group_nx;
117515                          wire dmi_dmcs2_hgwrite = dmi_hwdata[1];
117516                          wire [4:0] dmi_dmcs2_haltgroup = dmi_hwdata[6:2];
117517                          assign dmi_hart_halt_group_nx = (dmactive &amp; (dmi_dmcs2_haltgroup &lt;= HALTGROUP_COUNT[4:0])) ? dmi_dmcs2_haltgroup : 5'h0;
117518                          for (i = 0; i &lt; NHART; i = i + 1) begin:gen_hart_halt_group
117519                              assign dmi_hart_halt_group_en[i] = (dmi_dmcs2_wen &amp; dmi_dmcs2_hgwrite &amp; dmi_hartsel_onehot[i]) | ~dmactive;
117520                              always @(posedge clk or negedge dmi_resetn) begin
117521                                  if (!dmi_resetn) begin
117522                                      dmi_hart_halt_group[i] &lt;= 5'h0;
117523                                  end
117524                                  else if (dmi_hart_halt_group_en[i]) begin
117525                                      dmi_hart_halt_group[i] &lt;= dmi_hart_halt_group_nx;
117526                                  end
117527                              end
117528                  
117529                          end
117530                          assign dmi_dmcs2[31:11] = 21'h0;
117531                          assign dmi_dmcs2[10:7] = 4'h0;
117532                          assign dmi_dmcs2[6:2] = dmi_hart_halt_group[dmi_hartsel];
117533                          assign dmi_dmcs2[1] = 1'b0;
117534                          assign dmi_dmcs2[0] = 1'b0;
117535                          wire [(NHART - 1):0] halt_group_onehot[1:HALTGROUP_COUNT];
117536                          for (i = 1; i &lt;= HALTGROUP_COUNT; i = i + 1) begin:gen_halt_group_onehot_per_group
117537                              for (j = 0; j &lt; NHART; j = j + 1) begin:gen_halt_group_onehot_per_hart
117538                                  assign halt_group_onehot[i][j] = (dmi_hart_halt_group[j] == i[4:0]);
117539                              end
117540                          end
117541                          wire [HALTGROUP_COUNT:1] group_halt_trig;
117542                          reg [(NHART - 1):0] group_halt_harts;
117543                          for (i = 1; i &lt;= HALTGROUP_COUNT; i = i + 1) begin:gen_group_halt_trig
117544                              assign group_halt_trig[i] = |(hart_halted_event &amp; ~hart_quick_access &amp; halt_group_onehot[i]);
117545                          end
117546                          integer k;
117547                          always @* begin
117548                              group_halt_harts = {NHART{1'b0}};
117549                              for (k = 1; k &lt;= HALTGROUP_COUNT; k = k + 1) begin
117550                                  group_halt_harts = group_halt_harts | ({NHART{group_halt_trig[k]}} &amp; halt_group_onehot[k]);
117551                              end
117552                          end
117553                  
117554                          wire [(NHART - 1):0] reg_group_halt_haltreq_set;
117555                          wire [(NHART - 1):0] reg_group_halt_haltreq_clr;
117556                          wire [(NHART - 1):0] reg_group_halt_haltreq_nx;
117557                          reg [(NHART - 1):0] reg_group_halt_haltreq;
117558                          assign reg_group_halt_haltreq_set = group_halt_harts &amp; (~dmi_hart_halted[(NHART - 1):0] | hart_resumereq_active[(NHART - 1):0] | hart_quick_access[(NHART - 1):0]);
117559                          assign reg_group_halt_haltreq_clr = hart_halted_event;
117560                          assign reg_group_halt_haltreq_nx = ~reg_group_halt_haltreq_clr &amp; (reg_group_halt_haltreq_set | reg_group_halt_haltreq);
117561                          always @(posedge clk or negedge dmi_resetn) begin
117562                              if (!dmi_resetn) begin
117563                                  reg_group_halt_haltreq &lt;= {NHART{1'b0}};
117564                              end
117565                              else begin
117566                                  reg_group_halt_haltreq &lt;= reg_group_halt_haltreq_nx;
117567                              end
117568                          end
117569                  
117570                          assign group_halt_haltreq = reg_group_halt_haltreq;
117571                      end
117572                      else begin:gen_no_halt_group
117573                          assign dmi_dmcs2 = 32'd0;
117574                          assign group_halt_haltreq = {NHART{1'b0}};
117575                      end
117576                  endgenerate
117577                  assign dmi_hartinfo[31:24] = 8'd0;
117578                  assign dmi_hartinfo[23:20] = 4'd2;
117579                  assign dmi_hartinfo[19:17] = 3'd0;
117580                  assign dmi_hartinfo[16] = 1'b1;
117581                  assign dmi_hartinfo[15:12] = 4'd4;
117582                  assign dmi_hartinfo[11:0] = {3'b000,RV_ADDR_DATA0,2'b00};
117583                  integer i_seg_base;
117584                  always @* begin
117585     1/1              dmi_haltsum0 = 32'd0;
117586     1/1              for (i_seg_base = 0; i_seg_base &lt; NHART; i_seg_base = i_seg_base + 32) begin
117587     1/1                  dmi_haltsum0 = dmi_haltsum0 | (dmi_hart_halted[i_seg_base +:32] &amp; {32{(dmi_hartsel[9:5] == i_seg_base[9:5])}});
117588                      end
117589                  end
117590                  
117591                  generate
117592                      genvar i_sum1_bit;
117593                      for (i_sum1_bit = 0; i_sum1_bit &lt; 32; i_sum1_bit = i_sum1_bit + 1) begin:gen_haltsum1
117594                          assign dmi_haltsum1[i_sum1_bit] = |dmi_hart_halted[(i_sum1_bit * 32) +:32];
117595                      end
117596                  endgenerate
117597                  generate
117598                      if (HASEL_SUPPORT == &quot;yes&quot; &amp;&amp; HAWINDOWSEL_WIDTH &gt; 0) begin:gen_hawindowsel
117599                          reg [HAWINDOWSEL_WIDTH - 1:0] reg_hawindowsel;
117600                          wire [HAWINDOWSEL_WIDTH - 1:0] reg_hawindowsel_nx;
117601                          wire reg_hawindowsel_wen;
117602                          assign reg_hawindowsel_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_HAWINDOWSEL);
117603                          assign reg_hawindowsel_nx = dmi_hwdata[HAWINDOWSEL_WIDTH - 1:0];
117604                          always @(posedge clk or negedge dmi_resetn) begin
117605                              if (!dmi_resetn) begin
117606                                  reg_hawindowsel &lt;= {HAWINDOWSEL_WIDTH{1'b0}};
117607                              end
117608                              else if (!dmi_dmactive) begin
117609                                  reg_hawindowsel &lt;= {HAWINDOWSEL_WIDTH{1'b0}};
117610                              end
117611                              else if (reg_hawindowsel_wen) begin
117612                                  reg_hawindowsel &lt;= reg_hawindowsel_nx;
117613                              end
117614                          end
117615                  
117616                          assign dmi_hawindowsel = {{(32 - HAWINDOWSEL_WIDTH){1'b0}},reg_hawindowsel};
117617                      end
117618                      else begin:gen_no_hawindowsel
117619                          assign dmi_hawindowsel = 32'd0;
117620                      end
117621                  endgenerate
117622                  generate
117623                      if (HASEL_SUPPORT == &quot;yes&quot;) begin:gen_multiple_hartsel_onehot
117624                          reg [NHART - 1:0] reg_multiple_hartsel;
117625                          wire [HAWINDOW_NUM:0] reg_multiple_hartsel_srl_we_ext;
117626                          wire [HAWINDOW_NUM - 1:0] reg_multiple_hartsel_srl_we;
117627                          wire [31:0] reg_multiple_hartsel_srl_nx;
117628                          wire [1023:0] single_hartsel;
117629                          wire [1024:0] multiple_hartsel;
117630                          wire [1024:0] multiple_hartsel_srl;
117631                          assign reg_multiple_hartsel_srl_we_ext = {{(HAWINDOW_NUM){1'b0}},dmi_hawindow_wen} &lt;&lt; dmi_hawindowsel;
117632                          assign reg_multiple_hartsel_srl_we = reg_multiple_hartsel_srl_we_ext[HAWINDOW_NUM - 1:0];
117633                          assign reg_multiple_hartsel_srl_nx = dmi_hwdata;
117634                          integer i_hart;
117635                          always @(posedge clk or negedge dmi_resetn) begin
117636     1/1                      if (!dmi_resetn) begin
117637     1/1                          reg_multiple_hartsel &lt;= {NHART{1'b0}};
117638                              end
117639     1/1                      else if (!dmactive) begin
117640     1/1                          reg_multiple_hartsel &lt;= {NHART{1'b0}};
117641                              end
117642                              else begin
117643     1/1                          for (i_hart = 0; i_hart &lt; NHART; i_hart = i_hart + 1) begin
117644     1/1                              if (reg_multiple_hartsel_srl_we[i_hart / 32]) begin
117645     <font color = "red">0/1     ==>                          reg_multiple_hartsel[i_hart] &lt;= reg_multiple_hartsel_srl_nx[i_hart % 32];</font>
117646                                      end
                        MISSING_ELSE
117647                                  end
117648                              end
117649                          end
117650                  
117651                          assign single_hartsel = 1024'd1 &lt;&lt; dmi_hartsel;
117652                          assign multiple_hartsel = {{(1025 - NHART){1'b0}},reg_multiple_hartsel};
117653                          assign multiple_hartsel_srl = multiple_hartsel &gt;&gt; {dmi_hawindowsel[9:5],5'd0};
117654                          assign dmi_hawindow = multiple_hartsel_srl[31:0];
117655                          assign dmi_hartsel_onehot = single_hartsel | (dmi_hasel ? multiple_hartsel[1023:0] : 1024'd0);
117656                      end
117657                      else begin:gen_single_hartsel_onehot
117658                          assign dmi_hawindow = 32'd0;
117659                          assign dmi_hartsel_onehot = 1024'd1 &lt;&lt; dmi_hartsel;
117660                      end
117661                  endgenerate
117662                  wire [31:0] progbuf_size_value = PROGBUF_SIZE;
117663                  wire [31:0] abs_data_count_value = ABS_DATA_COUNT;
117664                  assign dmi_abstractcs[31:29] = 3'd0;
117665                  assign dmi_abstractcs[28:24] = progbuf_size_value[4:0];
117666                  assign dmi_abstractcs[23:13] = 11'd0;
117667                  assign dmi_abstractcs[12] = abs_busy;
117668                  assign dmi_abstractcs[11] = 1'b0;
117669                  assign dmi_abstractcs[10:8] = abs_cmderr;
117670                  assign dmi_abstractcs[7:5] = 3'd0;
117671                  assign dmi_abstractcs[4:0] = abs_data_count_value[4:0];
117672                  always @(posedge clk or negedge dmi_resetn) begin
117673     1/1              if (!dmi_resetn) begin
117674     1/1                  abs_cmderr &lt;= 3'd0;
117675                      end
117676     1/1              else if (!dmi_dmactive) begin
117677     1/1                  abs_cmderr &lt;= 3'd0;
117678                      end
117679     1/1              else if (abs_cmderr_wen) begin
117680     <font color = "red">0/1     ==>          abs_cmderr &lt;= abs_cmderr_nx;</font>
117681                      end
                        MISSING_ELSE
117682                  end
117683                  
117684                  always @(posedge clk or negedge bus_resetn) begin
117685     1/1              if (!bus_resetn) begin
117686     1/1                  sys_rst &lt;= 1'b1;
117687                      end
117688                      else begin
117689     1/1                  sys_rst &lt;= 1'b0;
117690                      end
117691                  end
117692                  
117693                  always @(posedge clk or negedge dmi_resetn) begin
117694     1/1              if (!dmi_resetn) begin
117695     1/1                  abs_cs &lt;= ABS_STATE_IDLE;
117696                      end
117697                      else begin
117698     1/1                  abs_cs &lt;= abs_ns;
117699                      end
117700                  end
117701                  
117702                  assign resume_hartid = rv_wr_data[9:0];
117703                  assign notify_hartid = rv_write_high_part ? rv_wr_data[DATA_WIDTH - 23:DATA_WIDTH - 32] : rv_wr_data[9:0];
117704                  assign abs_resumeack = |(hart_resume_event &amp; abs_hartsel_onehot[NHART - 1:0]);
117705                  assign abs_notify = rv_notify_wen &amp; (notify_hartid == abs_hartsel[9:0]);
117706                  always @* begin
117707     1/1              case (abs_cs)
117708     1/1                  ABS_STATE_IDLE: abs_ns = (valid_dmi_command_wen || dmi_auto_exec) ? ABS_STATE_CHECK : ABS_STATE_IDLE;
117709     <font color = "red">0/1     ==>          ABS_STATE_CHECK: abs_ns = abs_valid_command ? ABS_STATE_CMD : ABS_STATE_IDLE;</font>
117710     <font color = "red">0/1     ==>          ABS_STATE_CMD: abs_ns = (sys_rst || abs_hartsel_unavail || abs_cmd_unexpected_resume) ? ABS_STATE_IDLE : (rv_cmd_wen ? ABS_STATE_EXE : ABS_STATE_CMD);</font>
117711     <font color = "red">0/1     ==>          ABS_STATE_EXE: abs_ns = (sys_rst || abs_hartsel_unavail) ? ABS_STATE_IDLE : (abs_notify ? (abs_cmd_quick_access ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE);</font>
117712     <font color = "red">0/1     ==>          ABS_STATE_RESUME: abs_ns = sys_rst ? ABS_STATE_IDLE : (abs_resumeack ? ABS_STATE_IDLE : ABS_STATE_RESUME);</font>
117713     1/1                  default: abs_ns = 3'd0;
117714                      endcase
117715                  end
117716                  
117717                  assign set_in_abs_xcpt = abs_cs_exe &amp; rv_exception_wen;
117718                  assign clr_in_abs_xcpt = abs_notify | dmi_ndmreset;
117719                  assign in_abs_xcpt_nx = set_in_abs_xcpt | (~clr_in_abs_xcpt &amp; in_abs_xcpt);
117720                  always @(posedge clk or negedge dmi_resetn) begin
117721     1/1              if (!dmi_resetn) begin
117722     1/1                  in_abs_xcpt &lt;= 1'b0;
117723                      end
117724     1/1              else if (!dmi_dmactive) begin
117725     1/1                  in_abs_xcpt &lt;= 1'b0;
117726                      end
117727                      else begin
117728     1/1                  in_abs_xcpt &lt;= in_abs_xcpt_nx;
117729                      end
117730                  end
117731                  
117732                  assign valid_dmi_command_wen = dmi_command_wen &amp; !abs_busy &amp; (abs_cmderr == 3'd0);
117733                  always @(posedge clk or negedge dmi_resetn) begin
117734     1/1              if (!dmi_resetn) begin
117735     1/1                  dmi_command &lt;= 32'd0;
117736     1/1                  abs_hartsel &lt;= 10'd0;
117737                      end
117738     1/1              else if (!dmi_dmactive) begin
117739     1/1                  dmi_command &lt;= 32'd0;
117740     1/1                  abs_hartsel &lt;= 10'd0;
117741                      end
117742     1/1              else if (valid_dmi_command_wen) begin
117743     <font color = "red">0/1     ==>          dmi_command &lt;= dmi_command_nx;</font>
117744     <font color = "red">0/1     ==>          abs_hartsel &lt;= dmi_hartsel;</font>
117745                      end
                        MISSING_ELSE
117746                  end
117747                  
117748                  wire abs_cmderr_busy = (dmi_command_wen | dmi_auto_exec | dmi_data_access | dmi_progbuf_access | dmi_abstractcs_wen | dmi_abstractauto_wen) &amp; abs_busy;
117749                  assign abs_expected_state = ((abs_cmd_reg_access &amp; abs_hartsel_halted) | (abs_cmd_quick_access &amp; abs_hartsel_running) | (abs_cmd_mem_access &amp; abs_hartsel_halted)) &amp; ~sys_rst;
117750                  assign abs_cmd_unexpected_resume = ((abs_cs_check | abs_cs_cmd) &amp; abs_cmd_reg_access &amp; abs_hartsel_resuming) | ((abs_cs_check | abs_cs_cmd) &amp; abs_cmd_mem_access &amp; abs_hartsel_resuming);
117751                  wire abs_cmd_hart_unavail = (abs_hartsel_unavail | sys_rst) &amp; (abs_cs_cmd | abs_cs_exe);
117752                  wire abs_check_fail = abs_cs_check &amp; ~abs_valid_command;
117753                  wire abs_cmderr_exception = rv_exception_wen;
117754                  wire [2:0] abs_cmderr_w1c = abs_cmderr[2:0] &amp; ~dmi_hwdata[10:8];
117755                  assign abs_cmderr_wen = valid_dmi_abstractcs_wen | abs_cmderr_busy | abs_check_fail | abs_cmderr_exception | abs_cmd_hart_unavail;
117756                  assign abs_cmderr_nx = valid_dmi_abstractcs_wen ? abs_cmderr_w1c : (abs_cmderr != 3'd0) ? abs_cmderr : abs_cmderr_busy ? CMDERR_BUSY : abs_cmderr_exception ? CMDERR_EXCEPTION : !abs_supported_command ? CMDERR_UNSUPPORTED : !abs_expected_state ? CMDERR_HALTRESUME : abs_cmd_hart_unavail ? CMDERR_HALTRESUME : abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER;
117757                  assign quick_access_haltreq = abs_hartsel_onehot[NHART - 1:0] &amp; {NHART{(abs_cs == ABS_STATE_CMD) &amp; abs_cmd_quick_access}};
117758                  assign abs_hartsel_halted = |(dmi_hart_halted[NHART - 1:0] &amp; abs_hartsel_onehot[NHART - 1:0]);
117759                  assign abs_hartsel_running = |(dmi_hart_running[NHART - 1:0] &amp; abs_hartsel_onehot[NHART - 1:0]);
117760                  assign abs_hartsel_unavail = |(dmi_hart_unavail[NHART - 1:0] &amp; abs_hartsel_onehot[NHART - 1:0]);
117761                  assign abs_hartsel_resuming = |(hart_resumereq_active[NHART - 1:0] &amp; abs_hartsel_onehot[NHART - 1:0]);
117762                  assign rv_command_valid = abs_cs_cmd | abs_cs_resume | resumereq_valid;
117763                  assign rv_command_hartsel = (abs_cs_cmd || abs_cs_resume) ? abs_hartsel : resumereq_hartsel;
117764                  assign rv_command_resume = ~abs_cs_cmd;
117765                  assign dmi_abstractauto[11:0] = dmi_autoexecdata;
117766                  assign dmi_abstractauto[15:12] = 4'd0;
117767                  assign dmi_abstractauto[31:16] = dmi_autoexecprogbuf;
117768                  generate
117769                      if (ABS_DATA_COUNT &gt; 0) begin:gen_autoexecdata
117770                          reg [ABS_DATA_COUNT - 1:0] reg_dmi_autoexecdata;
117771                          always @(posedge clk or negedge dmi_resetn) begin
117772     1/1                      if (!dmi_resetn) begin
117773     1/1                          reg_dmi_autoexecdata &lt;= {ABS_DATA_COUNT{1'b0}};
117774                              end
117775     1/1                      else if (!dmi_dmactive) begin
117776     1/1                          reg_dmi_autoexecdata &lt;= {ABS_DATA_COUNT{1'b0}};
117777                              end
117778     1/1                      else if (valid_dmi_abstractauto_wen) begin
117779     <font color = "red">0/1     ==>                  reg_dmi_autoexecdata &lt;= dmi_hwdata[ABS_DATA_COUNT - 1:0];</font>
117780                              end
                        MISSING_ELSE
117781                          end
117782                  
117783                          assign dmi_autoexecdata[ABS_DATA_COUNT - 1:0] = reg_dmi_autoexecdata;
117784                      end
117785                      if (ABS_DATA_COUNT &lt; 12) begin:gen_autoexecdata_harwired
117786                          assign dmi_autoexecdata[11:ABS_DATA_COUNT] = {(12 - ABS_DATA_COUNT){1'b0}};
117787                      end
117788                  endgenerate
117789                  generate
117790                      if (PROGBUF_SIZE &gt; 0) begin:gen_autoexecprogbuf
117791                          reg [PROGBUF_SIZE - 1:0] reg_dmi_autoexecprogbuf;
117792                          always @(posedge clk or negedge dmi_resetn) begin
117793     1/1                      if (!dmi_resetn) begin
117794     1/1                          reg_dmi_autoexecprogbuf &lt;= {PROGBUF_SIZE{1'b0}};
117795                              end
117796     1/1                      else if (!dmi_dmactive) begin
117797     1/1                          reg_dmi_autoexecprogbuf &lt;= {PROGBUF_SIZE{1'b0}};
117798                              end
117799     1/1                      else if (valid_dmi_abstractauto_wen) begin
117800     <font color = "red">0/1     ==>                  reg_dmi_autoexecprogbuf &lt;= dmi_hwdata[(PROGBUF_SIZE + 16 - 1):16];</font>
117801                              end
                        MISSING_ELSE
117802                          end
117803                  
117804                          assign dmi_autoexecprogbuf[PROGBUF_SIZE - 1:0] = reg_dmi_autoexecprogbuf;
117805                      end
117806                      if (PROGBUF_SIZE &lt; 16) begin:gen_autoexecprogbuf_harwired
117807                          assign dmi_autoexecprogbuf[15:PROGBUF_SIZE] = {(16 - PROGBUF_SIZE){1'b0}};
117808                      end
117809                  endgenerate
117810                  always @(posedge clk) begin
117811     1/1              if (!dmi_dmactive) begin
117812     1/1                  dmi_data0 &lt;= 32'd0;
117813                      end
117814     1/1              else if (dmi_data0_wen) begin
117815     <font color = "red">0/1     ==>          dmi_data0 &lt;= dmi_data0_nx;</font>
117816                      end
                        MISSING_ELSE
117817                  end
117818                  
117819                  always @(posedge clk) begin
117820     1/1              if (!dmi_dmactive) begin
117821     1/1                  dmi_data1 &lt;= 32'd0;
117822                      end
117823     1/1              else if (dmi_data1_wen) begin
117824     <font color = "red">0/1     ==>          dmi_data1 &lt;= dmi_data1_nx;</font>
117825                      end
                        MISSING_ELSE
117826                  end
117827                  
117828                  always @(posedge clk) begin
117829     1/1              if (!dmi_dmactive) begin
117830     1/1                  dmi_data2 &lt;= 32'd0;
117831                      end
117832     1/1              else if (dmi_data2_wen) begin
117833     <font color = "red">0/1     ==>          dmi_data2 &lt;= dmi_data2_nx;</font>
117834                      end
                        MISSING_ELSE
117835                  end
117836                  
117837                  always @(posedge clk) begin
117838     1/1              if (!dmi_dmactive) begin
117839     1/1                  dmi_data3 &lt;= 32'd0;
117840                      end
117841     1/1              else if (dmi_data3_wen) begin
117842     <font color = "red">0/1     ==>          dmi_data3 &lt;= dmi_data3_nx;</font>
117843                      end
                        MISSING_ELSE
117844                  end
117845                  
117846                  generate
117847                      if (PROGBUF_SIZE &gt; 0) begin:gen_progbuf0
117848                          reg [31:0] reg_dmi_progbuf0;
117849                          always @(posedge clk) begin
117850     1/1                      if (!dmi_dmactive) begin
117851     1/1                          reg_dmi_progbuf0 &lt;= 32'd0;
117852                              end
117853     1/1                      else if (progbuf0_wen) begin
117854     <font color = "red">0/1     ==>                  reg_dmi_progbuf0 &lt;= dmi_progbuf0_nx;</font>
117855                              end
                        MISSING_ELSE
117856                          end
117857                  
117858                          assign dmi_progbuf0 = reg_dmi_progbuf0;
117859                      end
117860                      else begin:gen_progbuf0_hardwired
117861                          assign dmi_progbuf0 = INSN_EBREAK;
117862                      end
117863                  endgenerate
117864                  generate
117865                      if (PROGBUF_SIZE &gt; 1) begin:gen_progbuf1
117866                          reg [31:0] reg_dmi_progbuf1;
117867                          always @(posedge clk) begin
117868     1/1                      if (!dmi_dmactive) begin
117869     1/1                          reg_dmi_progbuf1 &lt;= 32'd0;
117870                              end
117871     1/1                      else if (progbuf1_wen) begin
117872     <font color = "red">0/1     ==>                  reg_dmi_progbuf1 &lt;= dmi_progbuf1_nx;</font>
117873                              end
                        MISSING_ELSE
117874                          end
117875                  
117876                          assign dmi_progbuf1 = reg_dmi_progbuf1;
117877                      end
117878                      else begin:gen_progbuf1_hardwired
117879                          assign dmi_progbuf1 = INSN_EBREAK;
117880                      end
117881                  endgenerate
117882                  generate
117883                      if (PROGBUF_SIZE &gt; 2) begin:gen_progbuf2
117884                          reg [31:0] reg_dmi_progbuf2;
117885                          always @(posedge clk) begin
117886     1/1                      if (!dmi_dmactive) begin
117887     1/1                          reg_dmi_progbuf2 &lt;= 32'd0;
117888                              end
117889     1/1                      else if (progbuf2_wen) begin
117890     <font color = "red">0/1     ==>                  reg_dmi_progbuf2 &lt;= dmi_progbuf2_nx;</font>
117891                              end
                        MISSING_ELSE
117892                          end
117893                  
117894                          assign dmi_progbuf2 = reg_dmi_progbuf2;
117895                      end
117896                      else begin:gen_progbuf2_hardwired
117897                          assign dmi_progbuf2 = INSN_EBREAK;
117898                      end
117899                  endgenerate
117900                  generate
117901                      if (PROGBUF_SIZE &gt; 3) begin:gen_progbuf3
117902                          reg [31:0] reg_dmi_progbuf3;
117903                          always @(posedge clk) begin
117904     1/1                      if (!dmi_dmactive) begin
117905     1/1                          reg_dmi_progbuf3 &lt;= 32'd0;
117906                              end
117907     1/1                      else if (progbuf3_wen) begin
117908     <font color = "red">0/1     ==>                  reg_dmi_progbuf3 &lt;= dmi_progbuf3_nx;</font>
117909                              end
                        MISSING_ELSE
117910                          end
117911                  
117912                          assign dmi_progbuf3 = reg_dmi_progbuf3;
117913                      end
117914                      else begin:gen_progbuf3_hardwired
117915                          assign dmi_progbuf3 = INSN_EBREAK;
117916                      end
117917                  endgenerate
117918                  generate
117919                      if (PROGBUF_SIZE &gt; 4) begin:gen_progbuf4
117920                          reg [31:0] reg_dmi_progbuf4;
117921                          always @(posedge clk) begin
117922     1/1                      if (!dmi_dmactive) begin
117923     1/1                          reg_dmi_progbuf4 &lt;= 32'd0;
117924                              end
117925     1/1                      else if (progbuf4_wen) begin
117926     <font color = "red">0/1     ==>                  reg_dmi_progbuf4 &lt;= dmi_progbuf4_nx;</font>
117927                              end
                        MISSING_ELSE
117928                          end
117929                  
117930                          assign dmi_progbuf4 = reg_dmi_progbuf4;
117931                      end
117932                      else begin:gen_progbuf4_hardwired
117933                          assign dmi_progbuf4 = INSN_EBREAK;
117934                      end
117935                  endgenerate
117936                  generate
117937                      if (PROGBUF_SIZE &gt; 5) begin:gen_progbuf5
117938                          reg [31:0] reg_dmi_progbuf5;
117939                          always @(posedge clk) begin
117940     1/1                      if (!dmi_dmactive) begin
117941     1/1                          reg_dmi_progbuf5 &lt;= 32'd0;
117942                              end
117943     1/1                      else if (progbuf5_wen) begin
117944     <font color = "red">0/1     ==>                  reg_dmi_progbuf5 &lt;= dmi_progbuf5_nx;</font>
117945                              end
                        MISSING_ELSE
117946                          end
117947                  
117948                          assign dmi_progbuf5 = reg_dmi_progbuf5;
117949                      end
117950                      else begin:gen_progbuf5_hardwired
117951                          assign dmi_progbuf5 = INSN_EBREAK;
117952                      end
117953                  endgenerate
117954                  generate
117955                      if (PROGBUF_SIZE &gt; 6) begin:gen_progbuf6
117956                          reg [31:0] reg_dmi_progbuf6;
117957                          always @(posedge clk) begin
117958     1/1                      if (!dmi_dmactive) begin
117959     1/1                          reg_dmi_progbuf6 &lt;= 32'd0;
117960                              end
117961     1/1                      else if (progbuf6_wen) begin
117962     <font color = "red">0/1     ==>                  reg_dmi_progbuf6 &lt;= dmi_progbuf6_nx;</font>
117963                              end
                        MISSING_ELSE
117964                          end
117965                  
117966                          assign dmi_progbuf6 = reg_dmi_progbuf6;
117967                      end
117968                      else begin:gen_progbuf6_hardwired
117969                          assign dmi_progbuf6 = INSN_EBREAK;
117970                      end
117971                  endgenerate
117972                  generate
117973                      if (PROGBUF_SIZE &gt; 7) begin:gen_progbuf7
117974                          reg [31:0] reg_dmi_progbuf7;
117975                          always @(posedge clk) begin
117976     1/1                      if (!dmi_dmactive) begin
117977     1/1                          reg_dmi_progbuf7 &lt;= 32'd0;
117978                              end
117979     1/1                      else if (progbuf7_wen) begin
117980     <font color = "red">0/1     ==>                  reg_dmi_progbuf7 &lt;= dmi_progbuf7_nx;</font>
117981                              end
                        MISSING_ELSE
117982                          end
117983                  
117984                          assign dmi_progbuf7 = reg_dmi_progbuf7;
117985                      end
117986                      else begin:gen_progbuf7_hardwired
117987                          assign dmi_progbuf7 = INSN_EBREAK;
117988                      end
117989                  endgenerate
117990                  generate
117991                      if (PROGBUF_SIZE &gt; 8) begin:gen_progbuf8
117992                          reg [31:0] reg_dmi_progbuf8;
117993                          always @(posedge clk) begin
117994                              if (!dmi_dmactive) begin
117995                                  reg_dmi_progbuf8 &lt;= 32'd0;
117996                              end
117997                              else if (progbuf8_wen) begin
117998                                  reg_dmi_progbuf8 &lt;= dmi_progbuf8_nx;
117999                              end
118000                          end
118001                  
118002                          assign dmi_progbuf8 = reg_dmi_progbuf8;
118003                      end
118004                      else begin:gen_progbuf8_hardwired
118005                          assign dmi_progbuf8 = INSN_EBREAK;
118006                      end
118007                  endgenerate
118008                  generate
118009                      if (PROGBUF_SIZE &gt; 9) begin:gen_progbuf9
118010                          reg [31:0] reg_dmi_progbuf9;
118011                          always @(posedge clk) begin
118012                              if (!dmi_dmactive) begin
118013                                  reg_dmi_progbuf9 &lt;= 32'd0;
118014                              end
118015                              else if (progbuf9_wen) begin
118016                                  reg_dmi_progbuf9 &lt;= dmi_progbuf9_nx;
118017                              end
118018                          end
118019                  
118020                          assign dmi_progbuf9 = reg_dmi_progbuf9;
118021                      end
118022                      else begin:gen_progbuf9_hardwired
118023                          assign dmi_progbuf9 = INSN_EBREAK;
118024                      end
118025                  endgenerate
118026                  generate
118027                      if (PROGBUF_SIZE &gt; 10) begin:gen_progbuf10
118028                          reg [31:0] reg_dmi_progbuf10;
118029                          always @(posedge clk) begin
118030                              if (!dmi_dmactive) begin
118031                                  reg_dmi_progbuf10 &lt;= 32'd0;
118032                              end
118033                              else if (progbuf10_wen) begin
118034                                  reg_dmi_progbuf10 &lt;= dmi_progbuf10_nx;
118035                              end
118036                          end
118037                  
118038                          assign dmi_progbuf10 = reg_dmi_progbuf10;
118039                      end
118040                      else begin:gen_progbuf10_hardwired
118041                          assign dmi_progbuf10 = INSN_EBREAK;
118042                      end
118043                  endgenerate
118044                  generate
118045                      if (PROGBUF_SIZE &gt; 11) begin:gen_progbuf11
118046                          reg [31:0] reg_dmi_progbuf11;
118047                          always @(posedge clk) begin
118048                              if (!dmi_dmactive) begin
118049                                  reg_dmi_progbuf11 &lt;= 32'd0;
118050                              end
118051                              else if (progbuf11_wen) begin
118052                                  reg_dmi_progbuf11 &lt;= dmi_progbuf11_nx;
118053                              end
118054                          end
118055                  
118056                          assign dmi_progbuf11 = reg_dmi_progbuf11;
118057                      end
118058                      else begin:gen_progbuf11_hardwired
118059                          assign dmi_progbuf11 = INSN_EBREAK;
118060                      end
118061                  endgenerate
118062                  generate
118063                      if (PROGBUF_SIZE &gt; 12) begin:gen_progbuf12
118064                          reg [31:0] reg_dmi_progbuf12;
118065                          always @(posedge clk) begin
118066                              if (!dmi_dmactive) begin
118067                                  reg_dmi_progbuf12 &lt;= 32'd0;
118068                              end
118069                              else if (progbuf12_wen) begin
118070                                  reg_dmi_progbuf12 &lt;= dmi_progbuf12_nx;
118071                              end
118072                          end
118073                  
118074                          assign dmi_progbuf12 = reg_dmi_progbuf12;
118075                      end
118076                      else begin:gen_progbuf12_hardwired
118077                          assign dmi_progbuf12 = INSN_EBREAK;
118078                      end
118079                  endgenerate
118080                  generate
118081                      if (PROGBUF_SIZE &gt; 13) begin:gen_progbuf13
118082                          reg [31:0] reg_dmi_progbuf13;
118083                          always @(posedge clk) begin
118084                              if (!dmi_dmactive) begin
118085                                  reg_dmi_progbuf13 &lt;= 32'd0;
118086                              end
118087                              else if (progbuf13_wen) begin
118088                                  reg_dmi_progbuf13 &lt;= dmi_progbuf13_nx;
118089                              end
118090                          end
118091                  
118092                          assign dmi_progbuf13 = reg_dmi_progbuf13;
118093                      end
118094                      else begin:gen_progbuf13_hardwired
118095                          assign dmi_progbuf13 = INSN_EBREAK;
118096                      end
118097                  endgenerate
118098                  generate
118099                      if (PROGBUF_SIZE &gt; 14) begin:gen_progbuf14
118100                          reg [31:0] reg_dmi_progbuf14;
118101                          always @(posedge clk) begin
118102                              if (!dmi_dmactive) begin
118103                                  reg_dmi_progbuf14 &lt;= 32'd0;
118104                              end
118105                              else if (progbuf14_wen) begin
118106                                  reg_dmi_progbuf14 &lt;= dmi_progbuf14_nx;
118107                              end
118108                          end
118109                  
118110                          assign dmi_progbuf14 = reg_dmi_progbuf14;
118111                      end
118112                      else begin:gen_progbuf14_hardwired
118113                          assign dmi_progbuf14 = INSN_EBREAK;
118114                      end
118115                  endgenerate
118116                  generate
118117                      if (PROGBUF_SIZE &gt; 15) begin:gen_progbuf15
118118                          reg [31:0] reg_dmi_progbuf15;
118119                          always @(posedge clk) begin
118120                              if (!dmi_dmactive) begin
118121                                  reg_dmi_progbuf15 &lt;= 32'd0;
118122                              end
118123                              else if (progbuf15_wen) begin
118124                                  reg_dmi_progbuf15 &lt;= dmi_progbuf15_nx;
118125                              end
118126                          end
118127                  
118128                          assign dmi_progbuf15 = reg_dmi_progbuf15;
118129                      end
118130                      else begin:gen_progbuf15_hardwired
118131                          assign dmi_progbuf15 = INSN_EBREAK;
118132                      end
118133                  endgenerate
118134                  wire [31:0] serial_count_value = SERIAL_COUNT;
118135                  wire [31:0] serial0_value = SERIAL0;
118136                  assign dmi_sercs = {serial_count_value[3:0],1'b0,serial0_value[2:0],21'd0,dmi_sercs_error0,dmi_sercs_valid0,dmi_sercs_full0};
118137                  assign dmi_serrx = 32'd0;
118138                  generate
118139                      if (SERIAL_COUNT &gt; 0) begin:gen_serial0
118140                          reg [2:0] serial0_tx_rptr;
118141                          reg [2:0] serial0_tx_wptr;
118142                          wire serial0_tx_ren;
118143                          wire serial0_tx_wen;
118144                          wire serial0_tx_underflow;
118145                          wire serial0_tx_empty;
118146                          wire serial0_tx_full;
118147                          wire serial0_tx_almost_full;
118148                          reg [31:0] serial0_tx_ram[0:3];
118149                          reg [2:0] serial0_rx_rptr;
118150                          reg [2:0] serial0_rx_wptr;
118151                          wire serial0_rx_ren;
118152                          wire serial0_rx_wen;
118153                          wire serial0_rx_overflow;
118154                          wire serial0_rx_empty;
118155                          wire serial0_rx_full;
118156                          reg [31:0] serial0_rx_ram[0:3];
118157                          reg reg_dmi_sercs_error0;
118158                          wire dmi_serial0_tx_ren = dmi_hrdata_wen &amp; (dmi_haddr[8:2] == DMI_ADDR_SERTX);
118159                          wire reg_dmi_sercs_error0_clr = dmi_sercs_wen &amp; dmi_hwdata[2];
118160                          wire reg_dmi_sercs_error0_set = serial0_tx_underflow | serial0_rx_overflow;
118161                          wire reg_dmi_sercs_error0_nx = ~reg_dmi_sercs_error0_clr &amp; (reg_dmi_sercs_error0_set | reg_dmi_sercs_error0);
118162                          always @(posedge clk) begin
118163                              if (!dmi_dmactive) begin
118164                                  reg_dmi_sercs_error0 &lt;= 1'b0;
118165                              end
118166                              else begin
118167                                  reg_dmi_sercs_error0 &lt;= reg_dmi_sercs_error0_nx;
118168                              end
118169                          end
118170                  
118171                          wire [2:0] serial0_tx_rptr_nx = serial0_tx_rptr + 3'd1;
118172                          wire [2:0] serial0_tx_wptr_nx = serial0_tx_wptr + 3'd1;
118173                          wire [2:0] serial0_rx_rptr_nx = serial0_rx_rptr + 3'd1;
118174                          wire [2:0] serial0_rx_wptr_nx = serial0_rx_wptr + 3'd1;
118175                          assign serial0_tx_empty = (serial0_tx_rptr == serial0_tx_wptr);
118176                          assign serial0_tx_full = (serial0_tx_rptr == (serial0_tx_wptr ^ 3'b100));
118177                          assign serial0_tx_almost_full = (serial0_tx_rptr == (serial0_tx_wptr_nx ^ 3'b100));
118178                          assign serial0_rx_empty = (serial0_rx_rptr == serial0_rx_wptr);
118179                          assign serial0_rx_full = (serial0_rx_rptr == (serial0_rx_wptr ^ 3'b100));
118180                          assign dmi_sercs_full0 = serial0_rx_full;
118181                          assign dmi_sercs_valid0 = !serial0_tx_empty;
118182                          assign serial0_tx_ren = dmi_serial0_tx_ren &amp; !serial0_tx_empty;
118183                          assign serial0_tx_wen = rv_serial0_tx_wen &amp; !serial0_tx_full;
118184                          assign serial0_tx_underflow = dmi_serial0_tx_ren &amp; serial0_tx_empty;
118185                          assign serial0_rx_ren = rv_serial0_rx_ren &amp; !serial0_rx_empty;
118186                          assign serial0_rx_wen = dmi_serrx_wen &amp; !serial0_rx_full;
118187                          assign serial0_rx_overflow = dmi_serrx_wen &amp; serial0_rx_full;
118188                          always @(posedge clk or negedge dmi_resetn) begin
118189                              if (!dmi_resetn) begin
118190                                  serial0_tx_rptr &lt;= 3'd0;
118191                              end
118192                              else if (serial0_tx_ren) begin
118193                                  serial0_tx_rptr &lt;= serial0_tx_rptr_nx;
118194                              end
118195                          end
118196                  
118197                          always @(posedge clk or negedge dmi_resetn) begin
118198                              if (!dmi_resetn) begin
118199                                  serial0_tx_wptr &lt;= 3'd0;
118200                              end
118201                              else if (serial0_tx_wen) begin
118202                                  serial0_tx_wptr &lt;= serial0_tx_wptr_nx;
118203                              end
118204                          end
118205                  
118206                          always @(posedge clk or negedge dmi_resetn) begin
118207                              if (!dmi_resetn) begin
118208                                  serial0_rx_rptr &lt;= 3'd0;
118209                              end
118210                              else if (serial0_rx_ren) begin
118211                                  serial0_rx_rptr &lt;= serial0_rx_rptr_nx;
118212                              end
118213                          end
118214                  
118215                          always @(posedge clk or negedge dmi_resetn) begin
118216                              if (!dmi_resetn) begin
118217                                  serial0_rx_wptr &lt;= 3'd0;
118218                              end
118219                              else if (serial0_rx_wen) begin
118220                                  serial0_rx_wptr &lt;= serial0_rx_wptr_nx;
118221                              end
118222                          end
118223                  
118224                          assign dmi_sertx = serial0_tx_ram[serial0_tx_rptr[1:0]];
118225                          assign rv_serrx = serial0_rx_ram[serial0_rx_rptr[1:0]];
118226                          integer i;
118227                          integer j;
118228                          always @(posedge clk or negedge dmi_resetn) begin
118229                              if (!dmi_resetn) begin
118230                                  for (i = 0; i &lt; 4; i = i + 1)
118231                                  serial0_tx_ram[i] &lt;= 32'd0;
118232                              end
118233                              else if (serial0_tx_wen) begin
118234                                  serial0_tx_ram[serial0_tx_wptr[1:0]] &lt;= rv_wr_data[31:0];
118235                              end
118236                          end
118237                  
118238                          always @(posedge clk or negedge dmi_resetn) begin
118239                              if (!dmi_resetn) begin
118240                                  for (j = 0; j &lt; 4; j = j + 1)
118241                                  serial0_rx_ram[j] &lt;= 32'd0;
118242                              end
118243                              else if (serial0_rx_wen) begin
118244                                  serial0_rx_ram[serial0_rx_wptr[1:0]] &lt;= dmi_serrx_nx;
118245                              end
118246                          end
118247                  
118248                          assign dmi_sercs_error0 = reg_dmi_sercs_error0;
118249                          assign serial0_tx_may_overflow = rv_serial0_tx_wen &amp; serial0_tx_almost_full;
118250                          assign serial0_tx_will_overflow = rv_serial0_tx_wen_nx &amp; serial0_tx_full;
118251                          assign serial0_rx_will_underflow = rv_serial0_rx_ren &amp; serial0_rx_empty;
118252                      end
118253                      else begin:gen_serial0_no
118254                          assign dmi_sercs_error0 = 1'b0;
118255                          assign dmi_sercs_valid0 = 1'b0;
118256                          assign dmi_sercs_full0 = 1'b0;
118257                          assign dmi_sertx = 32'd0;
118258                          assign rv_serrx = 32'd0;
118259                          assign serial0_tx_may_overflow = 1'b0;
118260                          assign serial0_tx_will_overflow = 1'b0;
118261                          assign serial0_rx_will_underflow = 1'b0;
118262                      end
118263                  endgenerate
118264                  wire [6:0] sbcs_sbasize = SBCS_BUS_ADDR_WIDTH;
118265                  wire sbcs_sbaccess128 = SBCS_128BIT_SUPPORT;
118266                  wire sbcs_sbaccess64 = SBCS_64BIT_SUPPORT;
118267                  wire sbcs_sbaccess32 = SBCS_32BIT_SUPPORT;
118268                  wire sbcs_sbaccess16 = SBCS_16BIT_SUPPORT;
118269                  wire sbcs_sbaccess8 = SBCS_8BIT_SUPPORT;
118270                  wire sys_mst_read_req_valid;
118271                  wire sys_mst_write_req_valid;
118272                  wire [2:0] sys_mst_req_size;
118273                  wire bus_access_done;
118274                  wire sys_bus_reset = sys_rst;
118275                  wire sys_bus_error;
118276                  wire [127:0] sys_read_data_128;
118277                  wire [127:0] sys_write_data_128;
118278                  wire [127:0] sys_sbaddress_128;
118279                  wire sys_rdata_ready;
118280                  wire [2:0] dmi_sbcs_sbversion;
118281                  wire dmi_sbcs_sbbusyerror;
118282                  wire dmi_sbcs_sbbusy;
118283                  wire dmi_sbcs_sbreadonaddr;
118284                  wire [2:0] dmi_sbcs_sbaccess;
118285                  wire dmi_sbcs_sbautoincrement;
118286                  wire dmi_sbcs_sbreadondata;
118287                  wire [2:0] dmi_sbcs_sberror;
118288                  wire [6:0] dmi_sbcs_sbasize;
118289                  wire dmi_sbcs_sbaccess128;
118290                  wire dmi_sbcs_sbaccess64;
118291                  wire dmi_sbcs_sbaccess32;
118292                  wire dmi_sbcs_sbaccess16;
118293                  wire dmi_sbcs_sbaccess8;
118294                  assign dmi_sbcs[31:29] = dmi_sbcs_sbversion;
118295                  assign dmi_sbcs[28:23] = 6'd0;
118296                  assign dmi_sbcs[22] = dmi_sbcs_sbbusyerror;
118297                  assign dmi_sbcs[21] = dmi_sbcs_sbbusy;
118298                  assign dmi_sbcs[20] = dmi_sbcs_sbreadonaddr;
118299                  assign dmi_sbcs[19:17] = dmi_sbcs_sbaccess;
118300                  assign dmi_sbcs[16] = dmi_sbcs_sbautoincrement;
118301                  assign dmi_sbcs[15] = dmi_sbcs_sbreadondata;
118302                  assign dmi_sbcs[14:12] = dmi_sbcs_sberror;
118303                  assign dmi_sbcs[11:5] = dmi_sbcs_sbasize;
118304                  assign dmi_sbcs[4] = dmi_sbcs_sbaccess128;
118305                  assign dmi_sbcs[3] = dmi_sbcs_sbaccess64;
118306                  assign dmi_sbcs[2] = dmi_sbcs_sbaccess32;
118307                  assign dmi_sbcs[1] = dmi_sbcs_sbaccess16;
118308                  assign dmi_sbcs[0] = dmi_sbcs_sbaccess8;
118309                  generate
118310                      if (SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) begin:gen_sys_bus_dmi_interface
118311                          assign dmi_sbcs_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBCS) &amp; (sbcs_sbasize &gt; 7'd0);
118312                          assign dmi_sbaddress0_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBADDRESS0) &amp; (sbcs_sbasize &gt; 7'd0);
118313                          assign dmi_sbaddress1_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBADDRESS1) &amp; (sbcs_sbasize &gt; 7'd32);
118314                          assign dmi_sbaddress2_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBADDRESS2) &amp; (sbcs_sbasize &gt; 7'd64);
118315                          assign dmi_sbaddress3_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBADDRESS3) &amp; (sbcs_sbasize &gt; 7'd96);
118316                          assign dmi_sbdata0_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBDATA0) &amp; (SYS_DATA_WIDTH &gt; 0);
118317                          assign dmi_sbdata1_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBDATA1) &amp; (SYS_DATA_WIDTH &gt; 32);
118318                          assign dmi_sbdata2_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBDATA2) &amp; (SYS_DATA_WIDTH &gt; 64);
118319                          assign dmi_sbdata3_wen = dmi_req_valid_dp &amp; dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBDATA3) &amp; (SYS_DATA_WIDTH &gt; 96);
118320                          assign dmi_sbdata0_ren = dmi_req_valid_dp &amp; ~dmi_hwrite_dp &amp; (dmi_haddr_dp == DMI_ADDR_SBDATA0) &amp; (SYS_DATA_WIDTH &gt; 0);
118321                      end
118322                      else begin:gen_no_sys_bus_dmi_interface
118323                          assign dmi_sbcs_wen = 1'b0;
118324                          assign dmi_sbaddress0_wen = 1'b0;
118325                          assign dmi_sbaddress1_wen = 1'b0;
118326                          assign dmi_sbaddress2_wen = 1'b0;
118327                          assign dmi_sbaddress3_wen = 1'b0;
118328                          assign dmi_sbdata0_wen = 1'b0;
118329                          assign dmi_sbdata1_wen = 1'b0;
118330                          assign dmi_sbdata2_wen = 1'b0;
118331                          assign dmi_sbdata3_wen = 1'b0;
118332                          assign dmi_sbdata0_ren = 1'b0;
118333                      end
118334                  endgenerate
118335                  generate
118336                      genvar i_aw;
118337                      genvar i_w;
118338                      genvar i_ar;
118339                      genvar i_r;
118340                      genvar i_hr;
118341                      genvar i_ha;
118342                      genvar i_hw;
118343                      if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE == &quot;axi&quot;)) begin:gen_sys_bus_axi_mst
118344                          wire sys_aw_ch_taken;
118345                          wire sys_w_ch_taken;
118346                          wire sys_b_ch_taken;
118347                          wire sys_ar_ch_taken;
118348                          wire sys_r_ch_taken;
118349                          wire [1:0] axi_resp;
118350                          reg gen_sys_awvalid;
118351                          wire set_gen_sys_awvalid;
118352                          wire clr_gen_sys_awvalid;
118353                          wire gen_sys_awvalid_nx;
118354                          reg gen_sys_wvalid;
118355                          wire set_gen_sys_wvalid;
118356                          wire clr_gen_sys_wvalid;
118357                          wire gen_sys_wvalid_nx;
118358                          reg [15:0] gen_sys_wstrb;
118359                          reg [15:0] gen_sys_wstrb_128;
118360                          reg [15:0] gen_sys_wstrb_nx;
118361                          reg gen_sys_arvalid;
118362                          wire set_gen_sys_arvalid;
118363                          wire clr_gen_sys_arvalid;
118364                          wire gen_sys_arvalid_nx;
118365                          wire [127:0] rdata_extend_128;
118366                          always @(posedge clk or negedge bus_resetn) begin
118367     1/1                      if (!bus_resetn) begin
118368     1/1                          gen_sys_awvalid &lt;= 1'b0;
118369     1/1                          gen_sys_wvalid &lt;= 1'b0;
118370     1/1                          gen_sys_arvalid &lt;= 1'b0;
118371                              end
118372                              else begin
118373     1/1                          gen_sys_awvalid &lt;= gen_sys_awvalid_nx;
118374     1/1                          gen_sys_wvalid &lt;= gen_sys_wvalid_nx;
118375     1/1                          gen_sys_arvalid &lt;= gen_sys_arvalid_nx;
118376                              end
118377                          end
118378                  
118379                          always @(posedge clk or negedge bus_resetn) begin
118380     1/1                      if (!bus_resetn) begin
118381     1/1                          gen_sys_wstrb &lt;= 16'd0;
118382                              end
118383     1/1                      else if (sys_mst_write_req_valid) begin
118384     1/1                          gen_sys_wstrb &lt;= gen_sys_wstrb_nx;
118385                              end
                        MISSING_ELSE
118386                          end
118387                  
118388                          assign sys_aw_ch_taken = sys_awvalid &amp; sys_awready;
118389                          assign sys_w_ch_taken = sys_wvalid &amp; sys_wready;
118390                          assign sys_b_ch_taken = sys_bvalid &amp; sys_bready;
118391                          assign sys_ar_ch_taken = sys_arvalid &amp; sys_arready;
118392                          assign sys_r_ch_taken = sys_rvalid &amp; sys_rready;
118393                          assign bus_access_done = sys_b_ch_taken | sys_r_ch_taken;
118394                          assign axi_resp = ({2{sys_b_ch_taken}} &amp; sys_bresp) | ({2{sys_r_ch_taken}} &amp; sys_rresp);
118395                          assign sys_bus_error = (axi_resp == NDS_ARESP_SLVERR) | (axi_resp == NDS_ARESP_DECERR);
118396                          assign sys_rdata_ready = sys_r_ch_taken &amp; ~sys_bus_error;
118397                          assign set_gen_sys_awvalid = sys_mst_write_req_valid;
118398                          assign clr_gen_sys_awvalid = sys_aw_ch_taken | sys_bus_reset;
118399                          assign gen_sys_awvalid_nx = set_gen_sys_awvalid | (~clr_gen_sys_awvalid &amp; gen_sys_awvalid);
118400                          for (i_aw = 0; i_aw &lt; SYS_ADDR_WIDTH; i_aw = i_aw + 32) begin:gen_sys_awaddr_by_sbaddress_128
118401                              if ((i_aw + 32) &gt; SYS_ADDR_WIDTH) begin:gen_sys_awaddr_to_MSB
118402                                  assign sys_awaddr[SYS_ADDR_WIDTH - 1:i_aw] = sys_sbaddress_128[SYS_ADDR_WIDTH - 1:i_aw];
118403                              end
118404                              else begin:gen_sys_awaddr_32bit
118405                                  assign sys_awaddr[(i_aw + 31):i_aw] = sys_sbaddress_128[(i_aw + 31):i_aw];
118406                              end
118407                          end
118408                          assign sys_awsize = sys_mst_req_size;
118409                          assign sys_awvalid = gen_sys_awvalid;
118410                          assign sys_awid = {SYS_ID_WIDTH{1'b0}};
118411                          assign sys_awlen = 8'd0;
118412                          assign sys_awburst = NDS_ABURST_FIXED;
118413                          assign sys_awlock = NDS_ALOCK_NORMAL;
118414                          assign sys_awcache = 4'd0;
118415                          assign sys_awprot = 3'd0;
118416                          assign set_gen_sys_wvalid = sys_mst_write_req_valid;
118417                          assign clr_gen_sys_wvalid = sys_w_ch_taken | sys_bus_reset;
118418                          assign gen_sys_wvalid_nx = set_gen_sys_wvalid | (~clr_gen_sys_wvalid &amp; gen_sys_wvalid);
118419                          for (i_w = 0; i_w &lt; SYS_DATA_WIDTH; i_w = i_w + 32) begin:gen_sys_wdata_by_write_data_128
118420                              assign sys_wdata[(i_w + 31):i_w] = sys_write_data_128[(i_w + 31):i_w];
118421                          end
118422                          always @* begin
118423     1/1                      case (sys_mst_req_size)
118424     <font color = "red">0/1     ==>                  3'b000: gen_sys_wstrb_128 = (16'h0001 &lt;&lt; sys_sbaddress_128[3:0]);</font>
118425     <font color = "red">0/1     ==>                  3'b001: gen_sys_wstrb_128 = (16'h0003 &lt;&lt; {sys_sbaddress_128[3:1],1'b0});</font>
118426     1/1                          3'b010: gen_sys_wstrb_128 = (16'h000f &lt;&lt; {sys_sbaddress_128[3:1],1'b0});
118427     <font color = "red">0/1     ==>                  3'b011: gen_sys_wstrb_128 = (16'h00ff &lt;&lt; {sys_sbaddress_128[3],2'd0});</font>
118428     <font color = "red">0/1     ==>                  3'b100: gen_sys_wstrb_128 = 16'hffff;</font>
118429     1/1                          default: gen_sys_wstrb_128 = 16'd0;
118430                              endcase
118431                          end
118432                  
118433                          always @* begin
118434     1/1                      case ({dmi_sbcs[4],dmi_sbcs[3]})
118435     <font color = "red">0/1     ==>                  2'b00: gen_sys_wstrb_nx = {12'd0,(gen_sys_wstrb_128[15:12] | gen_sys_wstrb_128[11:8] | gen_sys_wstrb_128[7:4] | gen_sys_wstrb_128[3:0])};</font>
118436     1/1                          2'b01: gen_sys_wstrb_nx = {8'd0,(gen_sys_wstrb_128[15:8] | gen_sys_wstrb_128[7:0])};
118437     <font color = "red">0/1     ==>                  2'b11: gen_sys_wstrb_nx = gen_sys_wstrb_128;</font>
118438     <font color = "red">0/1     ==>                  default: gen_sys_wstrb_nx = 16'd0;</font>
118439                              endcase
118440                          end
118441                  
118442                          assign sys_wstrb[(SYS_DATA_WIDTH / 8) - 1:0] = gen_sys_wstrb[(SYS_DATA_WIDTH / 8) - 1:0];
118443                          assign sys_wlast = 1'd1;
118444                          assign sys_wvalid = gen_sys_wvalid;
118445                          assign sys_bready = 1'b1;
118446                          assign set_gen_sys_arvalid = sys_mst_read_req_valid;
118447                          assign clr_gen_sys_arvalid = sys_ar_ch_taken | sys_bus_reset;
118448                          assign gen_sys_arvalid_nx = set_gen_sys_arvalid | (~clr_gen_sys_arvalid &amp; gen_sys_arvalid);
118449                          for (i_ar = 0; i_ar &lt; SYS_ADDR_WIDTH; i_ar = i_ar + 32) begin:gen_araddr_by_sys_address_128
118450                              if ((i_ar + 32) &gt; SYS_ADDR_WIDTH) begin:gen_sys_araddr_to_MSB
118451                                  assign sys_araddr[SYS_ADDR_WIDTH - 1:i_ar] = sys_sbaddress_128[SYS_ADDR_WIDTH - 1:i_ar];
118452                              end
118453                              else begin:gen_sys_araddr_32bit
118454                                  assign sys_araddr[(i_ar + 31):i_ar] = sys_sbaddress_128[(i_ar + 31):i_ar];
118455                              end
118456                          end
118457                          assign sys_arsize = sys_mst_req_size;
118458                          assign sys_arvalid = gen_sys_arvalid;
118459                          assign sys_arid = {SYS_ID_WIDTH{1'b0}};
118460                          assign sys_arlen = 8'd0;
118461                          assign sys_arburst = NDS_ABURST_FIXED;
118462                          assign sys_arlock = NDS_ALOCK_NORMAL;
118463                          assign sys_arcache = 4'd0;
118464                          assign sys_arprot = 3'd0;
118465                          assign sys_rready = 1'b1;
118466                          for (i_r = 0; i_r &lt; 128; i_r = i_r + 32) begin:gen_read_rdata_128_by_sys_rdata
118467                              if (i_r &lt; SYS_DATA_WIDTH) begin:gen_valid_rdata_from_rdata
118468                                  assign rdata_extend_128[(i_r + 31):i_r] = sys_rdata[(i_r + 31):i_r];
118469                              end
118470                              else begin:gen_axi_unused_rdata_by_word0
118471                                  assign rdata_extend_128[(i_r + 31):i_r] = sys_rdata[31:0];
118472                              end
118473                          end
118474                          assign sys_read_data_128[31:0] = rdata_extend_128[31:0];
118475                          assign sys_read_data_128[63:32] = rdata_extend_128[63:32];
118476                          assign sys_read_data_128[95:64] = rdata_extend_128[95:64];
118477                          assign sys_read_data_128[127:96] = (SYS_DATA_WIDTH == 64) ? rdata_extend_128[63:32] : rdata_extend_128[127:96];
118478                      end
118479                  endgenerate
118480                  generate
118481                      if (((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE != &quot;axi&quot;)) || (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;)) begin:gen_sys_bus_axi_dummy_output
118482                          assign sys_awid = {SYS_ID_WIDTH{1'b0}};
118483                          assign sys_awaddr = {SYS_ADDR_WIDTH{1'b0}};
118484                          assign sys_awlen = 8'd0;
118485                          assign sys_awsize = 3'd0;
118486                          assign sys_awburst = 2'd0;
118487                          assign sys_awlock = 1'b0;
118488                          assign sys_awcache = 4'd0;
118489                          assign sys_awprot = 3'd0;
118490                          assign sys_awvalid = 1'b0;
118491                          assign sys_wdata = {SYS_DATA_WIDTH{1'b0}};
118492                          assign sys_wstrb = {(SYS_DATA_WIDTH / 8){1'b0}};
118493                          assign sys_wlast = 1'b0;
118494                          assign sys_wvalid = 1'b0;
118495                          assign sys_bready = 1'b0;
118496                          assign sys_arid = {SYS_ID_WIDTH{1'b0}};
118497                          assign sys_araddr = {SYS_ADDR_WIDTH{1'b0}};
118498                          assign sys_arlen = 8'd0;
118499                          assign sys_arsize = 3'd0;
118500                          assign sys_arburst = 2'd0;
118501                          assign sys_arlock = 1'b0;
118502                          assign sys_arcache = 4'd0;
118503                          assign sys_arprot = 3'd0;
118504                          assign sys_arvalid = 1'b0;
118505                          assign sys_rready = 1'b0;
118506                      end
118507                  endgenerate
118508                  generate
118509                      if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE == &quot;ahb&quot;)) begin:gen_sys_bus_ahb_mst
118510                          reg gen_sys_hbusreq;
118511                          wire set_gen_sys_hbusreq;
118512                          wire clr_gen_sys_hbusreq;
118513                          wire sys_htrans_1;
118514                          wire gen_sys_hbusreq_nx;
118515                          reg sys_req_write;
118516                          wire sys_req_write_nx;
118517                          wire sys_req_valid;
118518                          wire dmi_sbdata0_wen_ap;
118519                          wire sys_ahb_granted;
118520                          reg sys_ahb_ap;
118521                          reg sys_ahb_dp;
118522                          wire sys_ahb_ap_nx;
118523                          wire sys_ahb_dp_nx;
118524                          wire [127:0] hrdata_extend_128;
118525                          always @(posedge clk or negedge bus_resetn) begin
118526                              if (!bus_resetn) begin
118527                                  gen_sys_hbusreq &lt;= 1'b0;
118528                              end
118529                              else begin
118530                                  gen_sys_hbusreq &lt;= gen_sys_hbusreq_nx;
118531                              end
118532                          end
118533                  
118534                          always @(posedge clk or negedge bus_resetn) begin
118535                              if (!bus_resetn) begin
118536                                  sys_req_write &lt;= 1'b0;
118537                              end
118538                              else if (sys_req_valid) begin
118539                                  sys_req_write &lt;= sys_req_write_nx;
118540                              end
118541                          end
118542                  
118543                          always @(posedge clk or negedge bus_resetn) begin
118544                              if (!bus_resetn) begin
118545                                  sys_ahb_ap &lt;= 1'b0;
118546                                  sys_ahb_dp &lt;= 1'b0;
118547                              end
118548                              else if (sys_hready) begin
118549                                  sys_ahb_ap &lt;= sys_ahb_ap_nx;
118550                                  sys_ahb_dp &lt;= sys_ahb_dp_nx;
118551                              end
118552                          end
118553                  
118554                          assign dmi_sbdata0_wen_ap = dmi_req_valid &amp; dmi_hwrite &amp; (dmi_haddr[8:2] == DMI_ADDR_SBDATA0);
118555                          assign bus_access_done = sys_ahb_dp &amp; sys_hready &amp; (sys_hresp == NDS_HRESP_OKAY | sys_hresp == NDS_HRESP_ERROR);
118556                          assign sys_bus_error = (sys_hresp == NDS_HRESP_ERROR);
118557                          assign sys_rdata_ready = bus_access_done &amp; ~sys_req_write &amp; ~sys_bus_error;
118558                          assign sys_ahb_granted = sys_hgrant &amp; sys_hready;
118559                          assign set_gen_sys_hbusreq = sys_mst_read_req_valid | sys_mst_write_req_valid | sys_ahb_dp &amp; sys_hready &amp; (sys_hresp == NDS_HRESP_RETRY | sys_hresp == NDS_HRESP_SPLIT);
118560                          assign clr_gen_sys_hbusreq = sys_ahb_granted;
118561                          assign gen_sys_hbusreq_nx = set_gen_sys_hbusreq | (~clr_gen_sys_hbusreq &amp; gen_sys_hbusreq);
118562                          assign sys_ahb_ap_nx = gen_sys_hbusreq &amp; sys_ahb_granted;
118563                          assign sys_ahb_dp_nx = sys_ahb_ap;
118564                          assign sys_htrans_1 = sys_ahb_ap;
118565                          assign sys_req_valid = sys_mst_read_req_valid | sys_mst_write_req_valid;
118566                          assign sys_req_write_nx = sys_mst_write_req_valid;
118567                          for (i_ha = 0; i_ha &lt; SYS_ADDR_WIDTH; i_ha = i_ha + 32) begin:gen_sys_haddr_by_sys_address_128
118568                              if ((i_ha + 32) &gt; SYS_ADDR_WIDTH) begin:gen_haddr_to_MSB
118569                                  assign sys_haddr[SYS_ADDR_WIDTH - 1:i_ha] = sys_sbaddress_128[SYS_ADDR_WIDTH - 1:i_ha];
118570                              end
118571                              else begin:gen_haddr_32bit
118572                                  assign sys_haddr[(i_ha + 31):i_ha] = sys_sbaddress_128[(i_ha + 31):i_ha];
118573                              end
118574                          end
118575                          for (i_hw = 0; i_hw &lt; SYS_DATA_WIDTH; i_hw = i_hw + 32) begin:gen_sys_hwdata_by_write_data_128
118576                              assign sys_hwdata[(i_hw + 31):i_hw] = sys_write_data_128[(i_hw + 31):i_hw];
118577                          end
118578                          for (i_hr = 0; i_hr &lt; 128; i_hr = i_hr + 32) begin:gen_read_data_128_by_hrdata
118579                              if (i_hr &lt; SYS_DATA_WIDTH) begin:gen_valid_rdata_from_hrdata
118580                                  assign hrdata_extend_128[(i_hr + 31):i_hr] = sys_hrdata[(i_hr + 31):i_hr];
118581                              end
118582                              else begin:gen_ahb_unused_rdata_by_word0
118583                                  assign hrdata_extend_128[(i_hr + 31):i_hr] = sys_hrdata[31:0];
118584                              end
118585                          end
118586                          assign sys_read_data_128[31:0] = hrdata_extend_128[31:0];
118587                          assign sys_read_data_128[63:32] = hrdata_extend_128[63:32];
118588                          assign sys_read_data_128[95:64] = hrdata_extend_128[95:64];
118589                          assign sys_read_data_128[127:96] = (SYS_DATA_WIDTH == 64) ? hrdata_extend_128[63:32] : hrdata_extend_128[127:96];
118590                          assign sys_htrans = {sys_htrans_1,1'b0};
118591                          assign sys_hwrite = sys_ahb_ap &amp; sys_req_write;
118592                          assign sys_hsize = {3{sys_ahb_ap}} &amp; sys_mst_req_size;
118593                          assign sys_hburst = NDS_HBURST_SINGLE;
118594                          assign sys_hprot = 4'd0;
118595                          assign sys_hbusreq = gen_sys_hbusreq;
118596                      end
118597                  endgenerate
118598                  generate
118599                      if (((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE != &quot;ahb&quot;)) || (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;)) begin:gen_sys_bus_ahb_dummy_output
118600                          assign sys_haddr = {SYS_ADDR_WIDTH{1'd0}};
118601                          assign sys_htrans = 2'd0;
118602                          assign sys_hwrite = 1'd0;
118603                          assign sys_hsize = 3'd0;
118604                          assign sys_hburst = 3'd0;
118605                          assign sys_hprot = 4'd0;
118606                          assign sys_hwdata = {SYS_DATA_WIDTH{1'd0}};
118607                          assign sys_hbusreq = 1'd0;
118608                      end
118609                  endgenerate
118610                  wire sys_reg_acc_en;
118611                  generate
118612                      if (SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) begin:gen_sys_bus_ctrl
118613                          reg [SYS_ADDR_WIDTH - 1:0] reg_sbaddress;
118614                          wire [SYS_ADDR_WIDTH - 1:0] reg_sbaddress_nx;
118615                          wire [SYS_ADDR_WIDTH - 1:0] dmi_sbaddress_bit_we;
118616                          wire [SYS_ADDR_WIDTH - 1:0] reg_sbaddress_bit_we;
118617                          wire [127:0] dmi_sbaddress_bit_we_128;
118618                          wire [127:0] dmi_sbaddress_wdata_128;
118619                          wire [128:0] dmi_sbaddress_ext;
118620                          reg [31:0] reg_dmi_sbdata0;
118621                          wire [31:0] dmi_sbdata0_nx;
118622                          wire [31:0] sbdata0_wd_align;
118623                          reg [31:0] sbdata0_rd_align;
118624                          reg sbcs_sbbusyerror;
118625                          reg sbcs_sbbusy;
118626                          reg sbcs_sbreadonaddr;
118627                          reg [2:0] sbcs_sbaccess;
118628                          reg sbcs_sbautoincrement;
118629                          reg sbcs_sbreadondata;
118630                          reg [2:0] sbcs_sberror;
118631                          wire sbcs_sbbusyerror_nx;
118632                          wire sbcs_sbbusyerror_w1c;
118633                          wire sbcs_sbbusy_nx;
118634                          wire sbcs_sbreadonaddr_nx;
118635                          wire [2:0] sbcs_sbaccess_nx;
118636                          wire sbcs_sbautoincrement_nx;
118637                          wire sbcs_sbreadondata_nx;
118638                          wire [2:0] sbcs_sberror_w1c;
118639                          wire clr_sbcs_sberror;
118640                          wire sys_bus_resp_err;
118641                          wire sb_active_cmd_reset;
118642                          wire unalign_16bit;
118643                          wire unalign_32bit;
118644                          wire unalign_64bit;
118645                          wire unalign_128bit;
118646                          wire unalign_addr_err;
118647                          wire unsupported_size;
118648                          wire [4:0] supported_size_mask;
118649                          wire sb_cmd_issue;
118650                          wire [2:0] sb_cmd_error;
118651                          wire [2:0] sbcs_sberror_nx;
118652                          wire sbcs_sberror_wen;
118653                          wire set_sbbusyerror;
118654                          wire set_sbcs_sbbusy;
118655                          wire clr_sbcs_sbbusy;
118656                          wire [127:0] sbaddress_full;
118657                          wire [127:0] sbaddress_add;
118658                          wire [31:0] sbaddress_incr;
118659                          wire sbdata0_wen;
118660                          wire sbdata0_rd_wen;
118661                          reg [15:0] partial_wdata;
118662                          wire [15:0] partial_wdata_nx;
118663                          wire partial_access;
118664                          wire partial_32bit;
118665                          wire partial_64bit;
118666                          wire sel_sbdata;
118667                          wire partial_wen;
118668                          wire [31:0] wrap_wdata_0;
118669                          wire [31:0] wrap_wdata_1;
118670                          wire [31:0] wrap_wdata_2;
118671                          wire [31:0] wrap_wdata_3;
118672                          wire sys_readonaddr;
118673                          wire sys_readondata;
118674                          wire [2:0] sbaccess_size;
118675                          wire sys_wcmd_req;
118676                          wire sys_rcmd_req;
118677                          wire sys_cmd_valid;
118678                          wire sys_reg_acc_kill;
118679                          wire sys_cmd_kill;
118680                          wire sys_cmd_en;
118681                          wire [3:0] sys_cmd_sbaddress_3_0;
118682                          assign sys_readonaddr = dmi_sbcs[20];
118683                          assign sys_readondata = dmi_sbcs[15];
118684                          assign sbaccess_size = dmi_sbcs[19:17];
118685                          assign sys_reg_acc_kill = sbcs_sbbusy | sbcs_sbbusyerror;
118686                          assign sys_cmd_kill = |sbcs_sberror;
118687                          assign sys_reg_acc_en = ~sys_reg_acc_kill;
118688                          assign sys_cmd_en = ~sys_reg_acc_kill &amp; ~sys_cmd_kill;
118689                          assign sys_wcmd_req = dmi_sbdata0_wen;
118690                          assign sys_rcmd_req = (sys_readondata &amp; dmi_sbdata0_ren | sys_readonaddr &amp; dmi_sbaddress0_wen);
118691                          assign sys_cmd_valid = ~(unalign_addr_err | unsupported_size | sys_bus_reset);
118692                          assign sys_cmd_sbaddress_3_0 = (dmi_sbaddress0_wen) ? dmi_hwdata[3:0] : dmi_sbaddress0[3:0];
118693                          assign sys_mst_read_req_valid = sys_rcmd_req &amp; sys_cmd_valid &amp; ~sys_reg_acc_kill &amp; ~sys_cmd_kill;
118694                          assign sys_mst_write_req_valid = sys_wcmd_req &amp; sys_cmd_valid &amp; ~sys_reg_acc_kill &amp; ~sys_cmd_kill;
118695                          assign sys_mst_req_size = sbaccess_size;
118696                          assign sys_sbaddress_128 = {dmi_sbaddress3,dmi_sbaddress2,dmi_sbaddress1,dmi_sbaddress0};
118697                          always @(posedge clk or negedge dmi_resetn) begin
118698     1/1                      if (!dmi_resetn) begin
118699     1/1                          sbcs_sbbusy &lt;= 1'b0;
118700     1/1                          sbcs_sbbusyerror &lt;= 1'b0;
118701                              end
118702                              else begin
118703     1/1                          sbcs_sbbusy &lt;= sbcs_sbbusy_nx;
118704     1/1                          sbcs_sbbusyerror &lt;= sbcs_sbbusyerror_nx;
118705                              end
118706                          end
118707                  
118708                          always @(posedge clk or negedge dmi_resetn) begin
118709     1/1                      if (!dmi_resetn) begin
118710     1/1                          sbcs_sberror &lt;= 3'd0;
118711                              end
118712     1/1                      else if (sbcs_sberror_wen) begin
118713     1/1                          sbcs_sberror &lt;= sbcs_sberror_nx;
118714                              end
                        MISSING_ELSE
118715                          end
118716                  
118717                          always @(posedge clk or negedge dmi_resetn) begin
118718     1/1                      if (!dmi_resetn) begin
118719     1/1                          sbcs_sbreadonaddr &lt;= 1'b0;
118720     1/1                          sbcs_sbaccess &lt;= SBCS_SBACCESS_32BIT;
118721     1/1                          sbcs_sbautoincrement &lt;= 1'b0;
118722     1/1                          sbcs_sbreadondata &lt;= 1'b0;
118723                              end
118724     1/1                      else if (dmi_sbcs_wen) begin
118725     1/1                          sbcs_sbreadonaddr &lt;= sbcs_sbreadonaddr_nx;
118726     1/1                          sbcs_sbaccess &lt;= sbcs_sbaccess_nx;
118727     1/1                          sbcs_sbautoincrement &lt;= sbcs_sbautoincrement_nx;
118728     1/1                          sbcs_sbreadondata &lt;= sbcs_sbreadondata_nx;
118729                              end
                        MISSING_ELSE
118730                          end
118731                  
118732                          assign dmi_sbaddress_bit_we_128 = {{32{dmi_sbaddress3_wen}},{32{dmi_sbaddress2_wen}},{32{dmi_sbaddress1_wen}},{32{dmi_sbaddress0_wen}}};
118733                          assign dmi_sbaddress_wdata_128 = {4{dmi_hwdata}};
118734                          assign dmi_sbaddress_bit_we = dmi_sbaddress_bit_we_128[SYS_ADDR_WIDTH - 1:0] &amp; {SYS_ADDR_WIDTH{sys_reg_acc_en}};
118735                          assign sbaddress_incr = (32'd1 &lt;&lt; sbcs_sbaccess);
118736                          assign sbaddress_full = {dmi_sbaddress3,dmi_sbaddress2,dmi_sbaddress1,dmi_sbaddress0};
118737                          assign sbaddress_add = sbaddress_full + {96'd0,sbaddress_incr};
118738                          assign reg_sbaddress_bit_we = dmi_sbaddress_bit_we | {SYS_ADDR_WIDTH{sbcs_sbautoincrement &amp; bus_access_done &amp; ~sys_bus_error}};
118739                          assign reg_sbaddress_nx = (|dmi_sbaddress_bit_we) ? dmi_sbaddress_wdata_128[SYS_ADDR_WIDTH - 1:0] : sbaddress_add[SYS_ADDR_WIDTH - 1:0];
118740                          integer i_sba_bit;
118741                          always @(posedge clk or negedge dmi_resetn) begin
118742     1/1                      if (!dmi_resetn) begin
118743     1/1                          reg_sbaddress &lt;= {SYS_ADDR_WIDTH{1'b0}};
118744                              end
118745                              else begin
118746     1/1                          for (i_sba_bit = 0; i_sba_bit &lt; SYS_ADDR_WIDTH; i_sba_bit = i_sba_bit + 1) begin
118747     1/1                              if (reg_sbaddress_bit_we[i_sba_bit]) begin
118748     1/1                                  reg_sbaddress[i_sba_bit] &lt;= reg_sbaddress_nx[i_sba_bit];
118749                                      end
                        MISSING_ELSE
118750                                  end
118751                              end
118752                          end
118753                  
118754                          assign dmi_sbaddress_ext = {{(129 - SYS_ADDR_WIDTH){1'b0}},reg_sbaddress};
118755                          assign dmi_sbaddress3 = dmi_sbaddress_ext[127:96];
118756                          assign dmi_sbaddress2 = dmi_sbaddress_ext[95:64];
118757                          assign dmi_sbaddress1 = dmi_sbaddress_ext[63:32];
118758                          assign dmi_sbaddress0 = dmi_sbaddress_ext[31:0];
118759                          always @(posedge clk or negedge dmi_resetn) begin
118760     1/1                      if (!dmi_resetn) begin
118761     1/1                          partial_wdata &lt;= 16'd0;
118762                              end
118763     1/1                      else if (partial_wen) begin
118764     <font color = "red">0/1     ==>                  partial_wdata &lt;= partial_wdata_nx;</font>
118765                              end
                        MISSING_ELSE
118766                          end
118767                  
118768                          always @(posedge clk or negedge dmi_resetn) begin
118769     1/1                      if (!dmi_resetn) begin
118770     1/1                          reg_dmi_sbdata0 &lt;= 32'd0;
118771                              end
118772     1/1                      else if (sbdata0_wen) begin
118773     1/1                          reg_dmi_sbdata0 &lt;= dmi_sbdata0_nx;
118774                              end
                        MISSING_ELSE
118775                          end
118776                  
118777                          assign set_sbcs_sbbusy = (sys_rcmd_req | sys_wcmd_req) &amp; sys_cmd_valid &amp; sys_cmd_en;
118778                          assign clr_sbcs_sbbusy = bus_access_done | sys_bus_reset;
118779                          assign sbcs_sbbusy_nx = set_sbcs_sbbusy | (~clr_sbcs_sbbusy &amp; sbcs_sbbusy);
118780                          assign set_sbbusyerror = sbcs_sbbusy &amp; (dmi_sbdata0_wen | dmi_sbdata1_wen | dmi_sbdata2_wen | dmi_sbdata3_wen | dmi_sbaddress0_wen | dmi_sbaddress1_wen | dmi_sbaddress2_wen | dmi_sbaddress3_wen | sys_rcmd_req | sys_wcmd_req);
118781                          assign sbcs_sbbusyerror_w1c = sbcs_sbbusyerror &amp; ~dmi_hwdata[22];
118782                          assign sbcs_sbbusyerror_nx = dmi_sbcs_wen ? sbcs_sbbusyerror_w1c : set_sbbusyerror ? 1'b1 : sbcs_sbbusyerror;
118783                          assign sbcs_sbreadonaddr_nx = dmi_hwdata[20];
118784                          assign sbcs_sbaccess_nx = dmi_hwdata[19:17];
118785                          assign sbcs_sbautoincrement_nx = dmi_hwdata[16];
118786                          assign sbcs_sbreadondata_nx = dmi_hwdata[15];
118787                          assign supported_size_mask = {sbcs_sbaccess128,sbcs_sbaccess64,sbcs_sbaccess32,sbcs_sbaccess16,sbcs_sbaccess8};
118788                          assign clr_sbcs_sberror = dmi_sbcs_wen &amp; (|sbcs_sberror);
118789                          assign sbcs_sberror_w1c = sbcs_sberror &amp; ~dmi_hwdata[14:12];
118790                          assign sys_bus_resp_err = bus_access_done &amp; sys_bus_error;
118791                          assign sb_active_cmd_reset = sbcs_sbbusy &amp; sys_bus_reset;
118792                          assign unalign_16bit = (sbcs_sbaccess == SBCS_SBACCESS_16BIT) &amp; sys_cmd_sbaddress_3_0[0];
118793                          assign unalign_32bit = (sbcs_sbaccess == SBCS_SBACCESS_32BIT) &amp; (|sys_cmd_sbaddress_3_0[1:0]);
118794                          assign unalign_64bit = (sbcs_sbaccess == SBCS_SBACCESS_64BIT) &amp; (|sys_cmd_sbaddress_3_0[2:0]);
118795                          assign unalign_128bit = (sbcs_sbaccess == SBCS_SBACCESS_128BIT) &amp; (|sys_cmd_sbaddress_3_0[3:0]);
118796                          assign unalign_addr_err = (unalign_16bit | unalign_32bit | unalign_64bit | unalign_128bit);
118797                          assign unsupported_size = ~|((5'b00001 &lt;&lt; sbcs_sbaccess) &amp; supported_size_mask);
118798                          assign sb_cmd_issue = ((sys_rcmd_req | sys_wcmd_req) &amp; sys_cmd_en);
118799                          assign sb_cmd_error = unsupported_size ? SYS_BUS_SBERROR_SIZE_UNSUPPORTED : unalign_addr_err ? SYS_BUS_SBERROR_ALIGN_ERROR : sys_bus_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE;
118800                          assign sbcs_sberror_wen = sb_cmd_issue | bus_access_done | dmi_sbcs_wen | sb_active_cmd_reset;
118801                          assign sbcs_sberror_nx = clr_sbcs_sberror ? sbcs_sberror_w1c : (sbcs_sberror != 3'd0) ? sbcs_sberror : sys_bus_resp_err ? SYS_BUS_SBERROR_BADADDR : sb_cmd_issue ? sb_cmd_error : sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE;
118802                          assign sbdata0_wd_align = dmi_hwdata;
118803                          assign partial_wen = (dmi_sbdata0_wen &amp; sys_reg_acc_en) &amp; partial_access;
118804                          assign partial_wdata_nx = sbcs_sbaccess[0] ? dmi_hwdata[15:0] : {dmi_hwdata[7:0],dmi_hwdata[7:0]};
118805                          assign partial_32bit = (sbcs_sbaccess == SBCS_SBACCESS_32BIT) &amp; sbcs_sbaccess64;
118806                          assign partial_64bit = (sbcs_sbaccess == SBCS_SBACCESS_64BIT) &amp; sbcs_sbaccess128;
118807                          assign partial_access = (sbcs_sbaccess &lt; SBCS_SBACCESS_32BIT);
118808                          assign sel_sbdata = ~(partial_access | partial_32bit | partial_64bit);
118809                          assign wrap_wdata_0 = ({32{partial_access}} &amp; {partial_wdata,partial_wdata}) | ({32{~partial_access}} &amp; dmi_sbdata0);
118810                          assign wrap_wdata_1 = ({32{partial_access}} &amp; {partial_wdata,partial_wdata}) | ({32{partial_32bit}} &amp; dmi_sbdata0) | ({32{(sel_sbdata | partial_64bit)}} &amp; dmi_sbdata1);
118811                          assign wrap_wdata_2 = ({32{partial_access}} &amp; {partial_wdata,partial_wdata}) | ({32{sel_sbdata}} &amp; dmi_sbdata2) | ({32{(partial_32bit | partial_64bit)}} &amp; dmi_sbdata0);
118812                          assign wrap_wdata_3 = ({32{partial_access}} &amp; {partial_wdata,partial_wdata}) | ({32{partial_32bit}} &amp; dmi_sbdata0) | ({32{partial_64bit}} &amp; dmi_sbdata1) | ({32{sel_sbdata}} &amp; dmi_sbdata3);
118813                          assign sys_write_data_128[31:0] = wrap_wdata_0;
118814                          assign sys_write_data_128[63:32] = wrap_wdata_1;
118815                          assign sys_write_data_128[95:64] = wrap_wdata_2;
118816                          assign sys_write_data_128[127:96] = wrap_wdata_3;
118817                          always @* begin
118818     1/1                      case (sbcs_sbaccess[2:0])
118819     <font color = "red">0/1     ==>                  3'b000: case ({(dmi_sbaddress0[3] &amp; sbcs_sbaccess128),(dmi_sbaddress0[2] &amp; sbcs_sbaccess64),dmi_sbaddress0[1:0]})</font>
118820     <font color = "red">0/1     ==>                      4'b0000: sbdata0_rd_align = {24'd0,sys_read_data_128[7:0]};</font>
118821     <font color = "red">0/1     ==>                      4'b0001: sbdata0_rd_align = {24'd0,sys_read_data_128[15:8]};</font>
118822     <font color = "red">0/1     ==>                      4'b0010: sbdata0_rd_align = {24'd0,sys_read_data_128[23:16]};</font>
118823     <font color = "red">0/1     ==>                      4'b0011: sbdata0_rd_align = {24'd0,sys_read_data_128[31:24]};</font>
118824     <font color = "red">0/1     ==>                      4'b0100: sbdata0_rd_align = {24'd0,sys_read_data_128[39:32]};</font>
118825     <font color = "red">0/1     ==>                      4'b0101: sbdata0_rd_align = {24'd0,sys_read_data_128[47:40]};</font>
118826     <font color = "red">0/1     ==>                      4'b0110: sbdata0_rd_align = {24'd0,sys_read_data_128[55:48]};</font>
118827     <font color = "red">0/1     ==>                      4'b0111: sbdata0_rd_align = {24'd0,sys_read_data_128[63:56]};</font>
118828     <font color = "red">0/1     ==>                      4'b1000: sbdata0_rd_align = {24'd0,sys_read_data_128[71:64]};</font>
118829     <font color = "red">0/1     ==>                      4'b1001: sbdata0_rd_align = {24'd0,sys_read_data_128[79:72]};</font>
118830     <font color = "red">0/1     ==>                      4'b1010: sbdata0_rd_align = {24'd0,sys_read_data_128[87:80]};</font>
118831     <font color = "red">0/1     ==>                      4'b1011: sbdata0_rd_align = {24'd0,sys_read_data_128[95:88]};</font>
118832     <font color = "red">0/1     ==>                      4'b1100: sbdata0_rd_align = {24'd0,sys_read_data_128[103:96]};</font>
118833     <font color = "red">0/1     ==>                      4'b1101: sbdata0_rd_align = {24'd0,sys_read_data_128[111:104]};</font>
118834     <font color = "red">0/1     ==>                      4'b1110: sbdata0_rd_align = {24'd0,sys_read_data_128[119:112]};</font>
118835     <font color = "red">0/1     ==>                      4'b1111: sbdata0_rd_align = {24'd0,sys_read_data_128[127:120]};</font>
118836     <font color = "red">0/1     ==>                      default: sbdata0_rd_align = 32'd0;</font>
118837                                  endcase
118838     <font color = "red">0/1     ==>                  3'b001: case (dmi_sbaddress0[3:1])</font>
118839     <font color = "red">0/1     ==>                      3'b000: sbdata0_rd_align = {16'd0,sys_read_data_128[15:0]};</font>
118840     <font color = "red">0/1     ==>                      3'b001: sbdata0_rd_align = {16'd0,sys_read_data_128[31:16]};</font>
118841     <font color = "red">0/1     ==>                      3'b010: sbdata0_rd_align = {16'd0,sys_read_data_128[47:32]};</font>
118842     <font color = "red">0/1     ==>                      3'b011: sbdata0_rd_align = {16'd0,sys_read_data_128[63:48]};</font>
118843     <font color = "red">0/1     ==>                      3'b100: sbdata0_rd_align = {16'd0,sys_read_data_128[79:64]};</font>
118844     <font color = "red">0/1     ==>                      3'b101: sbdata0_rd_align = {16'd0,sys_read_data_128[95:80]};</font>
118845     <font color = "red">0/1     ==>                      3'b110: sbdata0_rd_align = {16'd0,sys_read_data_128[111:96]};</font>
118846     <font color = "red">0/1     ==>                      3'b111: sbdata0_rd_align = {16'd0,sys_read_data_128[127:112]};</font>
118847     <font color = "red">0/1     ==>                      default: sbdata0_rd_align = 32'd0;</font>
118848                                  endcase
118849     1/1                          3'b010: case (dmi_sbaddress0[3:2])
118850     1/1                              2'b00: sbdata0_rd_align = sys_read_data_128[31:0];
118851     1/1                              2'b01: sbdata0_rd_align = sys_read_data_128[63:32];
118852     1/1                              2'b10: sbdata0_rd_align = sys_read_data_128[95:64];
118853     1/1                              2'b11: sbdata0_rd_align = sys_read_data_128[127:96];
118854     <font color = "red">0/1     ==>                      default: sbdata0_rd_align = 32'd0;</font>
118855                                  endcase
118856     <font color = "red">0/1     ==>                  3'b011: sbdata0_rd_align = dmi_sbaddress0[3] ? sys_read_data_128[95:64] : sys_read_data_128[31:0];</font>
118857     <font color = "red">0/1     ==>                  3'b100: sbdata0_rd_align = sys_read_data_128[31:0];</font>
118858     1/1                          default: sbdata0_rd_align = sys_read_data_128[31:0];
118859                              endcase
118860                          end
118861                  
118862                          assign sbdata0_rd_wen = sys_rdata_ready;
118863                          assign dmi_sbdata0_nx = dmi_sbdata0_wen ? sbdata0_wd_align : sbdata0_rd_align;
118864                          assign sbdata0_wen = (dmi_sbdata0_wen &amp; sys_reg_acc_en) | sbdata0_rd_wen;
118865                          assign dmi_sbcs_sbversion = 3'd1;
118866                          assign dmi_sbcs_sbbusyerror = sbcs_sbbusyerror;
118867                          assign dmi_sbcs_sbbusy = sbcs_sbbusy;
118868                          assign dmi_sbcs_sbreadonaddr = sbcs_sbreadonaddr;
118869                          assign dmi_sbcs_sbaccess = sbcs_sbaccess;
118870                          assign dmi_sbcs_sbautoincrement = sbcs_sbautoincrement;
118871                          assign dmi_sbcs_sbreadondata = sbcs_sbreadondata;
118872                          assign dmi_sbcs_sberror = sbcs_sberror;
118873                          assign dmi_sbcs_sbasize = sbcs_sbasize;
118874                          assign dmi_sbcs_sbaccess128 = sbcs_sbaccess128;
118875                          assign dmi_sbcs_sbaccess64 = sbcs_sbaccess64;
118876                          assign dmi_sbcs_sbaccess32 = sbcs_sbaccess32;
118877                          assign dmi_sbcs_sbaccess16 = sbcs_sbaccess16;
118878                          assign dmi_sbcs_sbaccess8 = sbcs_sbaccess8;
118879                          assign dmi_sbdata0 = reg_dmi_sbdata0;
118880                      end
118881                      else begin:gen_no_system_bus_access_ctrl
118882                          assign dmi_sbaddress0 = 32'd0;
118883                          assign dmi_sbaddress1 = 32'd0;
118884                          assign dmi_sbaddress2 = 32'd0;
118885                          assign dmi_sbaddress3 = 32'd0;
118886                          assign dmi_sbdata0 = 32'd0;
118887                          assign dmi_sbcs_sbversion = 3'd0;
118888                          assign dmi_sbcs_sbbusyerror = 1'b0;
118889                          assign dmi_sbcs_sbbusy = 1'b0;
118890                          assign dmi_sbcs_sbreadonaddr = 1'b0;
118891                          assign dmi_sbcs_sbaccess = 3'd0;
118892                          assign dmi_sbcs_sbautoincrement = 1'b0;
118893                          assign dmi_sbcs_sbreadondata = 1'b0;
118894                          assign dmi_sbcs_sberror = 3'd0;
118895                          assign dmi_sbcs_sbasize = 7'd0;
118896                          assign dmi_sbcs_sbaccess128 = 1'b0;
118897                          assign dmi_sbcs_sbaccess64 = 1'b0;
118898                          assign dmi_sbcs_sbaccess32 = 1'b0;
118899                          assign dmi_sbcs_sbaccess16 = 1'b0;
118900                          assign dmi_sbcs_sbaccess8 = 1'b0;
118901                          assign sys_mst_read_req_valid = 1'b0;
118902                          assign sys_mst_write_req_valid = 1'b0;
118903                          assign sys_mst_req_size = 3'd0;
118904                          assign sys_sbaddress_128 = 128'd0;
118905                          assign sys_read_data_128 = 128'd0;
118906                          assign sys_write_data_128 = 128'd0;
118907                          assign bus_access_done = 1'b0;
118908                          assign sys_bus_error = 1'b0;
118909                          assign sys_rdata_ready = 1'b0;
118910                          assign sys_reg_acc_en = 1'b0;
118911                          wire unused_wire = sys_mst_read_req_valid | sys_mst_write_req_valid | (|sys_mst_req_size) | bus_access_done | sys_bus_error | (|sys_read_data_128) | (|sys_write_data_128) | (|sys_sbaddress_128) | sys_rdata_ready | sys_reg_acc_en;
118912                      end
118913                  endgenerate
118914                  generate
118915                      if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt; 32)) begin:gen_sys_bus_dmi_sbdata1
118916                          reg [31:0] reg_dmi_sbdata1;
118917                          wire [31:0] dmi_sbdata1_nx;
118918                          wire [31:0] sbdata1_wd_align;
118919                          wire [31:0] sbdata1_rd_align;
118920                          wire sbdata1_wen;
118921                          wire sbdata1_rd_wen;
118922                          always @(posedge clk or negedge dmi_resetn) begin
118923     1/1                      if (!dmi_resetn) begin
118924     1/1                          reg_dmi_sbdata1 &lt;= 32'd0;
118925                              end
118926     1/1                      else if (sbdata1_wen) begin
118927     1/1                          reg_dmi_sbdata1 &lt;= dmi_sbdata1_nx;
118928                              end
                        MISSING_ELSE
118929                          end
118930                  
118931                          assign sbdata1_rd_align = dmi_sbaddress0[3] ? sys_read_data_128[127:96] : sys_read_data_128[63:32];
118932                          assign sbdata1_wd_align = dmi_hwdata;
118933                          assign dmi_sbdata1_nx = dmi_sbdata1_wen ? sbdata1_wd_align : sbdata1_rd_align;
118934                          assign sbdata1_rd_wen = sys_rdata_ready;
118935                          assign sbdata1_wen = (dmi_sbdata1_wen &amp; sys_reg_acc_en) | sbdata1_rd_wen;
118936                          assign dmi_sbdata1 = reg_dmi_sbdata1;
118937                      end
118938                      else begin:gen_no_sys_bus_dmi_sbdata1
118939                          assign dmi_sbdata1 = 32'd0;
118940                      end
118941                  endgenerate
118942                  generate
118943                      if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt; 64)) begin:gen_sys_bus_dmi_sbdata2
118944                          reg [31:0] reg_dmi_sbdata2;
118945                          wire [31:0] dmi_sbdata2_nx;
118946                          wire [31:0] sbdata2_wd_align;
118947                          wire [31:0] sbdata2_rd_align;
118948                          wire sbdata2_wen;
118949                          wire sbdata2_rd_wen;
118950                          always @(posedge clk or negedge dmi_resetn) begin
118951                              if (!dmi_resetn) begin
118952                                  reg_dmi_sbdata2 &lt;= 32'd0;
118953                              end
118954                              else if (sbdata2_wen) begin
118955                                  reg_dmi_sbdata2 &lt;= dmi_sbdata2_nx;
118956                              end
118957                          end
118958                  
118959                          assign sbdata2_rd_align = sys_read_data_128[95:64];
118960                          assign sbdata2_wd_align = dmi_hwdata;
118961                          assign dmi_sbdata2_nx = dmi_sbdata2_wen ? sbdata2_wd_align : sbdata2_rd_align;
118962                          assign sbdata2_rd_wen = sys_rdata_ready;
118963                          assign sbdata2_wen = (dmi_sbdata2_wen &amp; sys_reg_acc_en) | sbdata2_rd_wen;
118964                          assign dmi_sbdata2 = reg_dmi_sbdata2;
118965                      end
118966                      else begin:gen_no_sys_bus_dmi_sbdata2
118967                          assign dmi_sbdata2 = 32'd0;
118968                      end
118969                  endgenerate
118970                  generate
118971                      if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt; 96)) begin:gen_sys_bus_dmi_sbdata3
118972                          reg [31:0] reg_dmi_sbdata3;
118973                          wire [31:0] dmi_sbdata3_nx;
118974                          wire [31:0] sbdata3_wd_align;
118975                          wire [31:0] sbdata3_rd_align;
118976                          wire sbdata3_wen;
118977                          wire sbdata3_rd_wen;
118978                          always @(posedge clk or negedge dmi_resetn) begin
118979                              if (!dmi_resetn) begin
118980                                  reg_dmi_sbdata3 &lt;= 32'd0;
118981                              end
118982                              else if (sbdata3_wen) begin
118983                                  reg_dmi_sbdata3 &lt;= dmi_sbdata3_nx;
118984                              end
118985                          end
118986                  
118987                          assign sbdata3_rd_align = sys_read_data_128[127:96];
118988                          assign sbdata3_wd_align = dmi_hwdata;
118989                          assign dmi_sbdata3_nx = dmi_sbdata3_wen ? sbdata3_wd_align : sbdata3_rd_align;
118990                          assign sbdata3_rd_wen = sys_rdata_ready;
118991                          assign sbdata3_wen = (dmi_sbdata3_wen &amp; sys_reg_acc_en) | sbdata3_rd_wen;
118992                          assign dmi_sbdata3 = reg_dmi_sbdata3;
118993                      end
118994                      else begin:gen_no_sys_bus_dmi_sbdata3
118995                          assign dmi_sbdata3 = 32'd0;
118996                      end
118997                  endgenerate
118998                  assign dmi_read_ready = dmi_hready;
118999                  assign dmi_hrdata_wen = dmi_read_ready &amp; dmi_req_valid &amp; !dmi_hwrite;
119000                  always @(posedge clk or negedge dmi_resetn) begin
119001     1/1              if (!dmi_resetn) begin
119002     1/1                  dmi_hrdata &lt;= 32'd0;
119003                      end
119004     1/1              else if (dmi_hrdata_wen) begin
119005     1/1                  dmi_hrdata &lt;= dmi_hrdata_nx;
119006                      end
                        MISSING_ELSE
119007                  end
119008                  
119009                  always @* begin
119010     1/1              case (dmi_haddr[8:2])
119011     1/1                  DMI_ADDR_DMSTATUS: dmi_hrdata_nx = dmi_dmstatus;
119012     1/1                  DMI_ADDR_DMCONTROL: dmi_hrdata_nx = dmi_dmcontrol;
119013     1/1                  DMI_ADDR_HARTINFO: dmi_hrdata_nx = dmi_hartinfo;
119014     <font color = "red">0/1     ==>          DMI_ADDR_HALTSUM1: dmi_hrdata_nx = dmi_haltsum1;</font>
119015     <font color = "red">0/1     ==>          DMI_ADDR_HAWINDOWSEL: dmi_hrdata_nx = dmi_hawindowsel;</font>
119016     <font color = "red">0/1     ==>          DMI_ADDR_HAWINDOW: dmi_hrdata_nx = dmi_hawindow;</font>
119017     1/1                  DMI_ADDR_ABSTRACTCS: dmi_hrdata_nx = dmi_abstractcs;
119018     <font color = "red">0/1     ==>          DMI_ADDR_COMMAND: dmi_hrdata_nx = dmi_command;</font>
119019     <font color = "red">0/1     ==>          DMI_ADDR_ABSTRACTAUTO: dmi_hrdata_nx = dmi_abstractauto;</font>
119020     <font color = "red">0/1     ==>          DMI_ADDR_DEVTREEADDR0: dmi_hrdata_nx = dmi_devtreeaddr0;</font>
119021     <font color = "red">0/1     ==>          DMI_ADDR_DEVTREEADDR1: dmi_hrdata_nx = dmi_devtreeaddr1;</font>
119022     <font color = "red">0/1     ==>          DMI_ADDR_DEVTREEADDR2: dmi_hrdata_nx = dmi_devtreeaddr2;</font>
119023     <font color = "red">0/1     ==>          DMI_ADDR_DEVTREEADDR3: dmi_hrdata_nx = dmi_devtreeaddr3;</font>
119024     <font color = "red">0/1     ==>          DMI_ADDR_DATA0: dmi_hrdata_nx = dmi_data0;</font>
119025     <font color = "red">0/1     ==>          DMI_ADDR_DATA1: dmi_hrdata_nx = dmi_data1;</font>
119026     <font color = "red">0/1     ==>          DMI_ADDR_DATA2: dmi_hrdata_nx = dmi_data2;</font>
119027     <font color = "red">0/1     ==>          DMI_ADDR_DATA3: dmi_hrdata_nx = dmi_data3;</font>
119028     <font color = "red">0/1     ==>          DMI_ADDR_DATA4: dmi_hrdata_nx = 32'd0;</font>
119029     <font color = "red">0/1     ==>          DMI_ADDR_DATA5: dmi_hrdata_nx = 32'd0;</font>
119030     <font color = "red">0/1     ==>          DMI_ADDR_DATA6: dmi_hrdata_nx = 32'd0;</font>
119031     <font color = "red">0/1     ==>          DMI_ADDR_DATA7: dmi_hrdata_nx = 32'd0;</font>
119032     <font color = "red">0/1     ==>          DMI_ADDR_DATA8: dmi_hrdata_nx = 32'd0;</font>
119033     <font color = "red">0/1     ==>          DMI_ADDR_DATA9: dmi_hrdata_nx = 32'd0;</font>
119034     <font color = "red">0/1     ==>          DMI_ADDR_DATA10: dmi_hrdata_nx = 32'd0;</font>
119035     <font color = "red">0/1     ==>          DMI_ADDR_DATA11: dmi_hrdata_nx = 32'd0;</font>
119036     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF0: dmi_hrdata_nx = dmi_progbuf0;</font>
119037     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF1: dmi_hrdata_nx = dmi_progbuf1;</font>
119038     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF2: dmi_hrdata_nx = dmi_progbuf2;</font>
119039     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF3: dmi_hrdata_nx = dmi_progbuf3;</font>
119040     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF4: dmi_hrdata_nx = dmi_progbuf4;</font>
119041     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF5: dmi_hrdata_nx = dmi_progbuf5;</font>
119042     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF6: dmi_hrdata_nx = dmi_progbuf6;</font>
119043     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF7: dmi_hrdata_nx = dmi_progbuf7;</font>
119044     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF8: dmi_hrdata_nx = dmi_progbuf8;</font>
119045     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF9: dmi_hrdata_nx = dmi_progbuf9;</font>
119046     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF10: dmi_hrdata_nx = dmi_progbuf10;</font>
119047     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF11: dmi_hrdata_nx = dmi_progbuf11;</font>
119048     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF12: dmi_hrdata_nx = dmi_progbuf12;</font>
119049     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF13: dmi_hrdata_nx = dmi_progbuf13;</font>
119050     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF14: dmi_hrdata_nx = dmi_progbuf14;</font>
119051     <font color = "red">0/1     ==>          DMI_ADDR_PROGBUF15: dmi_hrdata_nx = dmi_progbuf15;</font>
119052     <font color = "red">0/1     ==>          DMI_ADDR_DMCS2: dmi_hrdata_nx = dmi_dmcs2;</font>
119053     <font color = "red">0/1     ==>          DMI_ADDR_SERCS: dmi_hrdata_nx = dmi_sercs;</font>
119054     <font color = "red">0/1     ==>          DMI_ADDR_SERTX: dmi_hrdata_nx = dmi_sertx;</font>
119055     <font color = "red">0/1     ==>          DMI_ADDR_SERRX: dmi_hrdata_nx = dmi_serrx;</font>
119056     1/1                  DMI_ADDR_SBCS: dmi_hrdata_nx = dmi_sbcs;
119057     1/1                  DMI_ADDR_SBADDRESS0: dmi_hrdata_nx = dmi_sbaddress0;
119058     <font color = "red">0/1     ==>          DMI_ADDR_SBADDRESS1: dmi_hrdata_nx = dmi_sbaddress1;</font>
119059     <font color = "red">0/1     ==>          DMI_ADDR_SBADDRESS2: dmi_hrdata_nx = dmi_sbaddress2;</font>
119060     <font color = "red">0/1     ==>          DMI_ADDR_SBADDRESS3: dmi_hrdata_nx = dmi_sbaddress3;</font>
119061     1/1                  DMI_ADDR_SBDATA0: dmi_hrdata_nx = dmi_sbdata0;
119062     <font color = "red">0/1     ==>          DMI_ADDR_SBDATA1: dmi_hrdata_nx = dmi_sbdata1;</font>
119063     <font color = "red">0/1     ==>          DMI_ADDR_SBDATA2: dmi_hrdata_nx = dmi_sbdata2;</font>
119064     <font color = "red">0/1     ==>          DMI_ADDR_SBDATA3: dmi_hrdata_nx = dmi_sbdata3;</font>
119065     <font color = "red">0/1     ==>          DMI_ADDR_HALTSUM0: dmi_hrdata_nx = dmi_haltsum0;</font>
119066     <font color = "red">0/1     ==>          DMI_ADDR_CUSTOM_VERSION: dmi_hrdata_nx = VERSION;</font>
119067     1/1                  default: dmi_hrdata_nx = 32'd0;
119068                      endcase
119069                  end
119070                  
119071                  generate
119072                      genvar i_rv_hrd;
119073                      if (RV_BUS_TYPE == &quot;ahb&quot;) begin:gen_rv_interface_ahb
119074                          reg rv_write_cmd_valid_dp;
119075                          reg [8:2] rv_haddr_dp;
119076                          reg [2:0] rv_hsize_dp;
119077                          wire [63:0] rv_hwdata_64bit;
119078                          wire [DATA_WIDTH - 1:0] reg_rv_hrdata_nx;
119079                          reg [DATA_WIDTH - 1:0] reg_rv_hrdata;
119080                          wire hrdata_sel_high_part;
119081                          wire rv_req_valid;
119082                          reg reg_rv_hreadyout;
119083                          wire reg_rv_hreadyout_nx;
119084                          wire rv_htrans_idle_or_busy;
119085                          always @(posedge clk or negedge bus_resetn) begin
119086                              if (!bus_resetn) begin
119087                                  reg_rv_hreadyout &lt;= 1'b1;
119088                              end
119089                              else begin
119090                                  reg_rv_hreadyout &lt;= reg_rv_hreadyout_nx;
119091                              end
119092                          end
119093                  
119094                          always @(posedge clk or negedge bus_resetn) begin
119095                              if (!bus_resetn) begin
119096                                  rv_haddr_dp &lt;= 7'd0;
119097                                  rv_hsize_dp &lt;= 3'd0;
119098                                  rv_write_cmd_valid_dp &lt;= 1'b0;
119099                              end
119100                              else if (rv_hready) begin
119101                                  rv_haddr_dp &lt;= rv_haddr[8:2];
119102                                  rv_hsize_dp &lt;= rv_hsize;
119103                                  rv_write_cmd_valid_dp &lt;= rv_write_cmd_valid;
119104                              end
119105                          end
119106                  
119107                          always @(posedge clk or negedge bus_resetn) begin
119108                              if (!bus_resetn) begin
119109                                  reg_rv_hrdata &lt;= {DATA_WIDTH{1'b0}};
119110                              end
119111                              else if (rv_read_req_valid) begin
119112                                  reg_rv_hrdata &lt;= reg_rv_hrdata_nx;
119113                              end
119114                          end
119115                  
119116                          assign rv_req_valid = rv_hsel &amp; rv_htrans[1] &amp; rv_hready;
119117                          assign rv_write_cmd_valid = rv_req_valid &amp; rv_hwrite;
119118                          assign rv_write_req_valid = rv_write_cmd_valid_dp;
119119                          assign rv_write_high_part = (rv_hsize_dp == 3'h3) | ((rv_hsize_dp &lt;= 3'h2) &amp; rv_wr_addr[2]);
119120                          assign rv_write_low_part = (rv_hsize_dp == 3'h3) | ((rv_hsize_dp &lt;= 3'h2) &amp; ~rv_wr_addr[2]);
119121                          assign rv_htrans_idle_or_busy = (rv_htrans[1] == 1'b0);
119122                          assign reg_rv_hreadyout_nx = rv_htrans_idle_or_busy | !(rv_write_cmd_valid | serial0_tx_may_overflow | serial0_tx_will_overflow | serial0_rx_will_underflow);
119123                          assign rv_hreadyout = reg_rv_hreadyout;
119124                          assign hrdata_sel_high_part = (DATA_WIDTH == 32) &amp; rv_rd_addr[2];
119125                          for (i_rv_hrd = 0; i_rv_hrd &lt; DATA_WIDTH; i_rv_hrd = i_rv_hrd + 32) begin:gen_rv_hrdata_nx
119126                              if (i_rv_hrd == 32) begin:gen_rv_hrdata_63_32
119127                                  assign reg_rv_hrdata_nx[(i_rv_hrd + 31):i_rv_hrd] = rv_rd_data[(i_rv_hrd + 31):i_rv_hrd];
119128                              end
119129                              else begin:gen_rv_hrdata_31_0
119130                                  assign reg_rv_hrdata_nx[(i_rv_hrd + 31):i_rv_hrd] = hrdata_sel_high_part ? rv_rd_data[63:32] : rv_rd_data[31:0];
119131                              end
119132                          end
119133                          assign rv_read_req_valid = rv_req_valid &amp; !rv_hwrite;
119134                          assign rv_hwdata_64bit[63:32] = rv_hwdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)];
119135                          assign rv_hwdata_64bit[31:0] = rv_hwdata[31:0];
119136                          assign rv_wr_addr = rv_haddr_dp;
119137                          assign rv_wr_data[63:32] = rv_hwdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)];
119138                          assign rv_wr_data[31:0] = rv_hwdata[31:0];
119139                          assign rv_rd_addr = rv_haddr[8:2];
119140                          assign rv_hrdata = reg_rv_hrdata;
119141                          assign rv_hresp = HRESP_OKAY;
119142                      end
119143                  endgenerate
119144                  generate
119145                      if (RV_BUS_TYPE != &quot;ahb&quot;) begin:gen_rv_interface_axi_dummy
119146                          assign rv_hrdata = {DATA_WIDTH{1'b0}};
119147                          assign rv_hreadyout = 1'b1;
119148                          assign rv_hresp = 2'd0;
119149                      end
119150                  endgenerate
119151                  generate
119152                      genvar i_rv_rd;
119153                      if (RV_BUS_TYPE == &quot;axi&quot;) begin:gen_rv_interface_axi
119154                          reg [8:2] reg_rv_awaddr;
119155                          reg [(DATA_WIDTH / 8) - 1:0] reg_rv_wstrb;
119156                          wire [(DATA_WIDTH / 8) - 1:0] selected_wstrb;
119157                          reg aw_ch_pending;
119158                          reg w_ch_pending;
119159                          reg ar_ch_pending;
119160                          wire b_ch_pending;
119161                          wire aw_ch_taken;
119162                          wire w_ch_taken;
119163                          wire b_ch_taken;
119164                          wire set_aw_ch_pending;
119165                          wire clr_aw_ch_pending;
119166                          wire aw_ch_pending_nx;
119167                          wire set_w_ch_pending;
119168                          wire clr_w_ch_pending;
119169                          wire w_ch_pending_nx;
119170                          wire set_ar_ch_pending;
119171                          wire clr_ar_ch_pending;
119172                          wire ar_ch_pending_nx;
119173                          reg [DATA_WIDTH - 1:0] reg_rv_wdata;
119174                          wire [DATA_WIDTH - 1:0] reg_rv_wdata_nx;
119175                          wire write_taken;
119176                          wire valid_wstrb;
119177                          reg reg_rv_bvalid;
119178                          reg [RV_ID_WIDTH - 1:0] reg_rv_bid;
119179                          wire [RV_ID_WIDTH - 1:0] reg_rv_bid_nx;
119180                          wire set_reg_rv_bvalid;
119181                          wire clr_reg_rv_bvalid;
119182                          wire reg_rv_bvalid_nx;
119183                          wire bid_update;
119184                          reg reg_rv_rvalid;
119185                          wire set_reg_rv_rvalid;
119186                          wire clr_reg_rv_rvalid;
119187                          wire reg_rv_rvalid_nx;
119188                          wire rdata_sel_high_part;
119189                          reg [RV_ID_WIDTH - 1:0] reg_rv_rid;
119190                          wire [RV_ID_WIDTH - 1:0] reg_rv_rid_nx;
119191                          reg [DATA_WIDTH - 1:0] reg_rv_rdata;
119192                          wire [DATA_WIDTH - 1:0] reg_rv_rdata_nx;
119193                          wire rid_update;
119194                          wire ar_ch_taken;
119195                          wire r_ch_taken;
119196                          always @(posedge clk or negedge bus_resetn) begin
119197     1/1                      if (!bus_resetn) begin
119198     1/1                          reg_rv_awaddr &lt;= 7'd0;
119199                              end
119200     1/1                      else if (aw_ch_taken) begin
119201     <font color = "red">0/1     ==>                  reg_rv_awaddr &lt;= rv_awaddr[8:2];</font>
119202                              end
                        MISSING_ELSE
119203                          end
119204                  
119205                          always @(posedge clk or negedge bus_resetn) begin
119206     1/1                      if (!bus_resetn) begin
119207     1/1                          reg_rv_wdata &lt;= {DATA_WIDTH{1'b0}};
119208     1/1                          reg_rv_wstrb &lt;= {(DATA_WIDTH / 8){1'b0}};
119209                              end
119210     1/1                      else if (w_ch_taken) begin
119211     <font color = "red">0/1     ==>                  reg_rv_wdata &lt;= reg_rv_wdata_nx;</font>
119212     <font color = "red">0/1     ==>                  reg_rv_wstrb &lt;= rv_wstrb;</font>
119213                              end
                        MISSING_ELSE
119214                          end
119215                  
119216                          always @(posedge clk or negedge bus_resetn) begin
119217     1/1                      if (!bus_resetn) begin
119218     1/1                          reg_rv_rdata &lt;= {DATA_WIDTH{1'b0}};
119219                              end
119220     1/1                      else if (ar_ch_taken) begin
119221     <font color = "red">0/1     ==>                  reg_rv_rdata &lt;= reg_rv_rdata_nx;</font>
119222                              end
                        MISSING_ELSE
119223                          end
119224                  
119225                          always @(posedge clk or negedge bus_resetn) begin
119226     1/1                      if (!bus_resetn) begin
119227     1/1                          aw_ch_pending &lt;= 1'b0;
119228     1/1                          w_ch_pending &lt;= 1'b0;
119229     1/1                          ar_ch_pending &lt;= 1'b0;
119230     1/1                          reg_rv_rvalid &lt;= 1'b0;
119231     1/1                          reg_rv_bvalid &lt;= 1'b0;
119232                              end
119233                              else begin
119234     1/1                          aw_ch_pending &lt;= aw_ch_pending_nx;
119235     1/1                          w_ch_pending &lt;= w_ch_pending_nx;
119236     1/1                          ar_ch_pending &lt;= ar_ch_pending_nx;
119237     1/1                          reg_rv_bvalid &lt;= reg_rv_bvalid_nx;
119238     1/1                          reg_rv_rvalid &lt;= reg_rv_rvalid_nx;
119239                              end
119240                          end
119241                  
119242                          always @(posedge clk or negedge bus_resetn) begin
119243     1/1                      if (!bus_resetn) begin
119244     1/1                          reg_rv_bid &lt;= {RV_ID_WIDTH{1'b0}};
119245                              end
119246     1/1                      else if (bid_update) begin
119247     <font color = "red">0/1     ==>                  reg_rv_bid &lt;= reg_rv_bid_nx;</font>
119248                              end
                        MISSING_ELSE
119249                          end
119250                  
119251                          always @(posedge clk or negedge bus_resetn) begin
119252     1/1                      if (!bus_resetn) begin
119253     1/1                          reg_rv_rid &lt;= {RV_ID_WIDTH{1'b0}};
119254                              end
119255     1/1                      else if (rid_update) begin
119256     <font color = "red">0/1     ==>                  reg_rv_rid &lt;= reg_rv_rid_nx;</font>
119257                              end
                        MISSING_ELSE
119258                          end
119259                  
119260                          assign aw_ch_taken = rv_awvalid &amp; rv_awready;
119261                          assign w_ch_taken = rv_wvalid &amp; rv_wready;
119262                          assign set_aw_ch_pending = aw_ch_taken &amp; ~w_ch_taken &amp; ~w_ch_pending;
119263                          assign clr_aw_ch_pending = (aw_ch_pending &amp; w_ch_taken &amp; ~aw_ch_taken) | sys_bus_reset;
119264                          assign aw_ch_pending_nx = set_aw_ch_pending | (aw_ch_pending &amp; ~clr_aw_ch_pending);
119265                          assign set_w_ch_pending = w_ch_taken &amp; ~aw_ch_taken &amp; ~aw_ch_pending;
119266                          assign clr_w_ch_pending = (w_ch_pending &amp; aw_ch_taken &amp; ~w_ch_taken) | sys_bus_reset;
119267                          assign w_ch_pending_nx = set_w_ch_pending | (w_ch_pending &amp; ~clr_w_ch_pending);
119268                          assign selected_wstrb = w_ch_pending ? reg_rv_wstrb : rv_wstrb;
119269                          assign valid_wstrb = |selected_wstrb;
119270                          assign write_taken = (aw_ch_taken &amp; w_ch_taken) | (aw_ch_taken &amp; w_ch_pending) | (aw_ch_pending &amp; w_ch_taken);
119271                          assign rv_write_cmd_valid = write_taken &amp; valid_wstrb;
119272                          assign rv_write_req_valid = write_taken &amp; valid_wstrb;
119273                          assign rv_write_high_part = (DATA_WIDTH == 64) &amp; (|selected_wstrb[((DATA_WIDTH / 8) - 1):((DATA_WIDTH / 8) - 4)]);
119274                          assign rv_write_low_part = |selected_wstrb[3:0];
119275                          assign reg_rv_wdata_nx = rv_wdata;
119276                          assign rv_wr_addr = aw_ch_pending ? reg_rv_awaddr : rv_awaddr[8:2];
119277                          assign rv_wr_data[63:32] = w_ch_pending ? reg_rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)];
119278                          assign rv_wr_data[31:0] = w_ch_pending ? reg_rv_wdata[31:0] : rv_wdata[31:0];
119279                          assign rv_awready = ~aw_ch_pending &amp; ~b_ch_pending;
119280                          assign rv_wready = ~w_ch_pending &amp; ~b_ch_pending;
119281                          assign b_ch_taken = rv_bvalid &amp; rv_bready;
119282                          assign b_ch_pending = rv_bvalid;
119283                          assign set_reg_rv_bvalid = write_taken;
119284                          assign clr_reg_rv_bvalid = b_ch_taken | sys_bus_reset;
119285                          assign reg_rv_bvalid_nx = set_reg_rv_bvalid | (~clr_reg_rv_bvalid &amp; reg_rv_bvalid);
119286                          assign reg_rv_bid_nx = rv_awid;
119287                          assign bid_update = aw_ch_taken;
119288                          assign rv_bvalid = reg_rv_bvalid;
119289                          assign rv_bid = reg_rv_bid;
119290                          assign rv_bresp = NDS_ARESP_OK;
119291                          assign ar_ch_taken = rv_arvalid &amp; rv_arready;
119292                          assign r_ch_taken = rv_rvalid &amp; rv_rready;
119293                          assign rv_read_req_valid = rv_arvalid &amp; rv_arready;
119294                          assign set_ar_ch_pending = ar_ch_taken;
119295                          assign clr_ar_ch_pending = (r_ch_taken &amp; ar_ch_pending) | sys_bus_reset;
119296                          assign ar_ch_pending_nx = set_ar_ch_pending | (ar_ch_pending &amp; ~clr_ar_ch_pending);
119297                          assign rv_arready = ~ar_ch_pending;
119298                          assign set_reg_rv_rvalid = ar_ch_taken;
119299                          assign clr_reg_rv_rvalid = r_ch_taken | sys_bus_reset;
119300                          assign reg_rv_rvalid_nx = set_reg_rv_rvalid | (~clr_reg_rv_rvalid &amp; reg_rv_rvalid);
119301                          assign rdata_sel_high_part = (DATA_WIDTH == 32) &amp; rv_araddr[2];
119302                          for (i_rv_rd = 0; i_rv_rd &lt; DATA_WIDTH; i_rv_rd = i_rv_rd + 32) begin:gen_rv_rdata_nx
119303                              if (i_rv_rd == 32) begin:gen_rv_rdata_63_32
119304                                  assign reg_rv_rdata_nx[(i_rv_rd + 31):i_rv_rd] = rv_rd_data[(i_rv_rd + 31):i_rv_rd];
119305                              end
119306                              else begin:gen_rv_rdata_31_0
119307                                  assign reg_rv_rdata_nx[(i_rv_rd + 31):i_rv_rd] = rdata_sel_high_part ? rv_rd_data[63:32] : rv_rd_data[31:0];
119308                              end
119309                          end
119310                          assign rid_update = ar_ch_taken;
119311                          assign reg_rv_rid_nx = rv_arid;
119312                          assign rv_rd_addr = rv_araddr[8:2];
119313                          assign rv_rid = reg_rv_rid;
119314                          assign rv_rresp = NDS_ARESP_OK;
119315                          assign rv_rdata = reg_rv_rdata;
119316                          assign rv_rvalid = reg_rv_rvalid;
119317                          assign rv_rlast = 1'b1;
119318                      end
119319                  endgenerate
119320                  generate
119321                      if (RV_BUS_TYPE != &quot;axi&quot;) begin:gen_rv_interface_ahb_dummy
119322                          assign rv_awready = 1'b0;
119323                          assign rv_wready = 1'b0;
119324                          assign rv_bid = {RV_ID_WIDTH{1'b0}};
119325                          assign rv_bresp = 2'd0;
119326                          assign rv_bvalid = 1'b0;
119327                          assign rv_arready = 1'b0;
119328                          assign rv_rid = {RV_ID_WIDTH{1'b0}};
119329                          assign rv_rdata = {DATA_WIDTH{1'b0}};
119330                          assign rv_rresp = 2'd0;
119331                          assign rv_rlast = 1'd0;
119332                          assign rv_rvalid = 1'd0;
119333                      end
119334                  endgenerate
119335                  generate
119336                      if (DATA_WIDTH == 64) begin:gen_write_enable_for_64bit_bus
119337                          assign rv_progbuf0_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF0) &amp; rv_write_low_part;
119338                          assign rv_progbuf1_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF0) &amp; (rv_wr_addr[2] | rv_write_high_part);
119339                          assign rv_progbuf2_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF2) &amp; rv_write_low_part;
119340                          assign rv_progbuf3_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF2) &amp; (rv_wr_addr[2] | rv_write_high_part);
119341                          assign rv_progbuf4_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF4) &amp; rv_write_low_part;
119342                          assign rv_progbuf5_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF4) &amp; (rv_wr_addr[2] | rv_write_high_part);
119343                          assign rv_progbuf6_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF6) &amp; rv_write_low_part;
119344                          assign rv_progbuf7_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF6) &amp; (rv_wr_addr[2] | rv_write_high_part);
119345                          assign rv_progbuf8_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF8) &amp; rv_write_low_part;
119346                          assign rv_progbuf9_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF8) &amp; (rv_wr_addr[2] | rv_write_high_part);
119347                          assign rv_progbuf10_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF10) &amp; rv_write_low_part;
119348                          assign rv_progbuf11_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF10) &amp; (rv_wr_addr[2] | rv_write_high_part);
119349                          assign rv_progbuf12_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF12) &amp; rv_write_low_part;
119350                          assign rv_progbuf13_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF12) &amp; (rv_wr_addr[2] | rv_write_high_part);
119351                          assign rv_progbuf14_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF14) &amp; rv_write_low_part;
119352                          assign rv_progbuf15_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_PROGBUF14) &amp; (rv_wr_addr[2] | rv_write_high_part);
119353                          assign rv_data0_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA0) &amp; rv_write_low_part;
119354                          assign rv_data1_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_DATA0) &amp; (rv_wr_addr[2] | rv_write_high_part);
119355                          assign rv_data2_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA2) &amp; rv_write_low_part;
119356                          assign rv_data3_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_DATA2) &amp; (rv_wr_addr[2] | rv_write_high_part);
119357                          assign rv_cmd_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_COMMAND) &amp; rv_write_low_part;
119358                          assign rv_notify_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_COMMAND) &amp; (rv_wr_addr[2] | rv_write_high_part);
119359                          assign rv_resume_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_RESUME) &amp; rv_write_low_part;
119360                          assign rv_exception_wen = rv_write_req_valid &amp; ({rv_wr_addr[8:3],1'b0} == RV_ADDR_RESUME) &amp; (rv_wr_addr[2] | rv_write_high_part);
119361                      end
119362                      else begin:gen_write_enable_for_32bit_bus
119363                          assign rv_progbuf0_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF0);
119364                          assign rv_progbuf1_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF1);
119365                          assign rv_progbuf2_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF2);
119366                          assign rv_progbuf3_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF3);
119367                          assign rv_progbuf4_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF4);
119368                          assign rv_progbuf5_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF5);
119369                          assign rv_progbuf6_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF6);
119370                          assign rv_progbuf7_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF7);
119371                          assign rv_progbuf8_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF8);
119372                          assign rv_progbuf9_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF9);
119373                          assign rv_progbuf10_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF10);
119374                          assign rv_progbuf11_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF11);
119375                          assign rv_progbuf12_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF12);
119376                          assign rv_progbuf13_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF13);
119377                          assign rv_progbuf14_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF14);
119378                          assign rv_progbuf15_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_PROGBUF15);
119379                          assign rv_data0_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA0);
119380                          assign rv_data1_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA1);
119381                          assign rv_data2_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA2);
119382                          assign rv_data3_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_DATA3);
119383                          assign rv_cmd_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_COMMAND);
119384                          assign rv_notify_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_NOTIFY);
119385                          assign rv_resume_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_RESUME);
119386                          assign rv_exception_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_EXCEPTION);
119387                      end
119388                  endgenerate
119389                  assign rv_serial0_tx_wen = rv_write_req_valid &amp; (rv_wr_addr == RV_ADDR_SERIAL0);
119390                  assign rv_serial0_tx_wen_nx = rv_write_cmd_valid &amp; (rv_wr_addr == RV_ADDR_SERIAL0);
119391                  assign rv_serial0_rx_ren = rv_read_req_valid &amp; (rv_rd_addr == RV_ADDR_SERIAL0);
119392                  always @* begin
119393     1/1              case ({rv_rd_addr[8:3],1'b0})
119394     1/1                  7'h00: rv_rd_data = {32'h00c0006f,32'h0180006f};
119395     <font color = "red">0/1     ==>          7'h02: rv_rd_data = {32'h00c0006f,32'h0080006f};</font>
119396     <font color = "red">0/1     ==>          7'h04: rv_rd_data = {32'h00c0006f,32'h18802623};</font>
119397     <font color = "red">0/1     ==>          7'h06: rv_rd_data = {32'h7b349073,32'h7b241073};</font>
119398     <font color = "red">0/1     ==>          7'h08: rv_rd_data = {32'hf1402473,32'h18002483};</font>
119399     <font color = "red">0/1     ==>          7'h0a: rv_rd_data = {32'h18802223,32'h00047413 | (HARTID_MASK &lt;&lt; 20)};</font>
119400     <font color = "red">0/1     ==>          7'h0c: rv_rd_data = {32'h4004c493,32'h02848a63};</font>
119401     <font color = "red">0/1     ==>          7'h0e: rv_rd_data = {32'h18002483,32'h00848c63};</font>
119402     <font color = "red">0/1     ==>          7'h10: rv_rd_data = {32'h7b202473,32'h18802223};</font>
119403     <font color = "red">0/1     ==>          7'h12: rv_rd_data = {32'h00100073,32'h7b3024f3};</font>
119404     <font color = "red">0/1     ==>          7'h14: rv_rd_data = {32'h0ff0000f,32'h18802423};</font>
119405     <font color = "red">0/1     ==>          7'h16: rv_rd_data = {32'h7b3024f3,32'h7b202473};</font>
119406     <font color = "red">0/1     ==>          7'h18: rv_rd_data = {32'h18902023,32'h7b200073};</font>
119407     <font color = "red">0/1     ==>          7'h1a: rv_rd_data = {32'h7b3024f3,32'h7b202473};</font>
119408     <font color = "red">0/1     ==>          7'h1c: rv_rd_data = {32'h00100073,32'h10000067};</font>
119409     1/1                  RV_ADDR_PROGBUF0: rv_rd_data = {dmi_progbuf1,dmi_progbuf0};
119410     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF2: rv_rd_data = {dmi_progbuf3,dmi_progbuf2};</font>
119411     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF4: rv_rd_data = {dmi_progbuf5,dmi_progbuf4};</font>
119412     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF6: rv_rd_data = {dmi_progbuf7,dmi_progbuf6};</font>
119413     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF8: rv_rd_data = {dmi_progbuf9,dmi_progbuf8};</font>
119414     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF10: rv_rd_data = {dmi_progbuf11,dmi_progbuf10};</font>
119415     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF12: rv_rd_data = {dmi_progbuf13,dmi_progbuf12};</font>
119416     <font color = "red">0/1     ==>          RV_ADDR_PROGBUF14: rv_rd_data = {dmi_progbuf15,dmi_progbuf14};</font>
119417     <font color = "red">0/1     ==>          RV_ADDR_DATA0: rv_rd_data = {dmi_data1,dmi_data0};</font>
119418     <font color = "red">0/1     ==>          RV_ADDR_DATA2: rv_rd_data = {dmi_data3,dmi_data2};</font>
119419     <font color = "red">0/1     ==>          RV_ADDR_DATA4: rv_rd_data = 64'd0;</font>
119420     <font color = "red">0/1     ==>          RV_ADDR_DATA6: rv_rd_data = 64'd0;</font>
119421     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG0: rv_rd_data = {abs_prog1,abs_prog0};</font>
119422     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG2: rv_rd_data = {abs_prog3,abs_prog2};</font>
119423     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG4: rv_rd_data = {abs_prog5,abs_prog4};</font>
119424     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG6: rv_rd_data = {abs_prog7,abs_prog6};</font>
119425     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG8: rv_rd_data = {abs_prog9,abs_prog8};</font>
119426     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG10: rv_rd_data = {abs_prog11,abs_prog10};</font>
119427     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG12: rv_rd_data = {abs_prog13,abs_prog12};</font>
119428     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG14: rv_rd_data = {abs_prog15,abs_prog14};</font>
119429     <font color = "red">0/1     ==>          RV_ADDR_ABSPROG16: rv_rd_data = {abs_prog17,abs_prog16};</font>
119430     <font color = "red">0/1     ==>          RV_ADDR_COMMAND: rv_rd_data = {rv_notify,rv_command};</font>
119431     <font color = "red">0/1     ==>          RV_ADDR_RESUME: rv_rd_data = {rv_exception,rv_resume};</font>
119432     <font color = "red">0/1     ==>          RV_ADDR_SERIAL0: rv_rd_data = {32'd0,rv_serrx};</font>
119433     1/1                  default: rv_rd_data = 64'd0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod967.html" >ncepldm200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>215</td><td>83</td><td>38.60</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>215</td><td>83</td><td>38.60</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116907
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_WRITE_GPR_0_32 : ABS_WRITE_GPR_0_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116908
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_READ_GPR_0_32 : ABS_READ_GPR_0_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116909
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_WRITE_FPR_0_32 : ABS_WRITE_FPR_0_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116910
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_READ_FPR_0_32 : ABS_READ_FPR_0_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116923
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116927
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116928
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116930
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116931
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116936
 EXPRESSION ((abs_size == ABS_SIZE_32) ? ABS_READ_CSR_2_32 : ABS_READ_CSR_2_64)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116963
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116966
 EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116980
 EXPRESSION (abs_write ? ((ABS_MEM_ACCESS_7_ST | {17'b0, abs_aamsize, 12'b0})) : ((ABS_MEM_ACCESS_7_LD | {17'b0, abs_aamsize, 12'b0})))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116981
 EXPRESSION (abs_write ? ((ABS_MEM_ACCESS_8_ST | {17'b0, abs_aamsize, 12'b0})) : ((ABS_MEM_ACCESS_8_LD | {17'b0, abs_aamsize, 12'b0})))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116982
 EXPRESSION (abs_aampostincr ? ((ABS_MEM_ACCESS_POSTINCR_9 | (32'h00100000 &lt;&lt; abs_aamsize))) : ABS_MEM_ACCESS_9)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116991
 EXPRESSION 
 Number  Term
      1  abs_cmd_mem_access ? abs_mem_access_prog0 : (abs_cmd_reg_access ? (abs_transfer ? _abs_reg_access_prog0 : (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116991
 SUB-EXPRESSION (abs_cmd_reg_access ? (abs_transfer ? _abs_reg_access_prog0 : (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116991
 SUB-EXPRESSION (abs_transfer ? _abs_reg_access_prog0 : (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116991
 SUB-EXPRESSION (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116992
 EXPRESSION (abs_cmd_mem_access ? abs_mem_access_prog1 : _abs_reg_access_prog1)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116993
 EXPRESSION (abs_cmd_mem_access ? abs_mem_access_prog2 : _abs_reg_access_prog2)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116994
 EXPRESSION (abs_cmd_mem_access ? abs_mem_access_prog3 : _abs_reg_access_prog3)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116995
 EXPRESSION (abs_cmd_mem_access ? abs_mem_access_prog4 : _abs_reg_access_prog4)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116996
 EXPRESSION (abs_cmd_mem_access ? abs_mem_access_prog5 : INSN_EBREAK)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117023
 EXPRESSION (hart_halted_event[0] ? HART_STATE_HALTED : HART_STATE_RUNNING)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117024
 EXPRESSION ((hart_resume_event[0] || hart_under_reset_sync[0]) ? HART_STATE_RUNNING : HART_STATE_HALTED)
             -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117024
 SUB-EXPRESSION (hart_resume_event[0] || hart_under_reset_sync[0])
                 ----------1---------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117153
 EXPRESSION (rv_data0_wen ? rv_wr_data[31:0] : dmi_hwdata)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117154
 EXPRESSION (rv_data1_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117154
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117155
 EXPRESSION (rv_data2_wen ? rv_wr_data[31:0] : dmi_hwdata)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117156
 EXPRESSION (rv_data3_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117156
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117157
 EXPRESSION (rv_progbuf0_wen ? rv_wr_data[31:0] : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117158
 EXPRESSION (rv_progbuf1_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117158
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117159
 EXPRESSION (rv_progbuf2_wen ? rv_wr_data[31:0] : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117160
 EXPRESSION (rv_progbuf3_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117160
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117161
 EXPRESSION (rv_progbuf4_wen ? rv_wr_data[31:0] : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117162
 EXPRESSION (rv_progbuf5_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117162
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117163
 EXPRESSION (rv_progbuf6_wen ? rv_wr_data[31:0] : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117164
 EXPRESSION (rv_progbuf7_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117164
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117165
 EXPRESSION (rv_progbuf8_wen ? rv_wr_data[31:0] : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117166
 EXPRESSION (rv_progbuf9_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117166
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117167
 EXPRESSION (rv_progbuf10_wen ? rv_wr_data[31:0] : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117168
 EXPRESSION (rv_progbuf11_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117168
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117169
 EXPRESSION (rv_progbuf12_wen ? rv_wr_data[31:0] : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117170
 EXPRESSION (rv_progbuf13_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117170
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117171
 EXPRESSION (rv_progbuf14_wen ? rv_wr_data[31:0] : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117172
 EXPRESSION (rv_progbuf15_wen ? (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0]) : dmi_hwdata)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117172
 SUB-EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wr_data[31:0])
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117507
 EXPRESSION ((dmi_dmactive &amp;&amp; (resumereq_hartsel_add_one != NHART[9:0])) ? resumereq_hartsel_add_one : 10'b0)
             -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117507
 SUB-EXPRESSION (dmi_dmactive &amp;&amp; (resumereq_hartsel_add_one != NHART[9:0]))
                 ------1-----    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117703
 EXPRESSION (rv_write_high_part ? rv_wr_data[(DATA_WIDTH - 23):(DATA_WIDTH - 32)] : rv_wr_data[9:0])
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117708
 EXPRESSION ((valid_dmi_command_wen || dmi_auto_exec) ? ABS_STATE_CHECK : ABS_STATE_IDLE)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117708
 SUB-EXPRESSION (valid_dmi_command_wen || dmi_auto_exec)
                 ----------1----------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117709
 EXPRESSION (abs_valid_command ? ABS_STATE_CMD : ABS_STATE_IDLE)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117710
 EXPRESSION ((sys_rst || abs_hartsel_unavail || abs_cmd_unexpected_resume) ? ABS_STATE_IDLE : (rv_cmd_wen ? ABS_STATE_EXE : ABS_STATE_CMD))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117710
 SUB-EXPRESSION (sys_rst || abs_hartsel_unavail || abs_cmd_unexpected_resume)
                 ---1---    ---------2---------    ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117710
 SUB-EXPRESSION (rv_cmd_wen ? ABS_STATE_EXE : ABS_STATE_CMD)
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117711
 EXPRESSION ((sys_rst || abs_hartsel_unavail) ? ABS_STATE_IDLE : (abs_notify ? (abs_cmd_quick_access ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE))
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117711
 SUB-EXPRESSION (sys_rst || abs_hartsel_unavail)
                 ---1---    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117711
 SUB-EXPRESSION (abs_notify ? (abs_cmd_quick_access ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE)
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117711
 SUB-EXPRESSION (abs_cmd_quick_access ? ABS_STATE_RESUME : ABS_STATE_IDLE)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117712
 EXPRESSION (sys_rst ? ABS_STATE_IDLE : (abs_resumeack ? ABS_STATE_IDLE : ABS_STATE_RESUME))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117712
 SUB-EXPRESSION (abs_resumeack ? ABS_STATE_IDLE : ABS_STATE_RESUME)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 EXPRESSION 
 Number  Term
      1  valid_dmi_abstractcs_wen ? abs_cmderr_w1c : ((abs_cmderr != 3'b0) ? abs_cmderr : (abs_cmderr_busy ? CMDERR_BUSY : (abs_cmderr_exception ? CMDERR_EXCEPTION : (((!abs_supported_command)) ? CMDERR_UNSUPPORTED : (((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION 
 Number  Term
      1  (abs_cmderr != 3'b0) ? abs_cmderr : (abs_cmderr_busy ? CMDERR_BUSY : (abs_cmderr_exception ? CMDERR_EXCEPTION : (((!abs_supported_command)) ? CMDERR_UNSUPPORTED : (((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION 
 Number  Term
      1  abs_cmderr_busy ? CMDERR_BUSY : (abs_cmderr_exception ? CMDERR_EXCEPTION : (((!abs_supported_command)) ? CMDERR_UNSUPPORTED : (((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION 
 Number  Term
      1  abs_cmderr_exception ? CMDERR_EXCEPTION : (((!abs_supported_command)) ? CMDERR_UNSUPPORTED : (((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION 
 Number  Term
      1  ((!abs_supported_command)) ? CMDERR_UNSUPPORTED : (((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION 
 Number  Term
      1  ((!abs_expected_state)) ? CMDERR_HALTRESUME : (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION (abs_cmd_hart_unavail ? CMDERR_HALTRESUME : (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117756
 SUB-EXPRESSION (abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER)
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117763
 EXPRESSION ((abs_cs_cmd || abs_cs_resume) ? abs_hartsel : resumereq_hartsel)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117763
 SUB-EXPRESSION (abs_cs_cmd || abs_cs_resume)
                 -----1----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118692
 EXPRESSION (dmi_sbaddress0_wen ? dmi_hwdata[3:0] : dmi_sbaddress0[3:0])
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118739
 EXPRESSION 
 Number  Term
      1  ((|gen_sys_bus_ctrl.dmi_sbaddress_bit_we)) ? gen_sys_bus_ctrl.dmi_sbaddress_wdata_128[(SYS_ADDR_WIDTH - 1):0] : gen_sys_bus_ctrl.sbaddress_add[(SYS_ADDR_WIDTH - 1):0])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118782
 EXPRESSION (dmi_sbcs_wen ? gen_sys_bus_ctrl.sbcs_sbbusyerror_w1c : (gen_sys_bus_ctrl.set_sbbusyerror ? 1'b1 : gen_sys_bus_ctrl.sbcs_sbbusyerror))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118782
 SUB-EXPRESSION (gen_sys_bus_ctrl.set_sbbusyerror ? 1'b1 : gen_sys_bus_ctrl.sbcs_sbbusyerror)
                 ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118799
 EXPRESSION 
 Number  Term
      1  gen_sys_bus_ctrl.unsupported_size ? SYS_BUS_SBERROR_SIZE_UNSUPPORTED : (gen_sys_bus_ctrl.unalign_addr_err ? SYS_BUS_SBERROR_ALIGN_ERROR : (sys_bus_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118799
 SUB-EXPRESSION (gen_sys_bus_ctrl.unalign_addr_err ? SYS_BUS_SBERROR_ALIGN_ERROR : (sys_bus_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE))
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118799
 SUB-EXPRESSION (sys_bus_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118801
 EXPRESSION 
 Number  Term
      1  gen_sys_bus_ctrl.clr_sbcs_sberror ? gen_sys_bus_ctrl.sbcs_sberror_w1c : ((gen_sys_bus_ctrl.sbcs_sberror != 3'b0) ? gen_sys_bus_ctrl.sbcs_sberror : (gen_sys_bus_ctrl.sys_bus_resp_err ? SYS_BUS_SBERROR_BADADDR : (gen_sys_bus_ctrl.sb_cmd_issue ? gen_sys_bus_ctrl.sb_cmd_error : (gen_sys_bus_ctrl.sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118801
 SUB-EXPRESSION 
 Number  Term
      1  (gen_sys_bus_ctrl.sbcs_sberror != 3'b0) ? gen_sys_bus_ctrl.sbcs_sberror : (gen_sys_bus_ctrl.sys_bus_resp_err ? SYS_BUS_SBERROR_BADADDR : (gen_sys_bus_ctrl.sb_cmd_issue ? gen_sys_bus_ctrl.sb_cmd_error : (gen_sys_bus_ctrl.sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118801
 SUB-EXPRESSION 
 Number  Term
      1  gen_sys_bus_ctrl.sys_bus_resp_err ? SYS_BUS_SBERROR_BADADDR : (gen_sys_bus_ctrl.sb_cmd_issue ? gen_sys_bus_ctrl.sb_cmd_error : (gen_sys_bus_ctrl.sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118801
 SUB-EXPRESSION 
 Number  Term
      1  gen_sys_bus_ctrl.sb_cmd_issue ? gen_sys_bus_ctrl.sb_cmd_error : (gen_sys_bus_ctrl.sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118801
 SUB-EXPRESSION (gen_sys_bus_ctrl.sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118804
 EXPRESSION (gen_sys_bus_ctrl.sbcs_sbaccess[0] ? dmi_hwdata[15:0] : ({dmi_hwdata[7:0], dmi_hwdata[7:0]}))
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118856
 EXPRESSION (dmi_sbaddress0[3] ? sys_read_data_128[95:64] : sys_read_data_128[31:0])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118863
 EXPRESSION (dmi_sbdata0_wen ? gen_sys_bus_ctrl.sbdata0_wd_align : gen_sys_bus_ctrl.sbdata0_rd_align)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118931
 EXPRESSION (dmi_sbaddress0[3] ? sys_read_data_128[127:96] : sys_read_data_128[63:32])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118933
 EXPRESSION (dmi_sbdata1_wen ? gen_sys_bus_dmi_sbdata1.sbdata1_wd_align : gen_sys_bus_dmi_sbdata1.sbdata1_rd_align)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119268
 EXPRESSION (gen_rv_interface_axi.w_ch_pending ? gen_rv_interface_axi.reg_rv_wstrb : rv_wstrb)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119276
 EXPRESSION (gen_rv_interface_axi.aw_ch_pending ? gen_rv_interface_axi.reg_rv_awaddr : rv_awaddr[8:2])
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119277
 EXPRESSION 
 Number  Term
      1  gen_rv_interface_axi.w_ch_pending ? gen_rv_interface_axi.reg_rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119278
 EXPRESSION (gen_rv_interface_axi.w_ch_pending ? gen_rv_interface_axi.reg_rv_wdata[31:0] : rv_wdata[31:0])
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119307
 EXPRESSION (gen_rv_interface_axi.rdata_sel_high_part ? rv_rd_data[63:32] : rv_rd_data[31:0])
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod967.html" >ncepldm200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">16</td>
<td class="rt">13.91 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">2008</td>
<td class="rt">577</td>
<td class="rt">28.74 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1004</td>
<td class="rt">294</td>
<td class="rt">29.28 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1004</td>
<td class="rt">283</td>
<td class="rt">28.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">115</td>
<td class="rt">16</td>
<td class="rt">13.91 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">2008</td>
<td class="rt">577</td>
<td class="rt">28.74 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1004</td>
<td class="rt">294</td>
<td class="rt">29.28 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1004</td>
<td class="rt">283</td>
<td class="rt">28.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>debugint</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resethaltreq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmactive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ndmreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart_unavail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart_under_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[19:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[19:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[63:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hbusreq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hgrant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod967.html" >ncepldm200</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: abs_cmderr</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: abs_cmderr</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">117674</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->'h0</td>
<td class="rt">117674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->'h0</td>
<td class="rt">117674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->'h0</td>
<td class="rt">117674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->'h0</td>
<td class="rt">117674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->'h0</td>
<td class="rt">117674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_BUSY</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_EXCEPTION</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_HALTRESUME</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_OTHER</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_UNSUPPORTED</td>
<td class="rt">117756</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: abs_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: abs_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK</td>
<td class="rt">117708</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD</td>
<td class="rt">117709</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE</td>
<td class="rt">117710</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ABS_STATE_IDLE</td>
<td class="rt">117695</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_RESUME</td>
<td class="rt">117711</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK->ABS_STATE_CMD</td>
<td class="rt">117709</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK->ABS_STATE_IDLE</td>
<td class="rt">117695</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD->ABS_STATE_EXE</td>
<td class="rt">117710</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD->ABS_STATE_IDLE</td>
<td class="rt">117695</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE->ABS_STATE_IDLE</td>
<td class="rt">117695</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE->ABS_STATE_RESUME</td>
<td class="rt">117711</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_IDLE->ABS_STATE_CHECK</td>
<td class="rt">117708</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_RESUME->ABS_STATE_IDLE</td>
<td class="rt">117695</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod967.html" >ncepldm200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">478</td>
<td class="rt">211</td>
<td class="rt">44.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116907</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116908</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116909</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116923</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116936</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116980</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116981</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116982</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">116991</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116992</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116993</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116994</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116996</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117153</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117154</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117155</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117156</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117158</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117159</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117160</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117161</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117162</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117164</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117165</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117166</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117167</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117168</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117169</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117170</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117172</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117507</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117703</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">117756</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117763</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118692</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118739</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118782</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118799</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">118801</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118804</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118863</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">118931</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118933</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119268</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119276</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119278</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119307</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">116912</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">116925</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">116938</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">116950</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">116962</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117050</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117366</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117392</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117401</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117410</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117419</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117495</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">117673</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117685</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">117707</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">117734</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117811</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117820</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117829</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117838</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">119010</td>
<td class="rt">57</td>
<td class="rt">8</td>
<td class="rt">14.04 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">119393</td>
<td class="rt">40</td>
<td class="rt">3</td>
<td class="rt">7.50  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">117022</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117433</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117471</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117636</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">117772</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">117793</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117850</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117868</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117886</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117904</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117922</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117958</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117976</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118367</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118380</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">118423</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">118434</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118698</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118709</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118718</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118742</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118760</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118769</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">118818</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118923</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119197</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119206</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119226</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119252</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116907     wire [31:0] abs_write_gpr_0 = (abs_size == ABS_SIZE_32) ? ABS_WRITE_GPR_0_32 : ABS_WRITE_GPR_0_64;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116908     wire [31:0] abs_read_gpr_0 = (abs_size == ABS_SIZE_32) ? ABS_READ_GPR_0_32 : ABS_READ_GPR_0_64;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116909     wire [31:0] abs_write_fpr_0 = (abs_size == ABS_SIZE_32) ? ABS_WRITE_FPR_0_32 : ABS_WRITE_FPR_0_64;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116910     wire [31:0] abs_read_fpr_0 = (abs_size == ABS_SIZE_32) ? ABS_READ_FPR_0_32 : ABS_READ_FPR_0_64;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116923     wire [31:0] abs_write_csr_1 = (abs_size == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116936     wire [31:0] abs_read_csr_2 = (abs_size == ABS_SIZE_32) ? ABS_READ_CSR_2_32 : ABS_READ_CSR_2_64;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116980     assign abs_mem_access_prog7 = (abs_write) ? ABS_MEM_ACCESS_7_ST | {17'd0,abs_aamsize,12'd0} : ABS_MEM_ACCESS_7_LD | {17'd0,abs_aamsize,12'd0};
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116981     assign abs_mem_access_prog8 = (abs_write) ? ABS_MEM_ACCESS_8_ST | {17'd0,abs_aamsize,12'd0} : ABS_MEM_ACCESS_8_LD | {17'd0,abs_aamsize,12'd0};
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116982     assign abs_mem_access_prog9 = (abs_aampostincr) ? (ABS_MEM_ACCESS_POSTINCR_9 | (32'h00100000 << abs_aamsize)) : ABS_MEM_ACCESS_9;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116991     assign abs_prog0 = abs_cmd_mem_access ? abs_mem_access_prog0 : abs_cmd_reg_access ? (abs_transfer ? _abs_reg_access_prog0 : (abs_postexec ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0;
                                                 <font color = "red">-1-</font>                                         <font color = "red">-2-</font>             <font color = "red">-3-</font>                                     <font color = "red">-4-</font>         
                                                 <font color = "red">==></font>                                                         <font color = "red">==></font>                                     <font color = "red">==></font>      
                                                                                             <font color = "red">==></font>                                                     <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116992     assign abs_prog1 = abs_cmd_mem_access ? abs_mem_access_prog1 : _abs_reg_access_prog1;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116993     assign abs_prog2 = abs_cmd_mem_access ? abs_mem_access_prog2 : _abs_reg_access_prog2;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116994     assign abs_prog3 = abs_cmd_mem_access ? abs_mem_access_prog3 : _abs_reg_access_prog3;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116995     assign abs_prog4 = abs_cmd_mem_access ? abs_mem_access_prog4 : _abs_reg_access_prog4;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116996     assign abs_prog5 = abs_cmd_mem_access ? abs_mem_access_prog5 : INSN_EBREAK;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117153     assign dmi_data0_nx = rv_data0_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117154     assign dmi_data1_nx = rv_data1_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                              <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                    <font color = "red">==></font>  
                                              <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117155     assign dmi_data2_nx = rv_data2_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117156     assign dmi_data3_nx = rv_data3_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                              <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                    <font color = "red">==></font>  
                                              <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117157     assign dmi_progbuf0_nx = rv_progbuf0_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117158     assign dmi_progbuf1_nx = rv_progbuf1_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                          <font color = "red">==></font>  
                                                    <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117159     assign dmi_progbuf2_nx = rv_progbuf2_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117160     assign dmi_progbuf3_nx = rv_progbuf3_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                          <font color = "red">==></font>  
                                                    <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117161     assign dmi_progbuf4_nx = rv_progbuf4_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117162     assign dmi_progbuf5_nx = rv_progbuf5_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                          <font color = "red">==></font>  
                                                    <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117163     assign dmi_progbuf6_nx = rv_progbuf6_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117164     assign dmi_progbuf7_nx = rv_progbuf7_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                          <font color = "red">==></font>  
                                                    <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117165     assign dmi_progbuf8_nx = rv_progbuf8_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117166     assign dmi_progbuf9_nx = rv_progbuf9_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                          <font color = "red">==></font>  
                                                    <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117167     assign dmi_progbuf10_nx = rv_progbuf10_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117168     assign dmi_progbuf11_nx = rv_progbuf11_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                      <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                            <font color = "red">==></font>  
                                                      <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117169     assign dmi_progbuf12_nx = rv_progbuf12_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117170     assign dmi_progbuf13_nx = rv_progbuf13_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                      <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                            <font color = "red">==></font>  
                                                      <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117171     assign dmi_progbuf14_nx = rv_progbuf14_wen ? rv_wr_data[31:0] : dmi_hwdata;
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117172     assign dmi_progbuf15_nx = rv_progbuf15_wen ? (rv_write_high_part ? rv_wr_data[DATA_WIDTH - 1:DATA_WIDTH - 32] : rv_wr_data[31:0]) : dmi_hwdata;
                                                      <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                            <font color = "red">==></font>  
                                                      <font color = "green">==></font>                   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117507     assign resumereq_hartsel_nx = (dmi_dmactive && (resumereq_hartsel_add_one != NHART[9:0])) ? resumereq_hartsel_add_one : 10'd0;
                                                                                                     <font color = "red">-1-</font>  
                                                                                                     <font color = "red">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117703     assign notify_hartid = rv_write_high_part ? rv_wr_data[DATA_WIDTH - 23:DATA_WIDTH - 32] : rv_wr_data[9:0];
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117756     assign abs_cmderr_nx = valid_dmi_abstractcs_wen ? abs_cmderr_w1c : (abs_cmderr != 3'd0) ? abs_cmderr : abs_cmderr_busy ? CMDERR_BUSY : abs_cmderr_exception ? CMDERR_EXCEPTION : !abs_supported_command ? CMDERR_UNSUPPORTED : !abs_expected_state ? CMDERR_HALTRESUME : abs_cmd_hart_unavail ? CMDERR_HALTRESUME : abs_cmd_unexpected_resume ? CMDERR_HALTRESUME : CMDERR_OTHER;
                                                           <font color = "red">-1-</font>                                     <font color = "red">-2-</font>                            <font color = "red">-3-</font>                                  <font color = "red">-4-</font>                                         <font color = "red">-5-</font>                                        <font color = "red">-6-</font>                                        <font color = "red">-7-</font>                                             <font color = "red">-8-</font>                     
                                                           <font color = "red">==></font>                                     <font color = "red">==></font>                            <font color = "red">==></font>                                  <font color = "red">==></font>                                         <font color = "red">==></font>                                        <font color = "green">==></font>                                        <font color = "red">==></font>                                             <font color = "red">==></font>                     
                                                                                                                                                                                                                                                                                                                                                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117763     assign rv_command_hartsel = (abs_cs_cmd || abs_cs_resume) ? abs_hartsel : resumereq_hartsel;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118692             assign sys_cmd_sbaddress_3_0 = (dmi_sbaddress0_wen) ? dmi_hwdata[3:0] : dmi_sbaddress0[3:0];
                                                                       <font color = "green">-1-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118739             assign reg_sbaddress_nx = (|dmi_sbaddress_bit_we) ? dmi_sbaddress_wdata_128[SYS_ADDR_WIDTH - 1:0] : sbaddress_add[SYS_ADDR_WIDTH - 1:0];
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118782             assign sbcs_sbbusyerror_nx = dmi_sbcs_wen ? sbcs_sbbusyerror_w1c : set_sbbusyerror ? 1'b1 : sbcs_sbbusyerror;
                                                             <font color = "green">-1-</font>                                      <font color = "green">-2-</font>   
                                                             <font color = "green">==></font>                                      <font color = "green">==></font>   
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118799             assign sb_cmd_error = unsupported_size ? SYS_BUS_SBERROR_SIZE_UNSUPPORTED : unalign_addr_err ? SYS_BUS_SBERROR_ALIGN_ERROR : sys_bus_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE;
                                                          <font color = "red">-1-</font>                                                   <font color = "red">-2-</font>                                           <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>                                                   <font color = "red">==></font>                                           <font color = "green">==></font>      
                                                                                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118801             assign sbcs_sberror_nx = clr_sbcs_sberror ? sbcs_sberror_w1c : (sbcs_sberror != 3'd0) ? sbcs_sberror : sys_bus_resp_err ? SYS_BUS_SBERROR_BADADDR : sb_cmd_issue ? sb_cmd_error : sb_active_cmd_reset ? SYS_BUS_SBERROR_OTHER : SYS_BUS_SBERROR_NONE;
                                                             <font color = "red">-1-</font>                                         <font color = "red">-2-</font>                               <font color = "red">-3-</font>                                      <font color = "green">-4-</font>                                  <font color = "red">-5-</font>            
                                                             <font color = "red">==></font>                                         <font color = "red">==></font>                               <font color = "red">==></font>                                      <font color = "green">==></font>                                  <font color = "red">==></font>            
                                                                                                                                                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118804             assign partial_wdata_nx = sbcs_sbaccess[0] ? dmi_hwdata[15:0] : {dmi_hwdata[7:0],dmi_hwdata[7:0]};
                                                              <font color = "red">-1-</font>  
                                                              <font color = "red">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118863             assign dmi_sbdata0_nx = dmi_sbdata0_wen ? sbdata0_wd_align : sbdata0_rd_align;
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118931             assign sbdata1_rd_align = dmi_sbaddress0[3] ? sys_read_data_128[127:96] : sys_read_data_128[63:32];
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118933             assign dmi_sbdata1_nx = dmi_sbdata1_wen ? sbdata1_wd_align : sbdata1_rd_align;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119268             assign selected_wstrb = w_ch_pending ? reg_rv_wstrb : rv_wstrb;
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119276             assign rv_wr_addr = aw_ch_pending ? reg_rv_awaddr : rv_awaddr[8:2];
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119277             assign rv_wr_data[63:32] = w_ch_pending ? reg_rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : rv_wdata[(DATA_WIDTH - 1):(DATA_WIDTH - 32)];
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119278             assign rv_wr_data[31:0] = w_ch_pending ? reg_rv_wdata[31:0] : rv_wdata[31:0];
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119307                     assign reg_rv_rdata_nx[(i_rv_rd + 31):i_rv_rd] = rdata_sel_high_part ? rv_rd_data[63:32] : rv_rd_data[31:0];
                                                                                                <font color = "red">-1-</font>  
                                                                                                <font color = "red">==></font>  
                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116912         case ({abs_write,abs_regno[12],abs_regno[5]})
               <font color = "red">-1-</font>  
116913             3'b000,3'b001: _abs_reg_access_prog0 = ABS_READ_CSR_0;
           <font color = "green">        ==></font>
116914             3'b010: _abs_reg_access_prog0 = abs_read_gpr_0 | {7'd0,abs_regno[4:0],20'd0};
           <font color = "red">        ==></font>
116915             3'b011: _abs_reg_access_prog0 = abs_read_fpr_0 | {7'd0,abs_regno[4:0],20'd0};
           <font color = "red">        ==></font>
116916             3'b100,3'b101: _abs_reg_access_prog0 = ABS_WRITE_CSR_0;
           <font color = "red">        ==></font>
116917             3'b110: _abs_reg_access_prog0 = abs_write_gpr_0 | {20'd0,abs_regno[4:0],7'd0};
           <font color = "red">        ==></font>
116918             3'b111: _abs_reg_access_prog0 = abs_write_fpr_0 | {20'd0,abs_regno[4:0],7'd0};
           <font color = "red">        ==></font>
116919             default: _abs_reg_access_prog0 = 32'h0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b0 3'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116925         case ({abs_write,abs_regno[12],abs_regno[5]})
               <font color = "red">-1-</font>  
116926             3'b000,3'b001: _abs_reg_access_prog1 = ABS_READ_CSR_1 | {abs_regno[11:0],20'd0};
           <font color = "green">        ==></font>
116927             3'b010: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1;
                                                                <font color = "red">-2-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "red">==></font>  
116928             3'b011: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1;
                                                                <font color = "red">-3-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "red">==></font>  
116929             3'b100,3'b101: _abs_reg_access_prog1 = abs_write_csr_1;
           <font color = "red">        ==></font>
116930             3'b110: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1;
                                                                <font color = "red">-4-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "red">==></font>  
116931             3'b111: _abs_reg_access_prog1 = abs_postexec ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1;
                                                                <font color = "red">-5-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "red">==></font>  
116932             default: _abs_reg_access_prog1 = 32'h0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b0 3'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116938         case ({abs_write,abs_regno[12],abs_regno[5]})
               <font color = "red">-1-</font>  
116939             3'b000,3'b001: _abs_reg_access_prog2 = abs_read_csr_2;
           <font color = "green">        ==></font>
116940             3'b010: _abs_reg_access_prog2 = ABS_READ_GPR_2;
           <font color = "red">        ==></font>
116941             3'b011: _abs_reg_access_prog2 = ABS_READ_FPR_2;
           <font color = "red">        ==></font>
116942             3'b100,3'b101: _abs_reg_access_prog2 = ABS_WRITE_CSR_2 | {abs_regno[11:0],20'd0};
           <font color = "red">        ==></font>
116943             3'b110: _abs_reg_access_prog2 = ABS_WRITE_GPR_2;
           <font color = "red">        ==></font>
116944             3'b111: _abs_reg_access_prog2 = ABS_WRITE_FPR_2;
           <font color = "red">        ==></font>
116945             default: _abs_reg_access_prog2 = 32'h0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b0 3'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116950         case ({abs_write,abs_regno[12],abs_regno[5]})
               <font color = "red">-1-</font>  
116951             3'b000,3'b001: _abs_reg_access_prog3 = ABS_READ_CSR_3;
           <font color = "green">        ==></font>
116952             3'b010: _abs_reg_access_prog3 = ABS_READ_GPR_3;
           <font color = "red">        ==></font>
116953             3'b011: _abs_reg_access_prog3 = ABS_READ_FPR_3;
           <font color = "red">        ==></font>
116954             3'b100,3'b101: _abs_reg_access_prog3 = ABS_WRITE_CSR_3;
           <font color = "red">        ==></font>
116955             3'b110: _abs_reg_access_prog3 = ABS_WRITE_GPR_3;
           <font color = "red">        ==></font>
116956             3'b111: _abs_reg_access_prog3 = ABS_WRITE_FPR_3;
           <font color = "red">        ==></font>
116957             default: _abs_reg_access_prog3 = 32'h0;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b0 3'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116962         case ({abs_write,abs_regno[12],abs_regno[5]})
               <font color = "red">-1-</font>  
116963             3'b000,3'b001: _abs_reg_access_prog4 = abs_postexec ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4;
                                                                       <font color = "red">-2-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
116964             3'b010: _abs_reg_access_prog4 = ABS_READ_GPR_4;
           <font color = "red">        ==></font>
116965             3'b011: _abs_reg_access_prog4 = ABS_READ_FPR_4;
           <font color = "red">        ==></font>
116966             3'b100,3'b101: _abs_reg_access_prog4 = abs_postexec ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4;
                                                                       <font color = "red">-3-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "red">==></font>  
116967             3'b110: _abs_reg_access_prog4 = ABS_WRITE_GPR_4;
           <font color = "red">        ==></font>
116968             3'b111: _abs_reg_access_prog4 = ABS_WRITE_FPR_4;
           <font color = "red">        ==></font>
116969             default: _abs_reg_access_prog4 = 32'h0;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b0 3'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b0 3'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 3'b101 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117036         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117037             dmi_req_valid_dp <= 1'b0;
           <font color = "green">        ==></font>
117038         end
117039         else if (dmi_hready) begin
                    <font color = "red">-2-</font>  
117040             dmi_req_valid_dp <= dmi_req_valid;
           <font color = "green">        ==></font>
117041         end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117050         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117051             dmi_hreadyout <= 1'b1;
           <font color = "green">        ==></font>
117052         end
117053         else begin
117054             dmi_hreadyout <= dmi_hreadyout_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117064         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117065             dmi_hwrite_dp <= 1'b0;
           <font color = "green">        ==></font>
117066             dmi_haddr_dp <= 7'd0;
117067         end
117068         else if (dmi_hready) begin
                    <font color = "red">-2-</font>  
117069             dmi_hwrite_dp <= dmi_hwrite;
           <font color = "green">        ==></font>
117070             dmi_haddr_dp <= dmi_haddr[8:2];
117071         end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117258         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117259             hart_havereset <= {NHART{1'b0}};
           <font color = "green">        ==></font>
117260         end
117261         else begin
117262             hart_havereset <= hart_havereset_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117348         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117349             resethaltreq <= {NHART{1'b0}};
           <font color = "green">        ==></font>
117350             dmi_setresethaltreq <= 1'b0;
117351             dmi_clrresethaltreq <= 1'b0;
117352         end
117353         else begin
117354             resethaltreq <= resethaltreq_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117366         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117367             dmi_haltreq <= 1'b0;
           <font color = "green">        ==></font>
117368             dmi_resumereq <= 1'b0;
117369             dmi_hartsel <= 10'd0;
117370             dmi_ndmreset <= 1'b0;
117371             dmi_dmactive <= 1'b0;
117372         end
117373         else if (dmi_dmcontrol_wen) begin
                    <font color = "green">-2-</font>  
117374             dmi_haltreq <= dmi_haltreq_nx;
           <font color = "green">        ==></font>
117375             dmi_resumereq <= dmi_resumereq_nx;
117376             dmi_hartsel <= dmi_hartsel_nx;
117377             dmi_ndmreset <= dmi_ndmreset_nx;
117378             dmi_dmactive <= dmi_dmactive_nx;
117379         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117383         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117384             ackhavereset <= 1'b0;
           <font color = "green">        ==></font>
117385         end
117386         else begin
117387             ackhavereset <= ackhavereset_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117392         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117393             dmi_dmcontrol_wen_d1 <= 1'b0;
           <font color = "green">        ==></font>
117394         end
117395         else begin
117396             dmi_dmcontrol_wen_d1 <= dmi_dmcontrol_wen;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117401         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117402             hart_resumereq <= {NHART{1'b0}};
           <font color = "green">        ==></font>
117403         end
117404         else begin
117405             hart_resumereq <= hart_resumereq_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117410         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117411             hart_resumeack <= {NHART{1'b1}};
           <font color = "green">        ==></font>
117412         end
117413         else begin
117414             hart_resumeack <= hart_resumeack_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117419         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117420             debugint <= {NHART{1'b0}};
           <font color = "green">        ==></font>
117421         end
117422         else begin
117423             debugint <= debugint_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117495         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117496             resumereq_hartsel <= 10'd0;
           <font color = "green">        ==></font>
117497         end
117498         else if (resumereq_hartsel_en) begin
                    <font color = "green">-2-</font>  
117499             resumereq_hartsel <= resumereq_hartsel_nx;
           <font color = "green">        ==></font>
117500         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117673         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117674             abs_cmderr <= 3'd0;
           <font color = "green">        ==></font>
117675         end
117676         else if (!dmi_dmactive) begin
                    <font color = "green">-2-</font>  
117677             abs_cmderr <= 3'd0;
           <font color = "green">        ==></font>
117678         end
117679         else if (abs_cmderr_wen) begin
                    <font color = "red">-3-</font>  
117680             abs_cmderr <= abs_cmderr_nx;
           <font color = "red">        ==></font>
117681         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117685         if (!bus_resetn) begin
               <font color = "green">-1-</font>  
117686             sys_rst <= 1'b1;
           <font color = "green">        ==></font>
117687         end
117688         else begin
117689             sys_rst <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117694         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117695             abs_cs <= ABS_STATE_IDLE;
           <font color = "green">        ==></font>
117696         end
117697         else begin
117698             abs_cs <= abs_ns;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117707         case (abs_cs)
               <font color = "red">-1-</font>  
117708             ABS_STATE_IDLE: abs_ns = (valid_dmi_command_wen || dmi_auto_exec) ? ABS_STATE_CHECK : ABS_STATE_IDLE;
                                                                                     <font color = "red">-2-</font>  
                                                                                     <font color = "red">==></font>  
                                                                                     <font color = "green">==></font>  
117709             ABS_STATE_CHECK: abs_ns = abs_valid_command ? ABS_STATE_CMD : ABS_STATE_IDLE;
                                                               <font color = "red">-3-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "red">==></font>  
117710             ABS_STATE_CMD: abs_ns = (sys_rst || abs_hartsel_unavail || abs_cmd_unexpected_resume) ? ABS_STATE_IDLE : (rv_cmd_wen ? ABS_STATE_EXE : ABS_STATE_CMD);
                                                                                                         <font color = "red">-4-</font>                            <font color = "red">-5-</font>   
                                                                                                         <font color = "red">==></font>                            <font color = "red">==></font>   
                                                                                                                                        <font color = "red">==></font>  
117711             ABS_STATE_EXE: abs_ns = (sys_rst || abs_hartsel_unavail) ? ABS_STATE_IDLE : (abs_notify ? (abs_cmd_quick_access ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE);
                                                                            <font color = "red">-6-</font>                            <font color = "red">-7-</font>                     <font color = "red">-8-</font>      
                                                                            <font color = "red">==></font>                                                    <font color = "red">==></font>   
                                                                                                           <font color = "red">==></font>                     <font color = "red">==></font>   
117712             ABS_STATE_RESUME: abs_ns = sys_rst ? ABS_STATE_IDLE : (abs_resumeack ? ABS_STATE_IDLE : ABS_STATE_RESUME);
                                                      <font color = "red">-9-</font>                               <font color = "red">-10-</font>   
                                                      <font color = "red">==></font>                               <font color = "red">==></font>   
                                                                                        <font color = "red">==></font>  
117713             default: abs_ns = 3'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>ABS_STATE_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ABS_STATE_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CHECK </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CHECK </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CMD </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CMD </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CMD </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_RESUME </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_RESUME </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_RESUME </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117721         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117722             in_abs_xcpt <= 1'b0;
           <font color = "green">        ==></font>
117723         end
117724         else if (!dmi_dmactive) begin
                    <font color = "green">-2-</font>  
117725             in_abs_xcpt <= 1'b0;
           <font color = "green">        ==></font>
117726         end
117727         else begin
117728             in_abs_xcpt <= in_abs_xcpt_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117734         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
117735             dmi_command <= 32'd0;
           <font color = "green">        ==></font>
117736             abs_hartsel <= 10'd0;
117737         end
117738         else if (!dmi_dmactive) begin
                    <font color = "green">-2-</font>  
117739             dmi_command <= 32'd0;
           <font color = "green">        ==></font>
117740             abs_hartsel <= 10'd0;
117741         end
117742         else if (valid_dmi_command_wen) begin
                    <font color = "red">-3-</font>  
117743             dmi_command <= dmi_command_nx;
           <font color = "red">        ==></font>
117744             abs_hartsel <= dmi_hartsel;
117745         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117811         if (!dmi_dmactive) begin
               <font color = "green">-1-</font>  
117812             dmi_data0 <= 32'd0;
           <font color = "green">        ==></font>
117813         end
117814         else if (dmi_data0_wen) begin
                    <font color = "red">-2-</font>  
117815             dmi_data0 <= dmi_data0_nx;
           <font color = "red">        ==></font>
117816         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117820         if (!dmi_dmactive) begin
               <font color = "green">-1-</font>  
117821             dmi_data1 <= 32'd0;
           <font color = "green">        ==></font>
117822         end
117823         else if (dmi_data1_wen) begin
                    <font color = "red">-2-</font>  
117824             dmi_data1 <= dmi_data1_nx;
           <font color = "red">        ==></font>
117825         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117829         if (!dmi_dmactive) begin
               <font color = "green">-1-</font>  
117830             dmi_data2 <= 32'd0;
           <font color = "green">        ==></font>
117831         end
117832         else if (dmi_data2_wen) begin
                    <font color = "red">-2-</font>  
117833             dmi_data2 <= dmi_data2_nx;
           <font color = "red">        ==></font>
117834         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117838         if (!dmi_dmactive) begin
               <font color = "green">-1-</font>  
117839             dmi_data3 <= 32'd0;
           <font color = "green">        ==></font>
117840         end
117841         else if (dmi_data3_wen) begin
                    <font color = "red">-2-</font>  
117842             dmi_data3 <= dmi_data3_nx;
           <font color = "red">        ==></font>
117843         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119001         if (!dmi_resetn) begin
               <font color = "green">-1-</font>  
119002             dmi_hrdata <= 32'd0;
           <font color = "green">        ==></font>
119003         end
119004         else if (dmi_hrdata_wen) begin
                    <font color = "green">-2-</font>  
119005             dmi_hrdata <= dmi_hrdata_nx;
           <font color = "green">        ==></font>
119006         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119010         case (dmi_haddr[8:2])
               <font color = "red">-1-</font>  
119011             DMI_ADDR_DMSTATUS: dmi_hrdata_nx = dmi_dmstatus;
           <font color = "green">        ==></font>
119012             DMI_ADDR_DMCONTROL: dmi_hrdata_nx = dmi_dmcontrol;
           <font color = "green">        ==></font>
119013             DMI_ADDR_HARTINFO: dmi_hrdata_nx = dmi_hartinfo;
           <font color = "green">        ==></font>
119014             DMI_ADDR_HALTSUM1: dmi_hrdata_nx = dmi_haltsum1;
           <font color = "red">        ==></font>
119015             DMI_ADDR_HAWINDOWSEL: dmi_hrdata_nx = dmi_hawindowsel;
           <font color = "red">        ==></font>
119016             DMI_ADDR_HAWINDOW: dmi_hrdata_nx = dmi_hawindow;
           <font color = "red">        ==></font>
119017             DMI_ADDR_ABSTRACTCS: dmi_hrdata_nx = dmi_abstractcs;
           <font color = "green">        ==></font>
119018             DMI_ADDR_COMMAND: dmi_hrdata_nx = dmi_command;
           <font color = "red">        ==></font>
119019             DMI_ADDR_ABSTRACTAUTO: dmi_hrdata_nx = dmi_abstractauto;
           <font color = "red">        ==></font>
119020             DMI_ADDR_DEVTREEADDR0: dmi_hrdata_nx = dmi_devtreeaddr0;
           <font color = "red">        ==></font>
119021             DMI_ADDR_DEVTREEADDR1: dmi_hrdata_nx = dmi_devtreeaddr1;
           <font color = "red">        ==></font>
119022             DMI_ADDR_DEVTREEADDR2: dmi_hrdata_nx = dmi_devtreeaddr2;
           <font color = "red">        ==></font>
119023             DMI_ADDR_DEVTREEADDR3: dmi_hrdata_nx = dmi_devtreeaddr3;
           <font color = "red">        ==></font>
119024             DMI_ADDR_DATA0: dmi_hrdata_nx = dmi_data0;
           <font color = "red">        ==></font>
119025             DMI_ADDR_DATA1: dmi_hrdata_nx = dmi_data1;
           <font color = "red">        ==></font>
119026             DMI_ADDR_DATA2: dmi_hrdata_nx = dmi_data2;
           <font color = "red">        ==></font>
119027             DMI_ADDR_DATA3: dmi_hrdata_nx = dmi_data3;
           <font color = "red">        ==></font>
119028             DMI_ADDR_DATA4: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119029             DMI_ADDR_DATA5: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119030             DMI_ADDR_DATA6: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119031             DMI_ADDR_DATA7: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119032             DMI_ADDR_DATA8: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119033             DMI_ADDR_DATA9: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119034             DMI_ADDR_DATA10: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119035             DMI_ADDR_DATA11: dmi_hrdata_nx = 32'd0;
           <font color = "red">        ==></font>
119036             DMI_ADDR_PROGBUF0: dmi_hrdata_nx = dmi_progbuf0;
           <font color = "red">        ==></font>
119037             DMI_ADDR_PROGBUF1: dmi_hrdata_nx = dmi_progbuf1;
           <font color = "red">        ==></font>
119038             DMI_ADDR_PROGBUF2: dmi_hrdata_nx = dmi_progbuf2;
           <font color = "red">        ==></font>
119039             DMI_ADDR_PROGBUF3: dmi_hrdata_nx = dmi_progbuf3;
           <font color = "red">        ==></font>
119040             DMI_ADDR_PROGBUF4: dmi_hrdata_nx = dmi_progbuf4;
           <font color = "red">        ==></font>
119041             DMI_ADDR_PROGBUF5: dmi_hrdata_nx = dmi_progbuf5;
           <font color = "red">        ==></font>
119042             DMI_ADDR_PROGBUF6: dmi_hrdata_nx = dmi_progbuf6;
           <font color = "red">        ==></font>
119043             DMI_ADDR_PROGBUF7: dmi_hrdata_nx = dmi_progbuf7;
           <font color = "red">        ==></font>
119044             DMI_ADDR_PROGBUF8: dmi_hrdata_nx = dmi_progbuf8;
           <font color = "red">        ==></font>
119045             DMI_ADDR_PROGBUF9: dmi_hrdata_nx = dmi_progbuf9;
           <font color = "red">        ==></font>
119046             DMI_ADDR_PROGBUF10: dmi_hrdata_nx = dmi_progbuf10;
           <font color = "red">        ==></font>
119047             DMI_ADDR_PROGBUF11: dmi_hrdata_nx = dmi_progbuf11;
           <font color = "red">        ==></font>
119048             DMI_ADDR_PROGBUF12: dmi_hrdata_nx = dmi_progbuf12;
           <font color = "red">        ==></font>
119049             DMI_ADDR_PROGBUF13: dmi_hrdata_nx = dmi_progbuf13;
           <font color = "red">        ==></font>
119050             DMI_ADDR_PROGBUF14: dmi_hrdata_nx = dmi_progbuf14;
           <font color = "red">        ==></font>
119051             DMI_ADDR_PROGBUF15: dmi_hrdata_nx = dmi_progbuf15;
           <font color = "red">        ==></font>
119052             DMI_ADDR_DMCS2: dmi_hrdata_nx = dmi_dmcs2;
           <font color = "red">        ==></font>
119053             DMI_ADDR_SERCS: dmi_hrdata_nx = dmi_sercs;
           <font color = "red">        ==></font>
119054             DMI_ADDR_SERTX: dmi_hrdata_nx = dmi_sertx;
           <font color = "red">        ==></font>
119055             DMI_ADDR_SERRX: dmi_hrdata_nx = dmi_serrx;
           <font color = "red">        ==></font>
119056             DMI_ADDR_SBCS: dmi_hrdata_nx = dmi_sbcs;
           <font color = "green">        ==></font>
119057             DMI_ADDR_SBADDRESS0: dmi_hrdata_nx = dmi_sbaddress0;
           <font color = "green">        ==></font>
119058             DMI_ADDR_SBADDRESS1: dmi_hrdata_nx = dmi_sbaddress1;
           <font color = "red">        ==></font>
119059             DMI_ADDR_SBADDRESS2: dmi_hrdata_nx = dmi_sbaddress2;
           <font color = "red">        ==></font>
119060             DMI_ADDR_SBADDRESS3: dmi_hrdata_nx = dmi_sbaddress3;
           <font color = "red">        ==></font>
119061             DMI_ADDR_SBDATA0: dmi_hrdata_nx = dmi_sbdata0;
           <font color = "green">        ==></font>
119062             DMI_ADDR_SBDATA1: dmi_hrdata_nx = dmi_sbdata1;
           <font color = "red">        ==></font>
119063             DMI_ADDR_SBDATA2: dmi_hrdata_nx = dmi_sbdata2;
           <font color = "red">        ==></font>
119064             DMI_ADDR_SBDATA3: dmi_hrdata_nx = dmi_sbdata3;
           <font color = "red">        ==></font>
119065             DMI_ADDR_HALTSUM0: dmi_hrdata_nx = dmi_haltsum0;
           <font color = "red">        ==></font>
119066             DMI_ADDR_CUSTOM_VERSION: dmi_hrdata_nx = VERSION;
           <font color = "red">        ==></font>
119067             default: dmi_hrdata_nx = 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DMI_ADDR_DMSTATUS </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_DMCONTROL </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_HARTINFO </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTSUM1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HAWINDOWSEL </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HAWINDOW </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_ABSTRACTCS </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_COMMAND </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_ABSTRACTAUTO </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF13 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF15 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DMCS2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERCS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERTX </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERRX </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_SBCS </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_SBADDRESS0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_SBDATA0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTSUM0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_CUSTOM_VERSION </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119393         case ({rv_rd_addr[8:3],1'b0})
               <font color = "red">-1-</font>  
119394             7'h00: rv_rd_data = {32'h00c0006f,32'h0180006f};
           <font color = "green">        ==></font>
119395             7'h02: rv_rd_data = {32'h00c0006f,32'h0080006f};
           <font color = "red">        ==></font>
119396             7'h04: rv_rd_data = {32'h00c0006f,32'h18802623};
           <font color = "red">        ==></font>
119397             7'h06: rv_rd_data = {32'h7b349073,32'h7b241073};
           <font color = "red">        ==></font>
119398             7'h08: rv_rd_data = {32'hf1402473,32'h18002483};
           <font color = "red">        ==></font>
119399             7'h0a: rv_rd_data = {32'h18802223,32'h00047413 | (HARTID_MASK << 20)};
           <font color = "red">        ==></font>
119400             7'h0c: rv_rd_data = {32'h4004c493,32'h02848a63};
           <font color = "red">        ==></font>
119401             7'h0e: rv_rd_data = {32'h18002483,32'h00848c63};
           <font color = "red">        ==></font>
119402             7'h10: rv_rd_data = {32'h7b202473,32'h18802223};
           <font color = "red">        ==></font>
119403             7'h12: rv_rd_data = {32'h00100073,32'h7b3024f3};
           <font color = "red">        ==></font>
119404             7'h14: rv_rd_data = {32'h0ff0000f,32'h18802423};
           <font color = "red">        ==></font>
119405             7'h16: rv_rd_data = {32'h7b3024f3,32'h7b202473};
           <font color = "red">        ==></font>
119406             7'h18: rv_rd_data = {32'h18902023,32'h7b200073};
           <font color = "red">        ==></font>
119407             7'h1a: rv_rd_data = {32'h7b3024f3,32'h7b202473};
           <font color = "red">        ==></font>
119408             7'h1c: rv_rd_data = {32'h00100073,32'h10000067};
           <font color = "red">        ==></font>
119409             RV_ADDR_PROGBUF0: rv_rd_data = {dmi_progbuf1,dmi_progbuf0};
           <font color = "green">        ==></font>
119410             RV_ADDR_PROGBUF2: rv_rd_data = {dmi_progbuf3,dmi_progbuf2};
           <font color = "red">        ==></font>
119411             RV_ADDR_PROGBUF4: rv_rd_data = {dmi_progbuf5,dmi_progbuf4};
           <font color = "red">        ==></font>
119412             RV_ADDR_PROGBUF6: rv_rd_data = {dmi_progbuf7,dmi_progbuf6};
           <font color = "red">        ==></font>
119413             RV_ADDR_PROGBUF8: rv_rd_data = {dmi_progbuf9,dmi_progbuf8};
           <font color = "red">        ==></font>
119414             RV_ADDR_PROGBUF10: rv_rd_data = {dmi_progbuf11,dmi_progbuf10};
           <font color = "red">        ==></font>
119415             RV_ADDR_PROGBUF12: rv_rd_data = {dmi_progbuf13,dmi_progbuf12};
           <font color = "red">        ==></font>
119416             RV_ADDR_PROGBUF14: rv_rd_data = {dmi_progbuf15,dmi_progbuf14};
           <font color = "red">        ==></font>
119417             RV_ADDR_DATA0: rv_rd_data = {dmi_data1,dmi_data0};
           <font color = "red">        ==></font>
119418             RV_ADDR_DATA2: rv_rd_data = {dmi_data3,dmi_data2};
           <font color = "red">        ==></font>
119419             RV_ADDR_DATA4: rv_rd_data = 64'd0;
           <font color = "red">        ==></font>
119420             RV_ADDR_DATA6: rv_rd_data = 64'd0;
           <font color = "red">        ==></font>
119421             RV_ADDR_ABSPROG0: rv_rd_data = {abs_prog1,abs_prog0};
           <font color = "red">        ==></font>
119422             RV_ADDR_ABSPROG2: rv_rd_data = {abs_prog3,abs_prog2};
           <font color = "red">        ==></font>
119423             RV_ADDR_ABSPROG4: rv_rd_data = {abs_prog5,abs_prog4};
           <font color = "red">        ==></font>
119424             RV_ADDR_ABSPROG6: rv_rd_data = {abs_prog7,abs_prog6};
           <font color = "red">        ==></font>
119425             RV_ADDR_ABSPROG8: rv_rd_data = {abs_prog9,abs_prog8};
           <font color = "red">        ==></font>
119426             RV_ADDR_ABSPROG10: rv_rd_data = {abs_prog11,abs_prog10};
           <font color = "red">        ==></font>
119427             RV_ADDR_ABSPROG12: rv_rd_data = {abs_prog13,abs_prog12};
           <font color = "red">        ==></font>
119428             RV_ADDR_ABSPROG14: rv_rd_data = {abs_prog15,abs_prog14};
           <font color = "red">        ==></font>
119429             RV_ADDR_ABSPROG16: rv_rd_data = {abs_prog17,abs_prog16};
           <font color = "red">        ==></font>
119430             RV_ADDR_COMMAND: rv_rd_data = {rv_notify,rv_command};
           <font color = "red">        ==></font>
119431             RV_ADDR_RESUME: rv_rd_data = {rv_exception,rv_resume};
           <font color = "red">        ==></font>
119432             RV_ADDR_SERIAL0: rv_rd_data = {32'd0,rv_serrx};
           <font color = "red">        ==></font>
119433             default: rv_rd_data = 64'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'h00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'h02 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h04 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h06 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h08 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h0a </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h0c </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h0e </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h16 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h18 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h1a </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'h1c </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_PROGBUF14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_DATA0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_DATA2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_DATA4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_DATA6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_ABSPROG16 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_COMMAND </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_RESUME </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RV_ADDR_SERIAL0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117013                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117014                     hart_cs[i_hart] <= HART_STATE_RUNNING;
           <font color = "green">                ==></font>
117015                 end
117016                 else begin
117017                     hart_cs[i_hart] <= hart_ns[i_hart];
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117022                 case (hart_cs[i_hart])
                       <font color = "red">-1-</font>  
117023                     HART_STATE_RUNNING: hart_ns[i_hart] = (hart_halted_event[i_hart]) ? HART_STATE_HALTED : HART_STATE_RUNNING;
                                                                                             <font color = "red">-2-</font>  
                                                                                             <font color = "red">==></font>  
                                                                                             <font color = "green">==></font>  
117024                     HART_STATE_HALTED: hart_ns[i_hart] = (hart_resume_event[i_hart] || hart_under_reset_sync[i_hart]) ? HART_STATE_RUNNING : HART_STATE_HALTED;
                                                                                                                             <font color = "red">-3-</font>  
                                                                                                                             <font color = "red">==></font>  
                                                                                                                             <font color = "red">==></font>  
117025                     default: hart_ns[i_hart] = 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>HART_STATE_RUNNING </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>HART_STATE_RUNNING </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>HART_STATE_HALTED </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>HART_STATE_HALTED </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117433                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117434                     reg_hasel <= 1'b0;
           <font color = "green">                ==></font>
117435                 end
117436                 else if (dmi_dmcontrol_wen) begin
                            <font color = "green">-2-</font>  
117437                     reg_hasel <= reg_hasel_nx;
           <font color = "green">                ==></font>
117438                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117471                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117472                     hart_haltreq[i_hreq] <= 1'b0;
           <font color = "green">                ==></font>
117473                 end
117474                 else if (hart_haltreq_en[i_hreq]) begin
                            <font color = "green">-2-</font>  
117475                     hart_haltreq[i_hreq] <= hart_haltreq_nx[i_hreq];
           <font color = "green">                ==></font>
117476                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117636                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117637                     reg_multiple_hartsel <= {NHART{1'b0}};
           <font color = "green">                ==></font>
117638                 end
117639                 else if (!dmactive) begin
                            <font color = "green">-2-</font>  
117640                     reg_multiple_hartsel <= {NHART{1'b0}};
           <font color = "green">                ==></font>
117641                 end
117642                 else begin
117643                     for (i_hart = 0; i_hart < NHART; i_hart = i_hart + 1) begin
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117772                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117773                     reg_dmi_autoexecdata <= {ABS_DATA_COUNT{1'b0}};
           <font color = "green">                ==></font>
117774                 end
117775                 else if (!dmi_dmactive) begin
                            <font color = "green">-2-</font>  
117776                     reg_dmi_autoexecdata <= {ABS_DATA_COUNT{1'b0}};
           <font color = "green">                ==></font>
117777                 end
117778                 else if (valid_dmi_abstractauto_wen) begin
                            <font color = "red">-3-</font>  
117779                     reg_dmi_autoexecdata <= dmi_hwdata[ABS_DATA_COUNT - 1:0];
           <font color = "red">                ==></font>
117780                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117793                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
117794                     reg_dmi_autoexecprogbuf <= {PROGBUF_SIZE{1'b0}};
           <font color = "green">                ==></font>
117795                 end
117796                 else if (!dmi_dmactive) begin
                            <font color = "green">-2-</font>  
117797                     reg_dmi_autoexecprogbuf <= {PROGBUF_SIZE{1'b0}};
           <font color = "green">                ==></font>
117798                 end
117799                 else if (valid_dmi_abstractauto_wen) begin
                            <font color = "red">-3-</font>  
117800                     reg_dmi_autoexecprogbuf <= dmi_hwdata[(PROGBUF_SIZE + 16 - 1):16];
           <font color = "red">                ==></font>
117801                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117850                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117851                     reg_dmi_progbuf0 <= 32'd0;
           <font color = "green">                ==></font>
117852                 end
117853                 else if (progbuf0_wen) begin
                            <font color = "red">-2-</font>  
117854                     reg_dmi_progbuf0 <= dmi_progbuf0_nx;
           <font color = "red">                ==></font>
117855                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117868                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117869                     reg_dmi_progbuf1 <= 32'd0;
           <font color = "green">                ==></font>
117870                 end
117871                 else if (progbuf1_wen) begin
                            <font color = "red">-2-</font>  
117872                     reg_dmi_progbuf1 <= dmi_progbuf1_nx;
           <font color = "red">                ==></font>
117873                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117886                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117887                     reg_dmi_progbuf2 <= 32'd0;
           <font color = "green">                ==></font>
117888                 end
117889                 else if (progbuf2_wen) begin
                            <font color = "red">-2-</font>  
117890                     reg_dmi_progbuf2 <= dmi_progbuf2_nx;
           <font color = "red">                ==></font>
117891                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117904                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117905                     reg_dmi_progbuf3 <= 32'd0;
           <font color = "green">                ==></font>
117906                 end
117907                 else if (progbuf3_wen) begin
                            <font color = "red">-2-</font>  
117908                     reg_dmi_progbuf3 <= dmi_progbuf3_nx;
           <font color = "red">                ==></font>
117909                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117922                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117923                     reg_dmi_progbuf4 <= 32'd0;
           <font color = "green">                ==></font>
117924                 end
117925                 else if (progbuf4_wen) begin
                            <font color = "red">-2-</font>  
117926                     reg_dmi_progbuf4 <= dmi_progbuf4_nx;
           <font color = "red">                ==></font>
117927                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117940                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117941                     reg_dmi_progbuf5 <= 32'd0;
           <font color = "green">                ==></font>
117942                 end
117943                 else if (progbuf5_wen) begin
                            <font color = "red">-2-</font>  
117944                     reg_dmi_progbuf5 <= dmi_progbuf5_nx;
           <font color = "red">                ==></font>
117945                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117958                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117959                     reg_dmi_progbuf6 <= 32'd0;
           <font color = "green">                ==></font>
117960                 end
117961                 else if (progbuf6_wen) begin
                            <font color = "red">-2-</font>  
117962                     reg_dmi_progbuf6 <= dmi_progbuf6_nx;
           <font color = "red">                ==></font>
117963                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117976                 if (!dmi_dmactive) begin
                       <font color = "green">-1-</font>  
117977                     reg_dmi_progbuf7 <= 32'd0;
           <font color = "green">                ==></font>
117978                 end
117979                 else if (progbuf7_wen) begin
                            <font color = "red">-2-</font>  
117980                     reg_dmi_progbuf7 <= dmi_progbuf7_nx;
           <font color = "red">                ==></font>
117981                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118367                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
118368                     gen_sys_awvalid <= 1'b0;
           <font color = "green">                ==></font>
118369                     gen_sys_wvalid <= 1'b0;
118370                     gen_sys_arvalid <= 1'b0;
118371                 end
118372                 else begin
118373                     gen_sys_awvalid <= gen_sys_awvalid_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118380                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
118381                     gen_sys_wstrb <= 16'd0;
           <font color = "green">                ==></font>
118382                 end
118383                 else if (sys_mst_write_req_valid) begin
                            <font color = "green">-2-</font>  
118384                     gen_sys_wstrb <= gen_sys_wstrb_nx;
           <font color = "green">                ==></font>
118385                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118423                 case (sys_mst_req_size)
                       <font color = "red">-1-</font>  
118424                     3'b000: gen_sys_wstrb_128 = (16'h0001 << sys_sbaddress_128[3:0]);
           <font color = "red">                ==></font>
118425                     3'b001: gen_sys_wstrb_128 = (16'h0003 << {sys_sbaddress_128[3:1],1'b0});
           <font color = "red">                ==></font>
118426                     3'b010: gen_sys_wstrb_128 = (16'h000f << {sys_sbaddress_128[3:1],1'b0});
           <font color = "green">                ==></font>
118427                     3'b011: gen_sys_wstrb_128 = (16'h00ff << {sys_sbaddress_128[3],2'd0});
           <font color = "red">                ==></font>
118428                     3'b100: gen_sys_wstrb_128 = 16'hffff;
           <font color = "red">                ==></font>
118429                     default: gen_sys_wstrb_128 = 16'd0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118434                 case ({dmi_sbcs[4],dmi_sbcs[3]})
                       <font color = "red">-1-</font>  
118435                     2'b00: gen_sys_wstrb_nx = {12'd0,(gen_sys_wstrb_128[15:12] | gen_sys_wstrb_128[11:8] | gen_sys_wstrb_128[7:4] | gen_sys_wstrb_128[3:0])};
           <font color = "red">                ==></font>
118436                     2'b01: gen_sys_wstrb_nx = {8'd0,(gen_sys_wstrb_128[15:8] | gen_sys_wstrb_128[7:0])};
           <font color = "green">                ==></font>
118437                     2'b11: gen_sys_wstrb_nx = gen_sys_wstrb_128;
           <font color = "red">                ==></font>
118438                     default: gen_sys_wstrb_nx = 16'd0;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b00 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118698                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118699                     sbcs_sbbusy <= 1'b0;
           <font color = "green">                ==></font>
118700                     sbcs_sbbusyerror <= 1'b0;
118701                 end
118702                 else begin
118703                     sbcs_sbbusy <= sbcs_sbbusy_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118709                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118710                     sbcs_sberror <= 3'd0;
           <font color = "green">                ==></font>
118711                 end
118712                 else if (sbcs_sberror_wen) begin
                            <font color = "green">-2-</font>  
118713                     sbcs_sberror <= sbcs_sberror_nx;
           <font color = "green">                ==></font>
118714                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118718                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118719                     sbcs_sbreadonaddr <= 1'b0;
           <font color = "green">                ==></font>
118720                     sbcs_sbaccess <= SBCS_SBACCESS_32BIT;
118721                     sbcs_sbautoincrement <= 1'b0;
118722                     sbcs_sbreadondata <= 1'b0;
118723                 end
118724                 else if (dmi_sbcs_wen) begin
                            <font color = "green">-2-</font>  
118725                     sbcs_sbreadonaddr <= sbcs_sbreadonaddr_nx;
           <font color = "green">                ==></font>
118726                     sbcs_sbaccess <= sbcs_sbaccess_nx;
118727                     sbcs_sbautoincrement <= sbcs_sbautoincrement_nx;
118728                     sbcs_sbreadondata <= sbcs_sbreadondata_nx;
118729                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118742                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118743                     reg_sbaddress <= {SYS_ADDR_WIDTH{1'b0}};
           <font color = "green">                ==></font>
118744                 end
118745                 else begin
118746                     for (i_sba_bit = 0; i_sba_bit < SYS_ADDR_WIDTH; i_sba_bit = i_sba_bit + 1) begin
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118760                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118761                     partial_wdata <= 16'd0;
           <font color = "green">                ==></font>
118762                 end
118763                 else if (partial_wen) begin
                            <font color = "red">-2-</font>  
118764                     partial_wdata <= partial_wdata_nx;
           <font color = "red">                ==></font>
118765                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118769                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118770                     reg_dmi_sbdata0 <= 32'd0;
           <font color = "green">                ==></font>
118771                 end
118772                 else if (sbdata0_wen) begin
                            <font color = "green">-2-</font>  
118773                     reg_dmi_sbdata0 <= dmi_sbdata0_nx;
           <font color = "green">                ==></font>
118774                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118818                 case (sbcs_sbaccess[2:0])
                       <font color = "red">-1-</font>  
118819                     3'b000: case ({(dmi_sbaddress0[3] & sbcs_sbaccess128),(dmi_sbaddress0[2] & sbcs_sbaccess64),dmi_sbaddress0[1:0]})
                                   <font color = "red">-2-</font>  
118820                         4'b0000: sbdata0_rd_align = {24'd0,sys_read_data_128[7:0]};
           <font color = "red">                    ==></font>
118821                         4'b0001: sbdata0_rd_align = {24'd0,sys_read_data_128[15:8]};
           <font color = "red">                    ==></font>
118822                         4'b0010: sbdata0_rd_align = {24'd0,sys_read_data_128[23:16]};
           <font color = "red">                    ==></font>
118823                         4'b0011: sbdata0_rd_align = {24'd0,sys_read_data_128[31:24]};
           <font color = "red">                    ==></font>
118824                         4'b0100: sbdata0_rd_align = {24'd0,sys_read_data_128[39:32]};
           <font color = "red">                    ==></font>
118825                         4'b0101: sbdata0_rd_align = {24'd0,sys_read_data_128[47:40]};
           <font color = "red">                    ==></font>
118826                         4'b0110: sbdata0_rd_align = {24'd0,sys_read_data_128[55:48]};
           <font color = "red">                    ==></font>
118827                         4'b0111: sbdata0_rd_align = {24'd0,sys_read_data_128[63:56]};
           <font color = "red">                    ==></font>
118828                         4'b1000: sbdata0_rd_align = {24'd0,sys_read_data_128[71:64]};
           <font color = "red">                    ==></font>
118829                         4'b1001: sbdata0_rd_align = {24'd0,sys_read_data_128[79:72]};
           <font color = "red">                    ==></font>
118830                         4'b1010: sbdata0_rd_align = {24'd0,sys_read_data_128[87:80]};
           <font color = "red">                    ==></font>
118831                         4'b1011: sbdata0_rd_align = {24'd0,sys_read_data_128[95:88]};
           <font color = "red">                    ==></font>
118832                         4'b1100: sbdata0_rd_align = {24'd0,sys_read_data_128[103:96]};
           <font color = "red">                    ==></font>
118833                         4'b1101: sbdata0_rd_align = {24'd0,sys_read_data_128[111:104]};
           <font color = "red">                    ==></font>
118834                         4'b1110: sbdata0_rd_align = {24'd0,sys_read_data_128[119:112]};
           <font color = "red">                    ==></font>
118835                         4'b1111: sbdata0_rd_align = {24'd0,sys_read_data_128[127:120]};
           <font color = "red">                    ==></font>
118836                         default: sbdata0_rd_align = 32'd0;
           <font color = "red">                    ==></font>
118837                     endcase
118838                     3'b001: case (dmi_sbaddress0[3:1])
                                   <font color = "red">-3-</font>  
118839                         3'b000: sbdata0_rd_align = {16'd0,sys_read_data_128[15:0]};
           <font color = "red">                    ==></font>
118840                         3'b001: sbdata0_rd_align = {16'd0,sys_read_data_128[31:16]};
           <font color = "red">                    ==></font>
118841                         3'b010: sbdata0_rd_align = {16'd0,sys_read_data_128[47:32]};
           <font color = "red">                    ==></font>
118842                         3'b011: sbdata0_rd_align = {16'd0,sys_read_data_128[63:48]};
           <font color = "red">                    ==></font>
118843                         3'b100: sbdata0_rd_align = {16'd0,sys_read_data_128[79:64]};
           <font color = "red">                    ==></font>
118844                         3'b101: sbdata0_rd_align = {16'd0,sys_read_data_128[95:80]};
           <font color = "red">                    ==></font>
118845                         3'b110: sbdata0_rd_align = {16'd0,sys_read_data_128[111:96]};
           <font color = "red">                    ==></font>
118846                         3'b111: sbdata0_rd_align = {16'd0,sys_read_data_128[127:112]};
           <font color = "red">                    ==></font>
118847                         default: sbdata0_rd_align = 32'd0;
           <font color = "red">                    ==></font>
118848                     endcase
118849                     3'b010: case (dmi_sbaddress0[3:2])
                                   <font color = "red">-4-</font>  
118850                         2'b00: sbdata0_rd_align = sys_read_data_128[31:0];
           <font color = "green">                    ==></font>
118851                         2'b01: sbdata0_rd_align = sys_read_data_128[63:32];
           <font color = "green">                    ==></font>
118852                         2'b10: sbdata0_rd_align = sys_read_data_128[95:64];
           <font color = "green">                    ==></font>
118853                         2'b11: sbdata0_rd_align = sys_read_data_128[127:96];
           <font color = "green">                    ==></font>
118854                         default: sbdata0_rd_align = 32'd0;
           <font color = "red">                    ==></font>
118855                     endcase
118856                     3'b011: sbdata0_rd_align = dmi_sbaddress0[3] ? sys_read_data_128[95:64] : sys_read_data_128[31:0];
                                                                        <font color = "red">-5-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "red">==></font>  
118857                     3'b100: sbdata0_rd_align = sys_read_data_128[31:0];
           <font color = "red">                ==></font>
118858                     default: sbdata0_rd_align = sys_read_data_128[31:0];
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0000 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0001 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0100 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0101 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b0111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1000 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1001 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1100 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1101 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>4'b1111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b000 </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b000 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b100 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b101 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118923                 if (!dmi_resetn) begin
                       <font color = "green">-1-</font>  
118924                     reg_dmi_sbdata1 <= 32'd0;
           <font color = "green">                ==></font>
118925                 end
118926                 else if (sbdata1_wen) begin
                            <font color = "green">-2-</font>  
118927                     reg_dmi_sbdata1 <= dmi_sbdata1_nx;
           <font color = "green">                ==></font>
118928                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119197                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119198                     reg_rv_awaddr <= 7'd0;
           <font color = "green">                ==></font>
119199                 end
119200                 else if (aw_ch_taken) begin
                            <font color = "red">-2-</font>  
119201                     reg_rv_awaddr <= rv_awaddr[8:2];
           <font color = "red">                ==></font>
119202                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119206                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119207                     reg_rv_wdata <= {DATA_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119208                     reg_rv_wstrb <= {(DATA_WIDTH / 8){1'b0}};
119209                 end
119210                 else if (w_ch_taken) begin
                            <font color = "red">-2-</font>  
119211                     reg_rv_wdata <= reg_rv_wdata_nx;
           <font color = "red">                ==></font>
119212                     reg_rv_wstrb <= rv_wstrb;
119213                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119217                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119218                     reg_rv_rdata <= {DATA_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119219                 end
119220                 else if (ar_ch_taken) begin
                            <font color = "red">-2-</font>  
119221                     reg_rv_rdata <= reg_rv_rdata_nx;
           <font color = "red">                ==></font>
119222                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119226                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119227                     aw_ch_pending <= 1'b0;
           <font color = "green">                ==></font>
119228                     w_ch_pending <= 1'b0;
119229                     ar_ch_pending <= 1'b0;
119230                     reg_rv_rvalid <= 1'b0;
119231                     reg_rv_bvalid <= 1'b0;
119232                 end
119233                 else begin
119234                     aw_ch_pending <= aw_ch_pending_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119243                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119244                     reg_rv_bid <= {RV_ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119245                 end
119246                 else if (bid_update) begin
                            <font color = "red">-2-</font>  
119247                     reg_rv_bid <= reg_rv_bid_nx;
           <font color = "red">                ==></font>
119248                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119252                 if (!bus_resetn) begin
                       <font color = "green">-1-</font>  
119253                     reg_rv_rid <= {RV_ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119254                 end
119255                 else if (rid_update) begin
                            <font color = "red">-2-</font>  
119256                     reg_rv_rid <= reg_rv_rid_nx;
           <font color = "red">                ==></font>
119257                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_60791">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ncepldm200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
