#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 19 12:25:16 2023
# Process ID: 8352
# Current directory: C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1
# Command line: vivado.exe -log PCS_PMA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCS_PMA.tcl
# Log file: C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/PCS_PMA.vds
# Journal file: C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1\vivado.jou
# Running On: PCPHESE71, OS: Windows, CPU Frequency: 3492 MHz, CPU Physical cores: 6, Host memory: 34262 MB
#-----------------------------------------------------------
source PCS_PMA.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1345.758 ; gain = 76.699
Command: synth_design -top PCS_PMA -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12340
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [E:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.297 ; gain = 325.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PCS_PMA' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.vhd:155]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'PCS_PMA_support' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:71' bound to instance 'U0' of component 'PCS_PMA_support' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.vhd:222]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_support' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'PCS_PMA_block' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:96' bound to instance 'pcs_pma_block_i' of component 'PCS_PMA_block' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:223]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_block' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:153]
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:256]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: PCS_PMA - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 0 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b1001010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_2_8' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/hdl/gig_ethernet_pcs_pma_v16_2_rfs.vhd:18735' bound to instance 'PCS_PMA_core' of component 'gig_ethernet_pcs_pma_v16_2_8' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:430]
WARNING: [Synth 8-5640] Port 'gt0_rxbyteisaligned_out' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:163]
WARNING: [Synth 8-5640] Port 'gt0_rxbyterealign_out' is missing in component declaration [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:163]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'PCS_PMA_transceiver' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/transceiver/PCS_PMA_transceiver.vhd:72' bound to instance 'transceiver_inst' of component 'PCS_PMA_transceiver' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:542]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_transceiver' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/transceiver/PCS_PMA_transceiver.vhd:161]
INFO: [Synth 8-3491] module 'PCS_PMA_reset_sync' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'PCS_PMA_reset_sync' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/transceiver/PCS_PMA_transceiver.vhd:515]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_reset_sync' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_reset_sync' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'PCS_PMA_gt' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.v:53' bound to instance 'PCS_PMA_gt_i' of component 'PCS_PMA_gt' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/transceiver/PCS_PMA_transceiver.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gt' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gt_gtwizard_top' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gt_gtwizard_gthe4' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gt_gthe4_channel_wrapper' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_channel' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:31026]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (0#1) [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:31026]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_channel' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gt_gthe4_channel_wrapper' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_reset_synchronizer' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_reset_synchronizer' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_bit_synchronizer' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_bit_synchronizer' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_rx' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_rx' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gte4_drp_arb' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gte4_drp_arb' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_userdata_tx' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_userdata_tx' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gt_gtwizard_gthe4' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gt_gtwizard_top' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gt' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_transceiver' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/transceiver/PCS_PMA_transceiver.vhd:161]
INFO: [Synth 8-3491] module 'PCS_PMA_sync_block' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:67' bound to instance 'sync_block_reset_done' of component 'PCS_PMA_sync_block' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:634]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_sync_block' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:80]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_sync_block' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_block' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_block.vhd:153]
INFO: [Synth 8-3491] module 'PCS_PMA_clocking' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:67' bound to instance 'core_clocking_i' of component 'PCS_PMA_clocking' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:274]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_clocking' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:84]
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE4' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:106]
INFO: [Synth 8-113] binding component instance 'usrclk2_bufg_inst' to cell 'BUFG_GT' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:118]
INFO: [Synth 8-113] binding component instance 'usrclk_bufg_inst' to cell 'BUFG_GT' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:132]
INFO: [Synth 8-113] binding component instance 'rxrecclk_bufg_inst' to cell 'BUFG_GT' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_clocking' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocking.vhd:84]
INFO: [Synth 8-3491] module 'PCS_PMA_resets' declared at 'c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_resets.vhd:67' bound to instance 'core_resets_i' of component 'PCS_PMA_resets' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:297]
INFO: [Synth 8-638] synthesizing module 'PCS_PMA_resets' [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_resets.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_resets' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_resets.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA_support' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_support.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'PCS_PMA' (0#1) [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.vhd:155]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1079]
WARNING: [Synth 8-7129] Port mmcm_reset in module PCS_PMA_clocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[127] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[126] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[125] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[124] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[123] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[122] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[121] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[120] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[119] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[118] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[117] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[116] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[115] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[114] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[113] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[112] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[111] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[110] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[109] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[108] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[107] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[106] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[105] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[104] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[103] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[102] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[101] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[100] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[99] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[98] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[97] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[96] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[95] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[94] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[93] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[92] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[91] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[90] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[89] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[88] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[87] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[86] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[85] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[84] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[83] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[82] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[81] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[80] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[79] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[78] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[77] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[76] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[75] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[74] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[73] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[72] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[71] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[70] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[69] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[68] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[67] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[66] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[65] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[64] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[63] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[62] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[61] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[60] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[59] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[58] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[57] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[56] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[55] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[54] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[53] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[52] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[51] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[50] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[49] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[48] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[47] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[46] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[45] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[44] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[43] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[42] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[41] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[40] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[39] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[38] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[37] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[36] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[35] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[34] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[33] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[32] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[31] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[30] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[29] in module gtwizard_ultrascale_v1_7_13_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1861.617 ; gain = 463.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.449 ; gain = 481.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.449 ; gain = 481.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1891.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.195 ; gain = 0.004
Finished Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.xdc] for cell 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst'
Finished Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.xdc] for cell 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/synth/PCS_PMA_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCS_PMA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCS_PMA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/PCS_PMA_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/PCS_PMA_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA_clocks.xdc] for cell 'U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCS_PMA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCS_PMA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/synth/PCS_PMA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCS_PMA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCS_PMA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2003.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FD => FDRE: 12 instances
  FDP => FDPE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2003.203 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2003.203 ; gain = 605.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2003.203 ; gain = 605.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst. (constraint file  C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2003.203 ; gain = 605.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_13_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_13_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_13_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 2003.203 ; gain = 605.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 337   
+---Muxes : 
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 2     
	  33 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  33 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	  33 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 19    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   3 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  33 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 7     
	  15 Input    1 Bit        Muxes := 2     
	  33 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_8.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2003.203 ; gain = 605.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 2412.047 ; gain = 1014.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 2432.664 ; gain = 1034.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_2_8 | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     4|
|2     |CARRY8        |    15|
|3     |GTHE4_CHANNEL |     1|
|4     |IBUFDS_GTE4   |     1|
|5     |LUT1          |    31|
|6     |LUT2          |   119|
|7     |LUT3          |   104|
|8     |LUT4          |    98|
|9     |LUT5          |    82|
|10    |LUT6          |   149|
|11    |MUXF7         |     1|
|12    |SRL16         |     2|
|13    |SRL16E        |     8|
|14    |FD            |    12|
|15    |FDCE          |    63|
|16    |FDP           |    24|
|17    |FDPE          |    64|
|18    |FDRE          |   823|
|19    |FDSE          |    30|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 2453.938 ; gain = 1056.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 890 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 2453.938 ; gain = 932.422
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 2453.938 ; gain = 1056.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2453.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT U0/core_clocking_i/rxrecclk_bufg_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT U0/core_clocking_i/usrclk2_bufg_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2499.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FD => FDRE: 12 instances
  FDP => FDPE: 24 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: 3f04fd71
INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:38 . Memory (MB): peak = 2499.496 ; gain = 1153.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/PCS_PMA.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PCS_PMA, cache-ID = b5c6f78838bc0319
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eorzes/cernbox/git/fanout_sma/prj/m_top/m_top.runs/PCS_PMA_synth_1/PCS_PMA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PCS_PMA_utilization_synth.rpt -pb PCS_PMA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 12:28:25 2023...
