

Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Fri Oct 30 15:04:29 -0500 2015

#=== Resource usage ===
SLICE:         3961
LUT:          10644
FF:           10626
DSP:             50
BRAM:             7
SRL:           2206
#=== Final timing ===
CP required:    10.000
CP achieved:    9.704
Timing met
