
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                switch_set_1, determin, judge_index_set_1, hdis96_set_1, hdis4096_set_1, hid_bound_set_1
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          48d1610e-aa18-476a-a00f-e488694db16f
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         DDR[2]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        2
   Type:         MEM_STREAMING
   Base Address: 0x1e
   Address Size: 0x0
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        3
   Type:         MEM_STREAMING
   Base Address: 0x28
   Address Size: 0x0
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        4
   Type:         MEM_STREAMING
   Base Address: 0x32
   Address Size: 0x0
   Bank Used:    Yes

   Name:         hlsaxisapuint96
   Index:        5
   Type:         MEM_STREAMING
   Base Address: 0x3c
   Address Size: 0x0
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x10046
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        7
   Type:         MEM_STREAMING
   Base Address: 0x10050
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        8
   Type:         MEM_STREAMING
   Base Address: 0x1005a
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        9
   Type:         MEM_STREAMING
   Base Address: 0x10064
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        10
   Type:         MEM_STREAMING
   Base Address: 0x1006e
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        11
   Type:         MEM_STREAMING
   Base Address: 0x10078
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0x20082
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0x2008c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        14
   Type:         MEM_STREAMING
   Base Address: 0x20096
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        15
   Type:         MEM_STREAMING
   Base Address: 0x200a0
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        16
   Type:         MEM_STREAMING
   Base Address: 0x200aa
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        17
   Type:         MEM_STREAMING
   Base Address: 0x20050
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        18
   Type:         MEM_STREAMING
   Base Address: 0x200be
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        19
   Type:         MEM_STREAMING
   Base Address: 0x200c8
   Address Size: 0x8000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x300d2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        21
   Type:         MEM_STREAMING
   Base Address: 0x300dc
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        22
   Type:         MEM_STREAMING
   Base Address: 0x300e6
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        23
   Type:         MEM_STREAMING
   Base Address: 0x300f0
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint96
   Index:        24
   Type:         MEM_STREAMING
   Base Address: 0x3003c
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint96
   Index:        25
   Type:         MEM_STREAMING
   Base Address: 0x30104
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        26
   Type:         MEM_STREAMING
   Base Address: 0x300c8
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        27
   Type:         MEM_STREAMING
   Base Address: 0x300be
   Address Size: 0xc000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x40122
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        29
   Type:         MEM_STREAMING
   Base Address: 0x40064
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        30
   Type:         MEM_STREAMING
   Base Address: 0x40078
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        31
   Type:         MEM_STREAMING
   Base Address: 0x400a0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        32
   Type:         MEM_STREAMING
   Base Address: 0x400aa
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x50154
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x5015e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x50168
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint96
   Index:        36
   Type:         MEM_STREAMING
   Base Address: 0x50104
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        37
   Type:         MEM_STREAMING
   Base Address: 0x50028
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        38
   Type:         MEM_STREAMING
   Base Address: 0x50032
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        39
   Type:         MEM_STREAMING
   Base Address: 0x500e6
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        40
   Type:         MEM_STREAMING
   Base Address: 0x500f0
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        41
   Type:         MEM_STREAMING
   Base Address: 0x5001e
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        42
   Type:         MEM_STREAMING
   Base Address: 0x50096
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        43
   Type:         MEM_STREAMING
   Base Address: 0x500dc
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        44
   Type:         MEM_STREAMING
   Base Address: 0x5005a
   Address Size: 0x14000000
   Bank Used:    Yes

   Name:         hlsaxisapuint10
   Index:        45
   Type:         MEM_STREAMING
   Base Address: 0x5006e
   Address Size: 0x14000000
   Bank Used:    Yes
==============================================================================
Kernel: switch_set_1

Definition
----------
   Signature: switch_set_1 (void* FP_DB, void* hash_table, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& top_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& end_stream_in, stream<hls::axis<ap_uint<96>, 0, 0, 0>, 0>& flame96_stream_out)

Ports
-----
   Port:          M_AXI_DB_SWITCH_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_TABLE_SWITCH_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          COMPLETE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          TOP_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          END_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          FLAME96_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    96 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        switch_set_1
   Base Address: 0x0

   Argument:          FP_DB
   Register Offset:   0x10
   Port:              M_AXI_DB_SWITCH_SET_1
   Memory:            hlsaxisapuint10 (MEM_STREAMING)

   Argument:          hash_table
   Register Offset:   0x1C
   Port:              M_AXI_TABLE_SWITCH_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          complete_stream_in
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN
   Memory:            <not applicable>

   Argument:          top_stream_in
   Register Offset:   0x0
   Port:              TOP_STREAM_IN
   Memory:            <not applicable>

   Argument:          end_stream_in
   Register Offset:   0x0
   Port:              END_STREAM_IN
   Memory:            <not applicable>

   Argument:          flame96_stream_out
   Register Offset:   0x0
   Port:              FLAME96_STREAM_OUT
   Memory:            <not applicable>
Kernel: determin

Definition
----------
   Signature: determin (void* judge, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& index_stream_in1, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out1_1, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out1_2, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in1_1, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in1_2)

Ports
-----
   Port:          M_AXI_JUDGE_DETERMIN_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          INDEX_STREAM_IN1
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT1_1
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT1_2
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_IN1_1
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_IN1_2
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        determin
   Base Address: 0x10000

   Argument:          judge
   Register Offset:   0x10
   Port:              M_AXI_JUDGE_DETERMIN_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          index_stream_in1
   Register Offset:   0x0
   Port:              INDEX_STREAM_IN1
   Memory:            <not applicable>

   Argument:          complete_stream_out1_1
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT1_1
   Memory:            <not applicable>

   Argument:          complete_stream_out1_2
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT1_2
   Memory:            <not applicable>

   Argument:          complete_stream_in1_1
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN1_1
   Memory:            <not applicable>

   Argument:          complete_stream_in1_2
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN1_2
   Memory:            <not applicable>
Kernel: judge_index_set_1

Definition
----------
   Signature: judge_index_set_1 (void* FP_DB, void* hash_table, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& fp32_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& haming_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& index_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& locate_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& count_stream_in)

Ports
-----
   Port:          M_AXI_DB_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_TABLE_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          COMPLETE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          FP32_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          HAMING_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          INDEX_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          LOCATE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          COUNT_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        judge_index_set_1
   Base Address: 0x20000

   Argument:          FP_DB
   Register Offset:   0x10
   Port:              M_AXI_DB_JUDGE_SET_1
   Memory:            hlsaxisapuint10 (MEM_STREAMING)

   Argument:          hash_table
   Register Offset:   0x1C
   Port:              M_AXI_TABLE_JUDGE_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          complete_stream_in
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN
   Memory:            <not applicable>

   Argument:          fp32_stream_out
   Register Offset:   0x0
   Port:              FP32_STREAM_OUT
   Memory:            <not applicable>

   Argument:          haming_stream_in
   Register Offset:   0x0
   Port:              HAMING_STREAM_IN
   Memory:            <not applicable>

   Argument:          index_stream_out
   Register Offset:   0x0
   Port:              INDEX_STREAM_OUT
   Memory:            <not applicable>

   Argument:          locate_stream_in
   Register Offset:   0x0
   Port:              LOCATE_STREAM_IN
   Memory:            <not applicable>

   Argument:          count_stream_in
   Register Offset:   0x0
   Port:              COUNT_STREAM_IN
   Memory:            <not applicable>
Kernel: hdis96_set_1

Definition
----------
   Signature: hdis96_set_1 (unsigned int flag, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& top_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& end_stream_in, stream<hls::axis<ap_uint<96>, 0, 0, 0>, 0>& flame96_stream_in1, stream<hls::axis<ap_uint<96>, 0, 0, 0>, 0>& flame96_stream_in2, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& count_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& locate_stream_out)

Ports
-----
   Port:          COMPLETE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          TOP_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          END_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          FLAME96_STREAM_IN1
   Mode:          read_only
   Range (bytes): 
   Data Width:    96 bits
   Port Type:     stream

   Port:          FLAME96_STREAM_IN2
   Mode:          read_only
   Range (bytes): 
   Data Width:    96 bits
   Port Type:     stream

   Port:          COUNT_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          LOCATE_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hdis96_set_1
   Base Address: 0x30000

   Argument:          flag
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          complete_stream_in
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN
   Memory:            <not applicable>

   Argument:          top_stream_in
   Register Offset:   0x0
   Port:              TOP_STREAM_IN
   Memory:            <not applicable>

   Argument:          end_stream_in
   Register Offset:   0x0
   Port:              END_STREAM_IN
   Memory:            <not applicable>

   Argument:          flame96_stream_in1
   Register Offset:   0x0
   Port:              FLAME96_STREAM_IN1
   Memory:            <not applicable>

   Argument:          flame96_stream_in2
   Register Offset:   0x0
   Port:              FLAME96_STREAM_IN2
   Memory:            <not applicable>

   Argument:          count_stream_out
   Register Offset:   0x0
   Port:              COUNT_STREAM_OUT
   Memory:            <not applicable>

   Argument:          locate_stream_out
   Register Offset:   0x0
   Port:              LOCATE_STREAM_OUT
   Memory:            <not applicable>
Kernel: hdis4096_set_1

Definition
----------
   Signature: hdis4096_set_1 (void* query, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& fp32_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& haming_stream_out)

Ports
-----
   Port:          M_AXI_QUERY_HD4096_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          COMPLETE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          FP32_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          HAMING_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hdis4096_set_1
   Base Address: 0x40000

   Argument:          query
   Register Offset:   0x10
   Port:              M_AXI_QUERY_HD4096_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          complete_stream_in
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN
   Memory:            <not applicable>

   Argument:          complete_stream_out
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT
   Memory:            <not applicable>

   Argument:          fp32_stream_in
   Register Offset:   0x0
   Port:              FP32_STREAM_IN
   Memory:            <not applicable>

   Argument:          haming_stream_out
   Register Offset:   0x0
   Port:              HAMING_STREAM_OUT
   Memory:            <not applicable>
Kernel: hid_bound_set_1

Definition
----------
   Signature: hid_bound_set_1 (void* query, void* hash_table_pointer, unsigned int flag, stream<hls::axis<ap_uint<96>, 0, 0, 0>, 0>& flame_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& top_stream_out_1, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& end_stream_out_1, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& top_stream_out_2, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& end_stream_out_2, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out1, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out2, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out3, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_in, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& complete_stream_out)

Ports
-----
   Port:          M_AXI_QUERY_HID_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_POINTER_HID_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          FLAME_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    96 bits
   Port Type:     stream

   Port:          TOP_STREAM_OUT_1
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          END_STREAM_OUT_1
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          TOP_STREAM_OUT_2
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          END_STREAM_OUT_2
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT1
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT2
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT3
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          COMPLETE_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hid_bound_set_1
   Base Address: 0x50000

   Argument:          query
   Register Offset:   0x10
   Port:              M_AXI_QUERY_HID_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          hash_table_pointer
   Register Offset:   0x1C
   Port:              M_AXI_POINTER_HID_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          flag
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          flame_stream_out
   Register Offset:   0x0
   Port:              FLAME_STREAM_OUT
   Memory:            <not applicable>

   Argument:          top_stream_out_1
   Register Offset:   0x0
   Port:              TOP_STREAM_OUT_1
   Memory:            <not applicable>

   Argument:          end_stream_out_1
   Register Offset:   0x0
   Port:              END_STREAM_OUT_1
   Memory:            <not applicable>

   Argument:          top_stream_out_2
   Register Offset:   0x0
   Port:              TOP_STREAM_OUT_2
   Memory:            <not applicable>

   Argument:          end_stream_out_2
   Register Offset:   0x0
   Port:              END_STREAM_OUT_2
   Memory:            <not applicable>

   Argument:          complete_stream_out1
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT1
   Memory:            <not applicable>

   Argument:          complete_stream_out2
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT2
   Memory:            <not applicable>

   Argument:          complete_stream_out3
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT3
   Memory:            <not applicable>

   Argument:          complete_stream_in
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_IN
   Memory:            <not applicable>

   Argument:          complete_stream_out
   Register Offset:   0x0
   Port:              COMPLETE_STREAM_OUT
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config ../../src/cfg/u200.cfg --connectivity.nk hid_bound_set_1:1:hid_bound_set_1 --connectivity.nk switch_set_1:1:switch_set_1 --connectivity.nk hdis96_set_1:1:hdis96_set_1 --connectivity.nk judge_index_set_1:1:judge_index_set_1 --connectivity.nk hdis4096_set_1:1:hdis4096_set_1 --connectivity.nk determin:1:determin --connectivity.sp judge_index_set_1.FP_DB:DDR[2] --connectivity.sp switch_set_1.FP_DB:DDR[2] --connectivity.sp switch_set_1.hash_table:DDR[0] --connectivity.sp judge_index_set_1.hash_table:DDR[0] --connectivity.sp hid_bound_set_1.hash_table_pointer:DDR[1] --connectivity.sp hid_bound_set_1.query:PLRAM[1] --connectivity.sp hdis4096_set_1.query:PLRAM[1] --connectivity.stream_connect hid_bound_set_1.flame_stream_out:hdis96_set_1.flame96_stream_in2 --connectivity.stream_connect hid_bound_set_1.top_stream_out_1:switch_set_1.top_stream_in --connectivity.stream_connect hid_bound_set_1.end_stream_out_1:switch_set_1.end_stream_in --connectivity.stream_connect hid_bound_set_1.top_stream_out_2:hdis96_set_1.top_stream_in --connectivity.stream_connect hid_bound_set_1.end_stream_out_2:hdis96_set_1.end_stream_in --connectivity.stream_connect switch_set_1.flame96_stream_out:hdis96_set_1.flame96_stream_in1:16 --connectivity.stream_connect hdis96_set_1.count_stream_out:judge_index_set_1.count_stream_in --connectivity.stream_connect hdis96_set_1.locate_stream_out:judge_index_set_1.locate_stream_in --connectivity.stream_connect judge_index_set_1.fp32_stream_out:hdis4096_set_1.fp32_stream_in:16 --connectivity.stream_connect judge_index_set_1.index_stream_out:determin.index_stream_in1 --connectivity.stream_connect hdis4096_set_1.haming_stream_out:judge_index_set_1.haming_stream_in --connectivity.stream_connect hid_bound_set_1.complete_stream_out1:switch_set_1.complete_stream_in --connectivity.stream_connect hid_bound_set_1.complete_stream_out2:judge_index_set_1.complete_stream_in --connectivity.stream_connect hid_bound_set_1.complete_stream_out3:hdis96_set_1.complete_stream_in --connectivity.stream_connect hid_bound_set_1.complete_stream_out:determin.complete_stream_in1_1 --connectivity.stream_connect hdis4096_set_1.complete_stream_out:determin.complete_stream_in1_2 --connectivity.stream_connect determin.complete_stream_out1_1:hid_bound_set_1.complete_stream_in --connectivity.stream_connect determin.complete_stream_out1_2:hdis4096_set_1.complete_stream_in --debug --hls.jobs 4 --input_files ./determin.xo --input_files ./hdis96_set_1.xo --input_files ./hdis4096_set_1.xo --input_files ./hid_bound_set_1.xo --input_files ./judge_index_set_1.xo --input_files ./switch_set_1.xo --link --optimize 0 --output table_serch.xclbin --platform xilinx_u200_xdma_201830_2 --profile.data all:all:all --report_level 0 --save-temps --target sw_emu 
   Options:       --config ../../src/cfg/u200.cfg
                  --connectivity.nk hid_bound_set_1:1:hid_bound_set_1
                  --connectivity.nk switch_set_1:1:switch_set_1
                  --connectivity.nk hdis96_set_1:1:hdis96_set_1
                  --connectivity.nk judge_index_set_1:1:judge_index_set_1
                  --connectivity.nk hdis4096_set_1:1:hdis4096_set_1
                  --connectivity.nk determin:1:determin
                  --connectivity.sp judge_index_set_1.FP_DB:DDR[2]
                  --connectivity.sp switch_set_1.FP_DB:DDR[2]
                  --connectivity.sp switch_set_1.hash_table:DDR[0]
                  --connectivity.sp judge_index_set_1.hash_table:DDR[0]
                  --connectivity.sp hid_bound_set_1.hash_table_pointer:DDR[1]
                  --connectivity.sp hid_bound_set_1.query:PLRAM[1]
                  --connectivity.sp hdis4096_set_1.query:PLRAM[1]
                  --connectivity.stream_connect hid_bound_set_1.flame_stream_out:hdis96_set_1.flame96_stream_in2
                  --connectivity.stream_connect hid_bound_set_1.top_stream_out_1:switch_set_1.top_stream_in
                  --connectivity.stream_connect hid_bound_set_1.end_stream_out_1:switch_set_1.end_stream_in
                  --connectivity.stream_connect hid_bound_set_1.top_stream_out_2:hdis96_set_1.top_stream_in
                  --connectivity.stream_connect hid_bound_set_1.end_stream_out_2:hdis96_set_1.end_stream_in
                  --connectivity.stream_connect switch_set_1.flame96_stream_out:hdis96_set_1.flame96_stream_in1:16
                  --connectivity.stream_connect hdis96_set_1.count_stream_out:judge_index_set_1.count_stream_in
                  --connectivity.stream_connect hdis96_set_1.locate_stream_out:judge_index_set_1.locate_stream_in
                  --connectivity.stream_connect judge_index_set_1.fp32_stream_out:hdis4096_set_1.fp32_stream_in:16
                  --connectivity.stream_connect judge_index_set_1.index_stream_out:determin.index_stream_in1
                  --connectivity.stream_connect hdis4096_set_1.haming_stream_out:judge_index_set_1.haming_stream_in
                  --connectivity.stream_connect hid_bound_set_1.complete_stream_out1:switch_set_1.complete_stream_in
                  --connectivity.stream_connect hid_bound_set_1.complete_stream_out2:judge_index_set_1.complete_stream_in
                  --connectivity.stream_connect hid_bound_set_1.complete_stream_out3:hdis96_set_1.complete_stream_in
                  --connectivity.stream_connect hid_bound_set_1.complete_stream_out:determin.complete_stream_in1_1
                  --connectivity.stream_connect hdis4096_set_1.complete_stream_out:determin.complete_stream_in1_2
                  --connectivity.stream_connect determin.complete_stream_out1_1:hid_bound_set_1.complete_stream_in
                  --connectivity.stream_connect determin.complete_stream_out1_2:hdis4096_set_1.complete_stream_in
                  --debug
                  --hls.jobs 4
                  --input_files ./determin.xo
                  --input_files ./hdis96_set_1.xo
                  --input_files ./hdis4096_set_1.xo
                  --input_files ./hid_bound_set_1.xo
                  --input_files ./judge_index_set_1.xo
                  --input_files ./switch_set_1.xo
                  --link
                  --optimize 0
                  --output table_serch.xclbin
                  --platform xilinx_u200_xdma_201830_2
                  --profile.data all:all:all
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
