/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_tt0p9v85c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    nom_temperature : 85.0000 ;
    nom_voltage : 0.9000 ;
    operating_conditions ( "tt0p9v85c" ) {
        process : 1 ;
        temperature : 85 ;
        voltage : 0.9000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v85c ;
    default_max_transition : 0.363000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0012;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0149");
                }
                fall_power("scalar") {
                    values ("0.0198");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0149");
                }
                fall_power("scalar") {
                    values ("0.0198");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0012;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0149");
                }
                fall_power("scalar") {
                    values ("0.0198");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001369 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0149") ;
            }
            fall_power("scalar") {
                values ("0.0198") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.066430, 0.071050, 0.076770, 0.085130, 0.103390",\
              "0.061480, 0.066100, 0.071820, 0.080180, 0.098440",\
              "0.055760, 0.060380, 0.066100, 0.074460, 0.092720",\
              "0.049820, 0.054440, 0.060160, 0.068520, 0.086780",\
              "0.049270, 0.053890, 0.059610, 0.067970, 0.086230"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.066430, 0.071050, 0.076770, 0.085130, 0.103390",\
              "0.061480, 0.066100, 0.071820, 0.080180, 0.098440",\
              "0.055760, 0.060380, 0.066100, 0.074460, 0.092720",\
              "0.049820, 0.054440, 0.060160, 0.068520, 0.086780",\
              "0.049270, 0.053890, 0.059610, 0.067970, 0.086230"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070830, 0.067310, 0.064450, 0.060490, 0.053010",\
              "0.076660, 0.073140, 0.070280, 0.066320, 0.058840",\
              "0.083700, 0.080180, 0.077320, 0.073360, 0.065880",\
              "0.091840, 0.088320, 0.085460, 0.081500, 0.074020",\
              "0.095140, 0.091620, 0.088760, 0.084800, 0.077320"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.070830, 0.067310, 0.064450, 0.060490, 0.053010",\
              "0.076660, 0.073140, 0.070280, 0.066320, 0.058840",\
              "0.083700, 0.080180, 0.077320, 0.073360, 0.065880",\
              "0.091840, 0.088320, 0.085460, 0.081500, 0.074020",\
              "0.095140, 0.091620, 0.088760, 0.084800, 0.077320"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001856 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0097") ;
            }
            fall_power("scalar") {
                values ("0.0100") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010208, 0.016148, 0.021758, 0.034078, 0.073458",\
              "0.010000, 0.011088, 0.016698, 0.029018, 0.068398",\
              "0.010000, 0.010000, 0.011088, 0.023408, 0.062788",\
              "0.010000, 0.010000, 0.010000, 0.016258, 0.055638",\
              "0.010000, 0.010000, 0.010000, 0.013618, 0.052998"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010208, 0.016148, 0.021758, 0.034078, 0.073458",\
              "0.010000, 0.011088, 0.016698, 0.029018, 0.068398",\
              "0.010000, 0.010000, 0.011088, 0.023408, 0.062788",\
              "0.010000, 0.010000, 0.010000, 0.016258, 0.055638",\
              "0.010000, 0.010000, 0.010000, 0.013618, 0.052998"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103219, 0.096289, 0.090679, 0.084519, 0.078249",\
              "0.108499, 0.101569, 0.095959, 0.089799, 0.083529",\
              "0.114769, 0.107839, 0.102229, 0.096069, 0.089799",\
              "0.122579, 0.115649, 0.110039, 0.103879, 0.097609",\
              "0.125659, 0.118729, 0.113119, 0.106959, 0.100689"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103219, 0.096289, 0.090679, 0.084519, 0.078249",\
              "0.108499, 0.101569, 0.095959, 0.089799, 0.083529",\
              "0.114769, 0.107839, 0.102229, 0.096069, 0.089799",\
              "0.122579, 0.115649, 0.110039, 0.103879, 0.097609",\
              "0.125659, 0.118729, 0.113119, 0.106959, 0.100689"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001855 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0281") ;
            }
            fall_power("scalar") {
                values ("0.0420") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.093722, 0.098452, 0.104392, 0.114842, 0.140032",\
              "0.088442, 0.093172, 0.099112, 0.109562, 0.134752",\
              "0.083382, 0.088112, 0.094052, 0.104502, 0.129692",\
              "0.076562, 0.081292, 0.087232, 0.097682, 0.122872",\
              "0.076342, 0.081072, 0.087012, 0.097462, 0.122652"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.093722, 0.098452, 0.104392, 0.114842, 0.140032",\
              "0.088442, 0.093172, 0.099112, 0.109562, 0.134752",\
              "0.083382, 0.088112, 0.094052, 0.104502, 0.129692",\
              "0.076562, 0.081292, 0.087232, 0.097682, 0.122872",\
              "0.076342, 0.081072, 0.087012, 0.097462, 0.122652"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.069999, 0.065599, 0.061309, 0.056469, 0.050089",\
              "0.075829, 0.071429, 0.067139, 0.062299, 0.055919",\
              "0.082869, 0.078469, 0.074179, 0.069339, 0.062959",\
              "0.091009, 0.086609, 0.082319, 0.077479, 0.071099",\
              "0.094309, 0.089909, 0.085619, 0.080779, 0.074399"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.069999, 0.065599, 0.061309, 0.056469, 0.050089",\
              "0.075829, 0.071429, 0.067139, 0.062299, 0.055919",\
              "0.082869, 0.078469, 0.074179, 0.069339, 0.062959",\
              "0.091009, 0.086609, 0.082319, 0.077479, 0.071099",\
              "0.094309, 0.089909, 0.085619, 0.080779, 0.074399"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002694 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0132") ;
            }
            fall_power("scalar") {
                values ("0.0179") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.096900, 0.096900, 0.096900, 0.096900, 0.096900"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.096900, 0.096900, 0.096900, 0.096900, 0.096900"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001369 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0056") ;
            }
            fall_power("scalar") {
                values ("0.0098") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010440, 0.018690, 0.042450",\
              "0.010000, 0.010000, 0.010000, 0.014070, 0.037830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033760",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030900",\
              "0.010000, 0.010000, 0.010000, 0.017260, 0.041020"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010440, 0.018690, 0.042450",\
              "0.010000, 0.010000, 0.010000, 0.014070, 0.037830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033760",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030900",\
              "0.010000, 0.010000, 0.010000, 0.017260, 0.041020"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001856 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0067") ;
            }
            fall_power("scalar") {
                values ("0.0055") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.036204",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031474",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027294",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024544",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034334"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.036204",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031474",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027294",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024544",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034334"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.144823, 0.138993, 0.134263, 0.129863, 0.126673",\
              "0.150103, 0.144273, 0.139543, 0.135143, 0.131953",\
              "0.154723, 0.148893, 0.144163, 0.139763, 0.136573",\
              "0.157803, 0.151973, 0.147243, 0.142843, 0.139653",\
              "0.146803, 0.140973, 0.136243, 0.131843, 0.128653"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.144823, 0.138993, 0.134263, 0.129863, 0.126673",\
              "0.150103, 0.144273, 0.139543, 0.135143, 0.131953",\
              "0.154723, 0.148893, 0.144163, 0.139763, 0.136573",\
              "0.157803, 0.151973, 0.147243, 0.142843, 0.139653",\
              "0.146803, 0.140973, 0.136243, 0.131843, 0.128653"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001855 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0021") ;
            }
            fall_power("scalar") {
                values ("0.0025") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.018140, 0.042340",\
              "0.010000, 0.010000, 0.010000, 0.013410, 0.037610",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033540",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030460",\
              "0.010000, 0.010000, 0.010000, 0.016380, 0.040580"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.018140, 0.042340",\
              "0.010000, 0.010000, 0.010000, 0.013410, 0.037610",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033540",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030460",\
              "0.010000, 0.010000, 0.010000, 0.016380, 0.040580"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002694 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0082") ;
            }
            fall_power("scalar") {
                values ("0.0146") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790",\
              "0.094150, 0.099870, 0.105920, 0.115930, 0.140790"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087330, 0.087330, 0.087330, 0.087330, 0.087330",\
              "0.092720, 0.092720, 0.092720, 0.092720, 0.092720",\
              "0.097340, 0.097340, 0.097340, 0.097340, 0.097340",\
              "0.100750, 0.100750, 0.100750, 0.100750, 0.100750",\
              "0.089310, 0.089310, 0.089310, 0.089310, 0.089310"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011100 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.108888, 0.114058, 0.119998, 0.147500, 0.453750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.108888, 0.114058, 0.119998, 0.147500, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.856753, 0.861828, 0.866658, 0.869178, 0.917758" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "28.8879" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.1650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.9944" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.3993" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.4128" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "17.1533" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.8822" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.6388" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0193" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017280, 0.017280, 0.017280, 0.017280, 0.017280" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012960, 0.012960, 0.012960, 0.012960, 0.012960" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.428523, 0.441561, 0.458627, 0.523817, 0.685361",\
              "0.433187, 0.446225, 0.463291, 0.528481, 0.690025",\
              "0.438063, 0.451101, 0.468167, 0.533357, 0.694901",\
              "0.441667, 0.454705, 0.471771, 0.536961, 0.698505",\
              "0.433611, 0.446649, 0.463715, 0.528905, 0.690449"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.428523, 0.441561, 0.458627, 0.523817, 0.685361",\
              "0.433187, 0.446225, 0.463291, 0.528481, 0.690025",\
              "0.438063, 0.451101, 0.468167, 0.533357, 0.694901",\
              "0.441667, 0.454705, 0.471771, 0.536961, 0.698505",\
              "0.433611, 0.446649, 0.463715, 0.528905, 0.690449"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.293259, 0.301334, 0.310514, 0.344769, 0.430704",\
              "0.297254, 0.305329, 0.314509, 0.348764, 0.434699",\
              "0.300739, 0.308814, 0.317994, 0.352249, 0.438184",\
              "0.303119, 0.311194, 0.320374, 0.354629, 0.440564",\
              "0.295554, 0.303629, 0.312809, 0.347064, 0.432999"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.293259, 0.301334, 0.310514, 0.344769, 0.430704",\
              "0.297254, 0.305329, 0.314509, 0.348764, 0.434699",\
              "0.300739, 0.308814, 0.317994, 0.352249, 0.438184",\
              "0.303119, 0.311194, 0.320374, 0.354629, 0.440564",\
              "0.295554, 0.303629, 0.312809, 0.347064, 0.432999"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014178, 0.040678, 0.077478, 0.221378, 0.593578" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014178, 0.040678, 0.077478, 0.221378, 0.593578" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012356, 0.028556, 0.051556, 0.142756, 0.373856" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012356, 0.028556, 0.051556, 0.142756, 0.373856" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.016920, 0.016920, 0.016920, 0.016920, 0.016920" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012960, 0.012960, 0.012960, 0.012960, 0.012960" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.855213, 0.868548, 0.884928, 0.949188, 1.108263",\
              "0.861828, 0.875163, 0.891543, 0.955803, 1.114878",\
              "0.866658, 0.879993, 0.896373, 0.960633, 1.119708",\
              "0.869178, 0.882513, 0.898893, 0.963153, 1.122228",\
              "0.860253, 0.873588, 0.889968, 0.954228, 1.113303"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.855213, 0.868548, 0.884928, 0.949188, 1.108263",\
              "0.861828, 0.875163, 0.891543, 0.955803, 1.114878",\
              "0.866658, 0.879993, 0.896373, 0.960633, 1.119708",\
              "0.869178, 0.882513, 0.898893, 0.963153, 1.122228",\
              "0.860253, 0.873588, 0.889968, 0.954228, 1.113303"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.644668, 0.652743, 0.661923, 0.696093, 0.782028",\
              "0.650363, 0.658438, 0.667618, 0.701788, 0.787723",\
              "0.654018, 0.662093, 0.671273, 0.705443, 0.791378",\
              "0.656228, 0.664303, 0.673483, 0.707653, 0.793588",\
              "0.648238, 0.656313, 0.665493, 0.699663, 0.785598"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.644668, 0.652743, 0.661923, 0.696093, 0.782028",\
              "0.650363, 0.658438, 0.667618, 0.701788, 0.787723",\
              "0.654018, 0.662093, 0.671273, 0.705443, 0.791378",\
              "0.656228, 0.664303, 0.673483, 0.707653, 0.793588",\
              "0.648238, 0.656313, 0.665493, 0.699663, 0.785598"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014178, 0.040678, 0.077478, 0.221378, 0.593578" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014178, 0.040678, 0.077478, 0.221378, 0.593578" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012356, 0.028556, 0.051556, 0.142756, 0.373856" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012356, 0.028556, 0.051556, 0.142756, 0.373856" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 489.4461;
  } 


}
}


