
ds18b20.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000370  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00000370  00000404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800068  00800068  0000040c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000040c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000043c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  00000478  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f16  00000000  00000000  00000528  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000874  00000000  00000000  0000143e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000072b  00000000  00000000  00001cb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000168  00000000  00000000  000023e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003fd  00000000  00000000  00002548  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000069e  00000000  00000000  00002945  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  00002fe3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	56 c0       	rjmp	.+172    	; 0xba <__vector_6>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e0 e7       	ldi	r30, 0x70	; 112
  3a:	f3 e0       	ldi	r31, 0x03	; 3
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a8 36       	cpi	r26, 0x68	; 104
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	a8 e6       	ldi	r26, 0x68	; 104
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	aa 36       	cpi	r26, 0x6A	; 106
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	1d d1       	rcall	.+570    	; 0x294 <main>
  5a:	88 c1       	rjmp	.+784    	; 0x36c <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <rotary_init>:



void rotary_init()
{	
	status = 0;
  5e:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <status>
	cnt = 0;
  62:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <__data_end>
	
	DDRB |= (1<<PB1) | (1<<PB2);
  66:	87 b3       	in	r24, 0x17	; 23
  68:	86 60       	ori	r24, 0x06	; 6
  6a:	87 bb       	out	0x17, r24	; 23
			
	TCCR1A =	(1<<COM1A0);
  6c:	80 e4       	ldi	r24, 0x40	; 64
  6e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B =	TIMER_CONTROL;			//F_TIMER = 125 kHz -> for F_INT = 1 kHz count to 125-1 (interrupt fired 1 cycle later)
  70:	8b e0       	ldi	r24, 0x0B	; 11
  72:	8e bd       	out	0x2e, r24	; 46
	OCR1A  =	TIMER_COMPARE;
  74:	8c e7       	ldi	r24, 0x7C	; 124
  76:	90 e0       	ldi	r25, 0x00	; 0
  78:	9b bd       	out	0x2b, r25	; 43
  7a:	8a bd       	out	0x2a, r24	; 42
	
	TIMSK |= (1<<OCIE1A);				//Enable Output compare match interrupt enable (@TIMER_COMPARE)
  7c:	89 b7       	in	r24, 0x39	; 57
  7e:	80 61       	ori	r24, 0x10	; 16
  80:	89 bf       	out	0x39, r24	; 57
	
	status |=  (SIGNAL_PIN & (1<<SIGNAL_A))>>(SIGNAL_A-1) ; //write new status
  82:	90 b3       	in	r25, 0x10	; 16
  84:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <status>
  88:	90 78       	andi	r25, 0x80	; 128
  8a:	89 2f       	mov	r24, r25
  8c:	90 e0       	ldi	r25, 0x00	; 0
  8e:	08 2e       	mov	r0, r24
  90:	89 2f       	mov	r24, r25
  92:	00 0c       	add	r0, r0
  94:	88 1f       	adc	r24, r24
  96:	99 0b       	sbc	r25, r25
  98:	00 0c       	add	r0, r0
  9a:	88 1f       	adc	r24, r24
  9c:	99 1f       	adc	r25, r25
  9e:	82 2b       	or	r24, r18
  a0:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <status>
	status |=  (SIGNAL_PIN & (1<<SIGNAL_B))>>(SIGNAL_B) ; //write new status
  a4:	90 b3       	in	r25, 0x10	; 16
  a6:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <status>
  aa:	96 fb       	bst	r25, 6
  ac:	88 27       	eor	r24, r24
  ae:	80 f9       	bld	r24, 0
  b0:	82 2b       	or	r24, r18
  b2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <status>
	
	sei();								//start global interrupts
  b6:	78 94       	sei
  b8:	08 95       	ret

000000ba <__vector_6>:
	
}

ISR (TIMER1_COMPA_vect)					//executing every 1ms
{	
  ba:	1f 92       	push	r1
  bc:	0f 92       	push	r0
  be:	0f b6       	in	r0, 0x3f	; 63
  c0:	0f 92       	push	r0
  c2:	11 24       	eor	r1, r1
  c4:	2f 93       	push	r18
  c6:	8f 93       	push	r24
  c8:	9f 93       	push	r25
	status = status << 2;
  ca:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
  ce:	88 0f       	add	r24, r24
  d0:	88 0f       	add	r24, r24
  d2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <status>
	status |=  (SIGNAL_PIN & (1<<SIGNAL_A))>>(SIGNAL_A-1) ; //write new status
  d6:	90 b3       	in	r25, 0x10	; 16
  d8:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <status>
  dc:	90 78       	andi	r25, 0x80	; 128
  de:	89 2f       	mov	r24, r25
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	08 2e       	mov	r0, r24
  e4:	89 2f       	mov	r24, r25
  e6:	00 0c       	add	r0, r0
  e8:	88 1f       	adc	r24, r24
  ea:	99 0b       	sbc	r25, r25
  ec:	00 0c       	add	r0, r0
  ee:	88 1f       	adc	r24, r24
  f0:	99 1f       	adc	r25, r25
  f2:	82 2b       	or	r24, r18
  f4:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <status>
	status |=  (SIGNAL_PIN & (1<<SIGNAL_B))>>(SIGNAL_B) ; //write new status
  f8:	90 b3       	in	r25, 0x10	; 16
  fa:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <status>
  fe:	96 fb       	bst	r25, 6
 100:	88 27       	eor	r24, r24
 102:	80 f9       	bld	r24, 0
 104:	82 2b       	or	r24, r18
 106:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <status>
	
// 	if((status & 0x0F) == 0xA || (status & 0x0F) == 0x4)
// 			{cnt ++;	PORTB ^= (1<<PB1);}
	if((status & 0x0F) == 0xB )
 10a:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
 10e:	8f 70       	andi	r24, 0x0F	; 15
 110:	8b 30       	cpi	r24, 0x0B	; 11
 112:	49 f4       	brne	.+18     	; 0x126 <__vector_6+0x6c>
		{
			cnt++;
 114:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 118:	8f 5f       	subi	r24, 0xFF	; 255
 11a:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__data_end>
			PORTB ^= (1<<PB1);
 11e:	98 b3       	in	r25, 0x18	; 24
 120:	82 e0       	ldi	r24, 0x02	; 2
 122:	89 27       	eor	r24, r25
 124:	88 bb       	out	0x18, r24	; 24
		}
		
	if((status & 0x0F) == 0x4 )
 126:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
 12a:	8f 70       	andi	r24, 0x0F	; 15
 12c:	84 30       	cpi	r24, 0x04	; 4
 12e:	49 f4       	brne	.+18     	; 0x142 <__vector_6+0x88>
	{
		cnt++;
 130:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 134:	8f 5f       	subi	r24, 0xFF	; 255
 136:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__data_end>
		PORTB ^= (1<<PB2);
 13a:	98 b3       	in	r25, 0x18	; 24
 13c:	84 e0       	ldi	r24, 0x04	; 4
 13e:	89 27       	eor	r24, r25
 140:	88 bb       	out	0x18, r24	; 24
	}
	
	
	if((status & 0x0F) == 0x7 || (status & 0x0F) == 0x8)
 142:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
 146:	8f 70       	andi	r24, 0x0F	; 15
 148:	87 30       	cpi	r24, 0x07	; 7
 14a:	29 f0       	breq	.+10     	; 0x156 <__vector_6+0x9c>
 14c:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
 150:	8f 70       	andi	r24, 0x0F	; 15
 152:	88 30       	cpi	r24, 0x08	; 8
 154:	29 f4       	brne	.+10     	; 0x160 <__vector_6+0xa6>
			{cnt --;}  
 156:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 15a:	81 50       	subi	r24, 0x01	; 1
 15c:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__data_end>
 160:	9f 91       	pop	r25
 162:	8f 91       	pop	r24
 164:	2f 91       	pop	r18
 166:	0f 90       	pop	r0
 168:	0f be       	out	0x3f, r0	; 63
 16a:	0f 90       	pop	r0
 16c:	1f 90       	pop	r1
 16e:	18 95       	reti

00000170 <lcd_enable>:

////////////////////////////////////////////////////////////////////////////////
// Erzeugt einen Enable-Puls
static void lcd_enable( void )
{
	LCD_PORT |= (1<<LCD_EN);     // Enable auf 1 setzen
 170:	ad 9a       	sbi	0x15, 5	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 172:	85 e3       	ldi	r24, 0x35	; 53
 174:	8a 95       	dec	r24
 176:	f1 f7       	brne	.-4      	; 0x174 <lcd_enable+0x4>
 178:	00 00       	nop
	_delay_us( LCD_ENABLE_US );  // kurze Pause
	LCD_PORT &= ~(1<<LCD_EN);    // Enable auf 0 setzen
 17a:	ad 98       	cbi	0x15, 5	; 21
 17c:	08 95       	ret

0000017e <lcd_out>:
// Sendet eine 4-bit Ausgabeoperation an das LCD
static void lcd_out( uint8_t data )
{
	data &= 0xF0;                       // obere 4 Bit maskieren
	
	LCD_PORT &= ~(0xF0>>(4-LCD_DB));    // Maske löschen
 17e:	95 b3       	in	r25, 0x15	; 21
 180:	90 7f       	andi	r25, 0xF0	; 240
 182:	95 bb       	out	0x15, r25	; 21
	LCD_PORT |= (data>>(4-LCD_DB));     // Bits setzen
 184:	95 b3       	in	r25, 0x15	; 21
 186:	82 95       	swap	r24
 188:	8f 70       	andi	r24, 0x0F	; 15
 18a:	98 2b       	or	r25, r24
 18c:	95 bb       	out	0x15, r25	; 21
	lcd_enable();
 18e:	f0 df       	rcall	.-32     	; 0x170 <lcd_enable>
 190:	08 95       	ret

00000192 <lcd_data>:
}

////////////////////////////////////////////////////////////////////////////////
// Sendet ein Datenbyte an das LCD
void lcd_data( uint8_t data )
{
 192:	cf 93       	push	r28
 194:	c8 2f       	mov	r28, r24
	LCD_PORT |= (1<<LCD_RS);    // RS auf 1 setzen
 196:	ac 9a       	sbi	0x15, 4	; 21
	
	lcd_out( data );            // zuerst die oberen,
 198:	f2 df       	rcall	.-28     	; 0x17e <lcd_out>
	lcd_out( data<<4 );         // dann die unteren 4 Bit senden
 19a:	8c 2f       	mov	r24, r28
 19c:	82 95       	swap	r24
 19e:	80 7f       	andi	r24, 0xF0	; 240
 1a0:	ee df       	rcall	.-36     	; 0x17e <lcd_out>
 1a2:	8a e7       	ldi	r24, 0x7A	; 122
 1a4:	8a 95       	dec	r24
 1a6:	f1 f7       	brne	.-4      	; 0x1a4 <lcd_data+0x12>
 1a8:	00 c0       	rjmp	.+0      	; 0x1aa <lcd_data+0x18>
	
	_delay_us( LCD_WRITEDATA_US );
}
 1aa:	cf 91       	pop	r28
 1ac:	08 95       	ret

000001ae <lcd_command>:

////////////////////////////////////////////////////////////////////////////////
// Sendet einen Befehl an das LCD
void lcd_command( uint8_t data )
{
 1ae:	cf 93       	push	r28
 1b0:	c8 2f       	mov	r28, r24
	LCD_PORT &= ~(1<<LCD_RS);    // RS auf 0 setzen
 1b2:	ac 98       	cbi	0x15, 4	; 21
	
	lcd_out( data );             // zuerst die oberen,
 1b4:	e4 df       	rcall	.-56     	; 0x17e <lcd_out>
	lcd_out( data<<4 );           // dann die unteren 4 Bit senden
 1b6:	8c 2f       	mov	r24, r28
 1b8:	82 95       	swap	r24
 1ba:	80 7f       	andi	r24, 0xF0	; 240
 1bc:	e0 df       	rcall	.-64     	; 0x17e <lcd_out>
 1be:	80 e7       	ldi	r24, 0x70	; 112
 1c0:	8a 95       	dec	r24
 1c2:	f1 f7       	brne	.-4      	; 0x1c0 <lcd_command+0x12>
	
	_delay_us( LCD_COMMAND_US );
}
 1c4:	cf 91       	pop	r28
 1c6:	08 95       	ret

000001c8 <lcd_clear>:

////////////////////////////////////////////////////////////////////////////////
// Sendet den Befehl zur Löschung des Displays
void lcd_clear( void )
{
	lcd_command( LCD_CLEAR_DISPLAY );
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	f1 df       	rcall	.-30     	; 0x1ae <lcd_command>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1cc:	8f e9       	ldi	r24, 0x9F	; 159
 1ce:	9f e0       	ldi	r25, 0x0F	; 15
 1d0:	01 97       	sbiw	r24, 0x01	; 1
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <lcd_clear+0x8>
 1d4:	00 c0       	rjmp	.+0      	; 0x1d6 <lcd_clear+0xe>
 1d6:	00 00       	nop
 1d8:	08 95       	ret

000001da <lcd_init>:
{
	// verwendete Pins auf Ausgang schalten
	uint8_t pins = (0x0F << LCD_DB) |           // 4 Datenleitungen
	(1<<LCD_RS) |                // R/S Leitung
	(1<<LCD_EN);                 // Enable Leitung
	LCD_DDR |= pins;
 1da:	84 b3       	in	r24, 0x14	; 20
 1dc:	8f 63       	ori	r24, 0x3F	; 63
 1de:	84 bb       	out	0x14, r24	; 20
	
	// initial alle Ausgänge auf Null
	LCD_PORT &= ~pins;
 1e0:	85 b3       	in	r24, 0x15	; 21
 1e2:	80 7c       	andi	r24, 0xC0	; 192
 1e4:	85 bb       	out	0x15, r24	; 21
 1e6:	8f e2       	ldi	r24, 0x2F	; 47
 1e8:	95 e7       	ldi	r25, 0x75	; 117
 1ea:	01 97       	sbiw	r24, 0x01	; 1
 1ec:	f1 f7       	brne	.-4      	; 0x1ea <lcd_init+0x10>
 1ee:	00 c0       	rjmp	.+0      	; 0x1f0 <lcd_init+0x16>
 1f0:	00 00       	nop
	
	// warten auf die Bereitschaft des LCD
	_delay_ms( LCD_BOOTUP_MS );
	
	// Soft-Reset muss 3mal hintereinander gesendet werden zur Initialisierung
	lcd_out( LCD_SOFT_RESET );
 1f2:	80 e3       	ldi	r24, 0x30	; 48
 1f4:	c4 df       	rcall	.-120    	; 0x17e <lcd_out>
 1f6:	8f e0       	ldi	r24, 0x0F	; 15
 1f8:	97 e2       	ldi	r25, 0x27	; 39
 1fa:	01 97       	sbiw	r24, 0x01	; 1
 1fc:	f1 f7       	brne	.-4      	; 0x1fa <lcd_init+0x20>
 1fe:	00 c0       	rjmp	.+0      	; 0x200 <__EEPROM_REGION_LENGTH__>
 200:	00 00       	nop
	_delay_ms( LCD_SOFT_RESET_MS1 );
	
	lcd_enable();
 202:	b6 df       	rcall	.-148    	; 0x170 <lcd_enable>
 204:	8f ec       	ldi	r24, 0xCF	; 207
 206:	97 e0       	ldi	r25, 0x07	; 7
 208:	01 97       	sbiw	r24, 0x01	; 1
 20a:	f1 f7       	brne	.-4      	; 0x208 <__EEPROM_REGION_LENGTH__+0x8>
 20c:	00 c0       	rjmp	.+0      	; 0x20e <__EEPROM_REGION_LENGTH__+0xe>
 20e:	00 00       	nop
	_delay_ms( LCD_SOFT_RESET_MS2 );
	
	lcd_enable();
 210:	af df       	rcall	.-162    	; 0x170 <lcd_enable>
 212:	8f ec       	ldi	r24, 0xCF	; 207
 214:	97 e0       	ldi	r25, 0x07	; 7
 216:	01 97       	sbiw	r24, 0x01	; 1
 218:	f1 f7       	brne	.-4      	; 0x216 <__EEPROM_REGION_LENGTH__+0x16>
 21a:	00 c0       	rjmp	.+0      	; 0x21c <__EEPROM_REGION_LENGTH__+0x1c>
 21c:	00 00       	nop
	_delay_ms( LCD_SOFT_RESET_MS3 );
	
	// 4-bit Modus aktivieren
	lcd_out( LCD_SET_FUNCTION |
 21e:	80 e2       	ldi	r24, 0x20	; 32
 220:	ae df       	rcall	.-164    	; 0x17e <lcd_out>
 222:	8f e0       	ldi	r24, 0x0F	; 15
 224:	97 e2       	ldi	r25, 0x27	; 39
 226:	01 97       	sbiw	r24, 0x01	; 1
 228:	f1 f7       	brne	.-4      	; 0x226 <__EEPROM_REGION_LENGTH__+0x26>
 22a:	00 c0       	rjmp	.+0      	; 0x22c <__EEPROM_REGION_LENGTH__+0x2c>
 22c:	00 00       	nop
	LCD_FUNCTION_4BIT );
	_delay_ms( LCD_SET_4BITMODE_MS );
	
	// 4-bit Modus / 2 Zeilen / 5x7
	lcd_command( LCD_SET_FUNCTION |
 22e:	88 e2       	ldi	r24, 0x28	; 40
 230:	be df       	rcall	.-132    	; 0x1ae <lcd_command>
	LCD_FUNCTION_4BIT |
	LCD_FUNCTION_2LINE |
	LCD_FUNCTION_5X7 );
	
	// Display ein / Cursor aus / Blinken aus
	lcd_command( LCD_SET_DISPLAY |
 232:	8c e0       	ldi	r24, 0x0C	; 12
 234:	bc df       	rcall	.-136    	; 0x1ae <lcd_command>
	LCD_DISPLAY_ON |
	LCD_CURSOR_OFF |
	LCD_BLINKING_OFF);
	
	// Cursor inkrement / kein Scrollen
	lcd_command( LCD_SET_ENTRY |
 236:	86 e0       	ldi	r24, 0x06	; 6
 238:	ba df       	rcall	.-140    	; 0x1ae <lcd_command>
	LCD_ENTRY_INCREASE |
	LCD_ENTRY_NOSHIFT );
	
	lcd_clear();
 23a:	c6 df       	rcall	.-116    	; 0x1c8 <lcd_clear>
 23c:	08 95       	ret

0000023e <lcd_home>:

////////////////////////////////////////////////////////////////////////////////
// Sendet den Befehl: Cursor Home
void lcd_home( void )
{
	lcd_command( LCD_CURSOR_HOME );
 23e:	82 e0       	ldi	r24, 0x02	; 2
 240:	b6 df       	rcall	.-148    	; 0x1ae <lcd_command>
 242:	8f e9       	ldi	r24, 0x9F	; 159
 244:	9f e0       	ldi	r25, 0x0F	; 15
 246:	01 97       	sbiw	r24, 0x01	; 1
 248:	f1 f7       	brne	.-4      	; 0x246 <lcd_home+0x8>
 24a:	00 c0       	rjmp	.+0      	; 0x24c <lcd_home+0xe>
 24c:	00 00       	nop
 24e:	08 95       	ret

00000250 <lcd_setcursor>:

void lcd_setcursor( uint8_t x, uint8_t y )
{
	uint8_t data;
	
	switch (y)
 250:	62 30       	cpi	r22, 0x02	; 2
 252:	59 f0       	breq	.+22     	; 0x26a <lcd_setcursor+0x1a>
 254:	18 f4       	brcc	.+6      	; 0x25c <lcd_setcursor+0xc>
 256:	61 30       	cpi	r22, 0x01	; 1
 258:	31 f0       	breq	.+12     	; 0x266 <lcd_setcursor+0x16>
 25a:	08 95       	ret
 25c:	63 30       	cpi	r22, 0x03	; 3
 25e:	39 f0       	breq	.+14     	; 0x26e <lcd_setcursor+0x1e>
 260:	64 30       	cpi	r22, 0x04	; 4
 262:	39 f0       	breq	.+14     	; 0x272 <lcd_setcursor+0x22>
 264:	08 95       	ret
	{
		case 1:    // 1. Zeile
		data = LCD_SET_DDADR + LCD_DDADR_LINE1 + x;
 266:	80 58       	subi	r24, 0x80	; 128
		break;
 268:	05 c0       	rjmp	.+10     	; 0x274 <lcd_setcursor+0x24>
		
		case 2:    // 2. Zeile
		data = LCD_SET_DDADR + LCD_DDADR_LINE2 + x;
 26a:	80 54       	subi	r24, 0x40	; 64
		break;
 26c:	03 c0       	rjmp	.+6      	; 0x274 <lcd_setcursor+0x24>
		
		case 3:    // 3. Zeile
		data = LCD_SET_DDADR + LCD_DDADR_LINE3 + x;
 26e:	80 57       	subi	r24, 0x70	; 112
		break;
 270:	01 c0       	rjmp	.+2      	; 0x274 <lcd_setcursor+0x24>
		
		case 4:    // 4. Zeile
		data = LCD_SET_DDADR + LCD_DDADR_LINE4 + x;
 272:	80 53       	subi	r24, 0x30	; 48
		
		default:
		return;                                   // für den Fall einer falschen Zeile
	}
	
	lcd_command( data );
 274:	9c df       	rcall	.-200    	; 0x1ae <lcd_command>
 276:	08 95       	ret

00000278 <lcd_string>:

////////////////////////////////////////////////////////////////////////////////
// Schreibt einen String auf das LCD

void lcd_string( const char *data )
{
 278:	cf 93       	push	r28
 27a:	df 93       	push	r29
 27c:	ec 01       	movw	r28, r24
	while( *data != '\0' )
 27e:	88 81       	ld	r24, Y
 280:	88 23       	and	r24, r24
 282:	29 f0       	breq	.+10     	; 0x28e <lcd_string+0x16>
 284:	21 96       	adiw	r28, 0x01	; 1
	lcd_data( *data++ );
 286:	85 df       	rcall	.-246    	; 0x192 <lcd_data>
////////////////////////////////////////////////////////////////////////////////
// Schreibt einen String auf das LCD

void lcd_string( const char *data )
{
	while( *data != '\0' )
 288:	89 91       	ld	r24, Y+
 28a:	81 11       	cpse	r24, r1
 28c:	fc cf       	rjmp	.-8      	; 0x286 <lcd_string+0xe>
	lcd_data( *data++ );
}
 28e:	df 91       	pop	r29
 290:	cf 91       	pop	r28
 292:	08 95       	ret

00000294 <main>:
#include <util/delay.h>
#include "rotary.h"
#include <stdlib.h>

int main(void)
{		
 294:	cf 93       	push	r28
 296:	df 93       	push	r29
 298:	cd b7       	in	r28, 0x3d	; 61
 29a:	de b7       	in	r29, 0x3e	; 62
 29c:	60 97       	sbiw	r28, 0x10	; 16
 29e:	0f b6       	in	r0, 0x3f	; 63
 2a0:	f8 94       	cli
 2a2:	de bf       	out	0x3e, r29	; 62
 2a4:	0f be       	out	0x3f, r0	; 63
 2a6:	cd bf       	out	0x3d, r28	; 61
	char buffer[16];
	
	rotary_init();
 2a8:	da de       	rcall	.-588    	; 0x5e <rotary_init>
	
	lcd_init();
 2aa:	97 df       	rcall	.-210    	; 0x1da <lcd_init>
	lcd_string("hallo!");
 2ac:	80 e6       	ldi	r24, 0x60	; 96
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	e3 df       	rcall	.-58     	; 0x278 <lcd_string>
 2b2:	2f ef       	ldi	r18, 0xFF	; 255
 2b4:	84 e3       	ldi	r24, 0x34	; 52
 2b6:	9c e0       	ldi	r25, 0x0C	; 12
 2b8:	21 50       	subi	r18, 0x01	; 1
 2ba:	80 40       	sbci	r24, 0x00	; 0
 2bc:	90 40       	sbci	r25, 0x00	; 0
 2be:	e1 f7       	brne	.-8      	; 0x2b8 <main+0x24>
 2c0:	00 c0       	rjmp	.+0      	; 0x2c2 <main+0x2e>
 2c2:	00 00       	nop
	_delay_ms(500);
	
    /* Replace with your application code */
    while (1) 
    {	
		lcd_clear();
 2c4:	81 df       	rcall	.-254    	; 0x1c8 <lcd_clear>
		lcd_home();
 2c6:	bb df       	rcall	.-138    	; 0x23e <lcd_home>
		lcd_string(itoa(status,buffer,2));
 2c8:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <status>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 2cc:	42 e0       	ldi	r20, 0x02	; 2
 2ce:	be 01       	movw	r22, r28
 2d0:	6f 5f       	subi	r22, 0xFF	; 255
 2d2:	7f 4f       	sbci	r23, 0xFF	; 255
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	17 d0       	rcall	.+46     	; 0x306 <__itoa_ncheck>
 2d8:	cf df       	rcall	.-98     	; 0x278 <lcd_string>
		lcd_setcursor(0,2);
 2da:	62 e0       	ldi	r22, 0x02	; 2
 2dc:	80 e0       	ldi	r24, 0x00	; 0
 2de:	b8 df       	rcall	.-144    	; 0x250 <lcd_setcursor>
		lcd_string(itoa(cnt,buffer,10));
 2e0:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 2e4:	4a e0       	ldi	r20, 0x0A	; 10
 2e6:	be 01       	movw	r22, r28
 2e8:	6f 5f       	subi	r22, 0xFF	; 255
 2ea:	7f 4f       	sbci	r23, 0xFF	; 255
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	0b d0       	rcall	.+22     	; 0x306 <__itoa_ncheck>
 2f0:	c3 df       	rcall	.-122    	; 0x278 <lcd_string>
 2f2:	2f ef       	ldi	r18, 0xFF	; 255
 2f4:	89 e6       	ldi	r24, 0x69	; 105
 2f6:	98 e1       	ldi	r25, 0x18	; 24
 2f8:	21 50       	subi	r18, 0x01	; 1
 2fa:	80 40       	sbci	r24, 0x00	; 0
 2fc:	90 40       	sbci	r25, 0x00	; 0
 2fe:	e1 f7       	brne	.-8      	; 0x2f8 <main+0x64>
 300:	00 c0       	rjmp	.+0      	; 0x302 <main+0x6e>
 302:	00 00       	nop
 304:	df cf       	rjmp	.-66     	; 0x2c4 <main+0x30>

00000306 <__itoa_ncheck>:
 306:	bb 27       	eor	r27, r27
 308:	4a 30       	cpi	r20, 0x0A	; 10
 30a:	31 f4       	brne	.+12     	; 0x318 <__itoa_ncheck+0x12>
 30c:	99 23       	and	r25, r25
 30e:	22 f4       	brpl	.+8      	; 0x318 <__itoa_ncheck+0x12>
 310:	bd e2       	ldi	r27, 0x2D	; 45
 312:	90 95       	com	r25
 314:	81 95       	neg	r24
 316:	9f 4f       	sbci	r25, 0xFF	; 255
 318:	01 c0       	rjmp	.+2      	; 0x31c <__utoa_common>

0000031a <__utoa_ncheck>:
 31a:	bb 27       	eor	r27, r27

0000031c <__utoa_common>:
 31c:	fb 01       	movw	r30, r22
 31e:	55 27       	eor	r21, r21
 320:	aa 27       	eor	r26, r26
 322:	88 0f       	add	r24, r24
 324:	99 1f       	adc	r25, r25
 326:	aa 1f       	adc	r26, r26
 328:	a4 17       	cp	r26, r20
 32a:	10 f0       	brcs	.+4      	; 0x330 <__utoa_common+0x14>
 32c:	a4 1b       	sub	r26, r20
 32e:	83 95       	inc	r24
 330:	50 51       	subi	r21, 0x10	; 16
 332:	b9 f7       	brne	.-18     	; 0x322 <__utoa_common+0x6>
 334:	a0 5d       	subi	r26, 0xD0	; 208
 336:	aa 33       	cpi	r26, 0x3A	; 58
 338:	08 f0       	brcs	.+2      	; 0x33c <__utoa_common+0x20>
 33a:	a9 5d       	subi	r26, 0xD9	; 217
 33c:	a1 93       	st	Z+, r26
 33e:	00 97       	sbiw	r24, 0x00	; 0
 340:	79 f7       	brne	.-34     	; 0x320 <__utoa_common+0x4>
 342:	b1 11       	cpse	r27, r1
 344:	b1 93       	st	Z+, r27
 346:	11 92       	st	Z+, r1
 348:	cb 01       	movw	r24, r22
 34a:	00 c0       	rjmp	.+0      	; 0x34c <strrev>

0000034c <strrev>:
 34c:	dc 01       	movw	r26, r24
 34e:	fc 01       	movw	r30, r24
 350:	67 2f       	mov	r22, r23
 352:	71 91       	ld	r23, Z+
 354:	77 23       	and	r23, r23
 356:	e1 f7       	brne	.-8      	; 0x350 <strrev+0x4>
 358:	32 97       	sbiw	r30, 0x02	; 2
 35a:	04 c0       	rjmp	.+8      	; 0x364 <strrev+0x18>
 35c:	7c 91       	ld	r23, X
 35e:	6d 93       	st	X+, r22
 360:	70 83       	st	Z, r23
 362:	62 91       	ld	r22, -Z
 364:	ae 17       	cp	r26, r30
 366:	bf 07       	cpc	r27, r31
 368:	c8 f3       	brcs	.-14     	; 0x35c <strrev+0x10>
 36a:	08 95       	ret

0000036c <_exit>:
 36c:	f8 94       	cli

0000036e <__stop_program>:
 36e:	ff cf       	rjmp	.-2      	; 0x36e <__stop_program>
