Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Feb 26 13:15:02 2020
| Host         : ece-bel215-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hardware_wrapper_control_sets_placed.rpt
| Design       : hardware_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|   Clock Signal   |                                    Enable Signal                                   |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|  clock_IBUF_BUFG | memory_reader_instance/spi_instance/address[3]_i_1_n_0                             | debounce_instance/Q[0] |                2 |              4 |
|  clock_IBUF_BUFG | memory_reader_instance/address                                                     | debounce_instance/Q[0] |                2 |              5 |
|  clock_IBUF_BUFG |                                                                                    | debounce_instance/Q[0] |                3 |              6 |
|  clock_IBUF_BUFG | memory_reader_instance/load_x9_out                                                 | debounce_instance/Q[0] |                4 |              8 |
|  clock_IBUF_BUFG | memory_reader_instance/load_y7_out                                                 | debounce_instance/Q[0] |                4 |              8 |
|  clock_IBUF_BUFG | memory_reader_instance/gcd_calculator_instance/gcd_core_instance/fsm/E[0]          |                        |                3 |              8 |
|  clock_IBUF_BUFG | memory_reader_instance/gcd_calculator_instance/gcd_core_instance/fsm/y_reg[7]_0[0] |                        |                3 |              8 |
|  clock_IBUF_BUFG |                                                                                    |                        |                5 |             10 |
|  clock_IBUF_BUFG | memory_reader_instance/spi_instance/counter[9]_i_1_n_0                             | debounce_instance/Q[0] |                4 |             10 |
+------------------+------------------------------------------------------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     4 |
| 10     |                     2 |
+--------+-----------------------+


