# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +accb +accr +access +r +m+alu_tb alu_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:04 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
# add wave -noreg {/clk}
# add wave -noreg {/ALUEn}
# add wave -noreg {/input_1}
# add wave -noreg {/input_2}
# add wave -noreg {/command}
# add wave -noreg {/output}
# 6 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:11 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:11 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:11 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:12 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6432 kB (elbread=1023 elab2=5060 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  11:14 PM, Monday, November 12, 2018
#  Simulation has been initialized
#  Selected Top-Level: alu_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/TestBench/alu_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (42, 2): Keyword 'end' expected.
# Error: COMP96_0016: fsm_11101.vhd : (42, 7): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (56, 6): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (56, 6): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (58, 5): Keyword 'process' expected.
# Error: COMP96_0019: fsm_11101.vhd : (59, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (59, 6): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (59, 6): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (61, 5): Keyword 'process' expected.
# Error: COMP96_0019: fsm_11101.vhd : (62, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (59, 6): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (59, 6): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (61, 5): Keyword 'process' expected.
# Error: COMP96_0019: fsm_11101.vhd : (62, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (68, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (69, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (70, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (71, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (74, 7): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (74, 7): ';' expected.
# Error: COMP96_0029: fsm_11101.vhd : (74, 11): Expression expected.
# Error: COMP96_0019: fsm_11101.vhd : (76, 6): Keyword 'case' expected.
# Error: COMP96_0015: fsm_11101.vhd : (78, 16): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (78, 34): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (69, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (70, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (71, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (74, 7): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (74, 7): ';' expected.
# Error: COMP96_0029: fsm_11101.vhd : (74, 11): Expression expected.
# Error: COMP96_0019: fsm_11101.vhd : (76, 6): Keyword 'case' expected.
# Error: COMP96_0015: fsm_11101.vhd : (78, 16): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (78, 34): Keyword 'end' expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0019: fsm_11101.vhd : (70, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (71, 4): Keyword 'end' expected.
# Error: COMP96_0019: fsm_11101.vhd : (74, 7): Keyword 'if' expected.
# Error: COMP96_0015: fsm_11101.vhd : (74, 7): ';' expected.
# Error: COMP96_0029: fsm_11101.vhd : (74, 11): Expression expected.
# Error: COMP96_0019: fsm_11101.vhd : (76, 6): Keyword 'case' expected.
# Error: COMP96_0015: fsm_11101.vhd : (78, 16): ';' expected.
# Error: COMP96_0019: fsm_11101.vhd : (78, 34): Keyword 'end' expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Error: COMP96_0301: fsm_11101.vhd : (65, 3): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
run
endsim
# KERNEL: stopped at time: 18484176500 ps
#  Simulation has been stopped
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +accb +accr +access +r +m+fsm_11101_tb fsm_11101_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  12:09 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
# add wave -noreg {/reset}
# add wave -noreg {/clk}
# add wave -noreg {/input}
# add wave -noreg {/output}
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  12:11 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  12:12 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  12:13 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/fsm_11101.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Error: COMP96_0025: fsm_11101_TB.vhd : (26, 21): Identifier or string literal expected.
# Error: COMP96_0015: fsm_11101_TB.vhd : (26, 32): ':' expected.
# Error: COMP96_0015: fsm_11101_TB.vhd : (26, 51): ';' expected.
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Error: COMP96_0025: fsm_11101_TB.vhd : (26, 21): Identifier or string literal expected.
# Error: COMP96_0015: fsm_11101_TB.vhd : (26, 34): ':' expected.
# Error: COMP96_0015: fsm_11101_TB.vhd : (26, 53): ';' expected.
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -O5 +accb +accr +access +r +m+fsm_11101_tb fsm_11101_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  8:58 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
# add wave -noreg {/reset}
# add wave -noreg {/clk}
# add wave -noreg {/input}
# add wave -noreg {/output}
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:09 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_11101_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_odd_one.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# Error: COMP96_0078: fsm_odd_one.vhd : (48, 16): Unknown identifier "reset".
# Error: COMP96_0348: fsm_odd_one.vhd : (48, 16): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: fsm_odd_one.vhd : (51, 6): Unknown identifier "reset".
# Error: COMP96_0133: fsm_odd_one.vhd : (51, 6): Cannot find object declaration.
# Error: COMP96_0077: fsm_odd_one.vhd : (51, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_odd_one.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +accb +accr +access +r +m+fsm_odd_one_tb fsm_odd_one_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4895 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:17 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
# add wave -noreg {/input}
# add wave -noreg {/clk}
# add wave -noreg {/reset}
# add wave -noreg {/output}
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:18 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:24 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:24 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
# 1 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  9:26 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_odd_one.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:00 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:04 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/fsm_11101.vhd $dsn/src/fsm_odd_one.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/fsm_11101_TB.vhd $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Signal 'UUT/next_state' has already been traced
# 0 signal(s) traced.
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:13 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:17 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_odd_one.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:27 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:28 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/fsm_odd_one.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:29 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: fsm_odd_one_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/ALU.vhd $dsn/src/fsm_11101.vhd $dsn/src/fsm_odd_one.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/fsm_11101_TB.vhd $dsn/src/TestBench/fsm_odd_one_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_11101.vhd
# Compile Entity "fsm_11101"
# Compile Architecture "fsm_11101" of Entity "fsm_11101"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\fsm_odd_one.vhd
# Compile Entity "fsm_odd_one"
# Compile Architecture "fsm_odd_one" of Entity "fsm_odd_one"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_11101_TB.vhd
# Compile Entity "fsm_11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_11101"
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\fsm_odd_one_TB.vhd
# Compile Entity "fsm_odd_one_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm_odd_one_tb"
# Compile Configuration "TESTBENCH_FOR_fsm_odd_one"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/04_inertial.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\04_inertial.vhd
# Compile Entity "\04_inertial\"
# Compile Architecture "\04_inertial\" of Entity "\04_inertial\"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work CAD_HW03_MEHRAN_RAFIEE -2002  $dsn/src/TestBench/04_inertial_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\TestBench\04_inertial_TB.vhd
# Compile Entity "\04_inertial_tb\"
# Compile Architecture "TB_ARCHITECTURE" of Entity "\04_inertial_tb\"
# Compile Configuration "\TESTBENCH_FOR_\\04_inertial\"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +accb +accr +access +r +m+{\04_inertial_tb\} {\04_inertial_tb\} tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6263 kB (elbread=1023 elab2=4892 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\cad_97\CAD_HW03_MEHRAN_RAFIEE\src\wave.asdb
#  10:59 AM, Tuesday, November 13, 2018
#  Simulation has been initialized
#  Selected Top-Level: \04_inertial_tb\ (tb_architecture)
# add wave -noreg {/qin}
# add wave -noreg {/Y1}
# add wave -noreg {/Y2}
# add wave -noreg {/Y3}
# add wave -noreg {/Y4}
# add wave -noreg {/Y5}
# 6 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
