
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.357208                       # Number of seconds simulated
sim_ticks                                357208450000                       # Number of ticks simulated
final_tick                               1002573852500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142304                       # Simulator instruction rate (inst/s)
host_op_rate                                   150868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25416035                       # Simulator tick rate (ticks/s)
host_mem_usage                                2253044                       # Number of bytes of host memory used
host_seconds                                 14054.45                       # Real time elapsed on the host
sim_insts                                  2000000005                       # Number of instructions simulated
sim_ops                                    2120363308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       134336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      2950720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3085056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       134336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        134336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2677376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2677376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        46105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         41834                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       376072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8260499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8636571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       376072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           376072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7495276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7495276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7495276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       376072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8260499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16131847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       48204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41834                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3084352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2675968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3085056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2677376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2553                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  357186143500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.356817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.470491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.782086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17998     46.98%     46.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15818     41.29%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2048      5.35%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          791      2.06%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          436      1.14%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          306      0.80%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          204      0.53%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          144      0.38%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          566      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38311                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.992117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.641974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.173950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              3      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            78      3.07%      3.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1608     63.38%     66.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           588     23.18%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           166      6.54%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            48      1.89%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            14      0.55%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.55%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.47%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2537                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.480883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.458177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1942     76.55%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.43%     76.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              553     21.80%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.99%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2537                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2374054750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3277673500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  240965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     49261.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68011.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31365                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3967059.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                145791660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 77490105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               178799880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              116901900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2673684000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1536252600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            161389920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5431172040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3811883520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      80207621790                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            94341170355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            264.106771                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         353412560500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    317199000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1137876000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 331581530750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   9926807500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2334811750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11910225000                       # Time in different power states
system.mem_ctrls_1.actEnergy                127748880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 67900140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               165298140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              101356740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2609761440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1601042790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            168484320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4507951020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4002211200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      80578677990                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            93930779790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            262.957889                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         352652601500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    339274750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1111328000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 332949570000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  10422428750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2500029500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9885819000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2083757                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           542754580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2084781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            260.341292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.348164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.651836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1100846253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1100846253                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    373856560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       373856560                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    166831892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      166831892                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1710290                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1710290                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    540688452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        540688452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    542398742                       # number of overall hits
system.cpu.dcache.overall_hits::total       542398742                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4528470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4528470                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2436975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2436975                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        16081                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16081                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6965445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6965445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6981526                       # number of overall misses
system.cpu.dcache.overall_misses::total       6981526                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  46882873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46882873000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37755896806                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37755896806                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  84638769806                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84638769806                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  84638769806                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84638769806                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    378385030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    378385030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1726371                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1726371                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    547653897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    547653897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    549380268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    549380268                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011968                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014397                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.009315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012719                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012719                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012708                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10352.916769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10352.916769                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15492.935630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15492.935630                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12151.236541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12151.236541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12123.247812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12123.247812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       846507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.215116                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     2.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1742998                       # number of writebacks
system.cpu.dcache.writebacks::total           1742998                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3124165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3124165                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1765307                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1765307                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4889472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4889472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4889472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4889472                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1404305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1404305                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       671668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       671668                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         7780                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7780                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2075973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2075973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2083753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2083753                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  18940799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18940799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10856493305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10856493305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     96807500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     96807500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  29797292805                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29797292805                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  29894100305                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29894100305                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.004507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003793                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13487.667921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13487.667921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16163.481519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16163.481519                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12443.123393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12443.123393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14353.410572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14353.410572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14346.278232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14346.278232                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1250353                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           221993711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1250865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            177.472158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.678871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.321129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         446378767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        446378767                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    221282194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       221282194                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    221282194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        221282194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    221282194                       # number of overall hits
system.cpu.icache.overall_hits::total       221282194                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1282013                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1282013                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1282013                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1282013                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1282013                       # number of overall misses
system.cpu.icache.overall_misses::total       1282013                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  16814442999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16814442999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  16814442999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16814442999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  16814442999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16814442999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    222564207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    222564207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    222564207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    222564207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    222564207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    222564207                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005760                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005760                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005760                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005760                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13115.657173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13115.657173                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13115.657173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13115.657173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13115.657173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13115.657173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          900                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1250353                       # number of writebacks
system.cpu.icache.writebacks::total           1250353                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        31660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31660                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        31660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        31660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31660                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1250353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1250353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1250353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1250353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1250353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1250353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  15337514999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15337514999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  15337514999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15337514999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  15337514999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15337514999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005618                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005618                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005618                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005618                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12266.547926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12266.547926                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12266.547926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12266.547926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12266.547926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12266.547926                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48368                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    12469620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    153.687882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      174.741012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        861.157571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8852.638084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1457.138544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 21422.324789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.026280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.270161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.044468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.653757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52578096                       # Number of tag accesses
system.l2.tags.data_accesses                 52578096                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1742998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1742998                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1184373                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1184373                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       641614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                641614                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      1248224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1248224                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1396031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1396031                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       1248224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2037645                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3285869                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1248224                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2037645                       # number of overall hits
system.l2.overall_hits::total                 3285869                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        30073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30073                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        16039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16039                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        46112                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48216                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2104                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        46112                       # number of overall misses
system.l2.overall_misses::total                 48216                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3069786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3069786000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    236443500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    236443500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2176054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2176054000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    236443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5245840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5482283500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    236443500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5245840000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5482283500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1742998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1742998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1184373                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1184373                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       671687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            671687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1250328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1250328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1412070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1412070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1250328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2083757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3334085                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1250328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2083757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3334085                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.044772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044772                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001683                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.011359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011359                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.022129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014462                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.022129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014462                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102077.810661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102077.810661                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 112378.089354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112378.089354                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 135672.672860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 135672.672860                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 112378.089354                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 113763.011797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113702.577982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 112378.089354                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 113763.011797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113702.577982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                41834                       # number of writebacks
system.l2.writebacks::total                     41834                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        30073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30073                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2099                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        16032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16032                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        46105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        46105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48204                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2769056000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2769056000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    214621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2014584500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2014584500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    214621000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4783640500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4998261500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    214621000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4783640500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4998261500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.044772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.011354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011354                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.022126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.022126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014458                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92077.810661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92077.810661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 102249.166270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102249.166270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 125660.210828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125660.210828                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 102249.166270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 103755.351914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103689.766409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 102249.166270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 103755.351914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103689.766409                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         96408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41834                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6370                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30073                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30073                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18131                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       144612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5762432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5762432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48204                       # Request fanout histogram
system.membus.reqLayer0.occupancy           131872000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          129133500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        76722295                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     55498778                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1147835                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     51576446                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        43926030                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.166841                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7645859                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6507072                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6371450                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       135622                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        11773                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1002573852500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                714416916                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    251636649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1022454613                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            76722295                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     57943339                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             460275994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         2475826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1231                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         222564207                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        452137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    713151921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.502750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.343118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        276398516     38.76%     38.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         79529243     11.15%     49.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         79512704     11.15%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        277711458     38.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    713151921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.107391                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.431174                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        214916043                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      85160556                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         376129691                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      35849146                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1096463                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     43435601                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        142053                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1064955892                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       3435335                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1096463                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        236012251                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8777455                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        51947                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         390447599                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      76766185                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1061523478                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1630832                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1747256                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          81889                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       57468109                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3515354                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         9844                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1247494863                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5234256903                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1473415263                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3440194                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1230262805                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         17232035                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          507                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          77883962                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    401168354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    172673195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     20077565                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9132964                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1059845113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1055993065                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       531958                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     11524052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     27167064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    713151921                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.480741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.948534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    117028720     16.41%     16.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    241921270     33.92%     50.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    257398231     36.09%     86.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     88129276     12.36%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8520183      1.19%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       132985      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12249      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3702      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5305      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    713151921                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        41845530     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3417418      0.99%     13.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         7682640      2.22%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1599      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        24552      0.01%     15.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        31552      0.01%     15.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3408      0.00%     15.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc          547      0.00%     15.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      256081485     74.15%     89.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      36289127     10.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     474103116     44.90%     44.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6376819      0.60%     45.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1243974      0.12%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        87975      0.01%     45.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       168243      0.02%     45.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       120937      0.01%     45.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6082      0.00%     45.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       926945      0.09%     45.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        26089      0.00%     45.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc        74623      0.01%     45.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           83      0.00%     45.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    400077689     37.89%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    171546339     16.25%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       639196      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       594955      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1055993065                       # Type of FU issued
system.switch_cpus.iq.rate                   1.478119                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           345377858                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.327065                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3166029074                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1068963596                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1050860351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      5018790                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2503213                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2469053                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1398830702                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2540221                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     18951985                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3231337                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10878                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        96168                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1034411                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       180651                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       158115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1096463                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          728537                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2692502                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1059847340                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     401168354                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    172673195                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          505                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          16719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2663679                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        96168                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       522824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       517550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1040374                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1054311036                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     400111391                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1682026                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   735                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            572007627                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         74636495                       # Number of branches executed
system.switch_cpus.iew.exec_stores          171896236                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.475764                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1053369775                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1053329404                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         596750787                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         733537959                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.474390                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.813524                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      9883386                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1006385                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    711371944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.473663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.803411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    272904172     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    176698953     24.84%     63.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    118842859     16.71%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59580434      8.38%     88.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30440975      4.28%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20378071      2.86%     95.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11004599      1.55%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6660229      0.94%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     14861652      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    711371944                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000106                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1048322641                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              569575792                       # Number of memory references committed
system.switch_cpus.commit.loads             397937010                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74059627                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            2459631                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         976674917                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7611008                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    469757829     44.81%     44.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6348570      0.61%     45.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1243287      0.12%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        87887      0.01%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       165348      0.02%     45.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       119256      0.01%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         6081      0.00%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       918487      0.09%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        25581      0.00%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc        74440      0.01%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           83      0.00%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    397302411     37.90%     83.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    171045565     16.32%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       634599      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       593217      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1048322641                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      14861652                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1754716176                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2118193381                       # The number of ROB writes
system.switch_cpus.timesIdled                  455349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1264995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1048322539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.714417                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.714417                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.399743                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.399743                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1451366776                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       748511305                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3422418                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2522829                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4345660545                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        485292864                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       586179860                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         523389                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6668220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3334097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       102004                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1002573852500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2662423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1784832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1250353                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          347293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           671687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          671687                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1250353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1412070                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3751034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6251271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10002305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    160043584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    244912320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              404955904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48393                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2678976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3382478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3280323     96.98%     96.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 102155      3.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3382478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6327461000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1877055941                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3125989790                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
