<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Sep 09 22:44:03 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     conv3x3_pipe
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            3874 items scored, 1952 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.427ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             s_s2__i0  (from clk_c +)
   Destination:    FD1S3IX    D              out_pix__i8  (to clk_c +)

   Delay:                   8.602ns  (29.2% logic, 70.8% route), 17 logic levels.

 Constraint Details:

      8.602ns data_path s_s2__i0 to out_pix__i8 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.427ns

 Path Details: s_s2__i0 to out_pix__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              s_s2__i0 (from clk_c)
Route         2   e 1.258                                  s_s2[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_131_add_4_1
Route         1   e 0.020                                  n2011
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_3
Route         1   e 0.020                                  n2012
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_5
Route         1   e 0.020                                  n2013
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_7
Route         1   e 0.020                                  n2014
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_9
Route         1   e 0.020                                  n2015
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_11
Route         1   e 0.020                                  n2016
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_131_add_4_13
Route         1   e 1.020                                  n68
LUT4        ---     0.166              B to Z              mux_46_i12_3_lut
Route         1   e 1.020                                  n795
A1_TO_FCO   ---     0.329           A[2] to COUT           add_330_3
Route         1   e 0.020                                  n2059
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_5
Route         1   e 0.020                                  n2060
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_7
Route         1   e 0.020                                  n2061
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_9
Route         1   e 0.020                                  n2062
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_11
Route         1   e 0.020                                  n2063
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_13
Route         1   e 0.020                                  n2064
FCI_TO_F    ---     0.322            CIN to S[2]           add_330_cout
Route         8   e 1.535                                  cout
LUT4        ---     0.166              B to Z              i218_4_lut
Route         1   e 1.020                                  out_pix_7__N_382[7]
                  --------
                    8.602  (29.2% logic, 70.8% route), 17 logic levels.


Error:  The following path violates requirements by 3.427ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             s_s2__i0  (from clk_c +)
   Destination:    FD1S3IX    D              out_pix__i8  (to clk_c +)

   Delay:                   8.602ns  (29.2% logic, 70.8% route), 17 logic levels.

 Constraint Details:

      8.602ns data_path s_s2__i0 to out_pix__i8 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.427ns

 Path Details: s_s2__i0 to out_pix__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              s_s2__i0 (from clk_c)
Route         2   e 1.258                                  s_s2[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_131_add_4_1
Route         1   e 0.020                                  n2011
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_3
Route         1   e 0.020                                  n2012
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_5
Route         1   e 0.020                                  n2013
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_7
Route         1   e 0.020                                  n2014
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_9
Route         1   e 0.020                                  n2015
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_11
Route         1   e 0.020                                  n2016
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_13
Route         1   e 0.020                                  n2017
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_15
Route         1   e 0.020                                  n2018
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_17
Route         1   e 0.020                                  n2019
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_131_add_4_19
Route         1   e 1.020                                  n50
LUT4        ---     0.166              B to Z              mux_46_i18_3_lut
Route         1   e 1.020                                  n789
A1_TO_FCO   ---     0.329           A[2] to COUT           add_330_9
Route         1   e 0.020                                  n2062
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_11
Route         1   e 0.020                                  n2063
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_13
Route         1   e 0.020                                  n2064
FCI_TO_F    ---     0.322            CIN to S[2]           add_330_cout
Route         8   e 1.535                                  cout
LUT4        ---     0.166              B to Z              i218_4_lut
Route         1   e 1.020                                  out_pix_7__N_382[7]
                  --------
                    8.602  (29.2% logic, 70.8% route), 17 logic levels.


Error:  The following path violates requirements by 3.427ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             s_s2__i0  (from clk_c +)
   Destination:    FD1S3IX    D              out_pix__i8  (to clk_c +)

   Delay:                   8.602ns  (29.2% logic, 70.8% route), 17 logic levels.

 Constraint Details:

      8.602ns data_path s_s2__i0 to out_pix__i8 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.427ns

 Path Details: s_s2__i0 to out_pix__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              s_s2__i0 (from clk_c)
Route         2   e 1.258                                  s_s2[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_131_add_4_1
Route         1   e 0.020                                  n2011
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_3
Route         1   e 0.020                                  n2012
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_5
Route         1   e 0.020                                  n2013
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_7
Route         1   e 0.020                                  n2014
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_131_add_4_9
Route         1   e 0.020                                  n2015
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_131_add_4_11
Route         1   e 1.020                                  n74
LUT4        ---     0.166              B to Z              mux_46_i10_3_lut
Route         1   e 1.020                                  n797
A1_TO_FCO   ---     0.329           A[2] to COUT           add_330_1
Route         1   e 0.020                                  n2058
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_3
Route         1   e 0.020                                  n2059
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_5
Route         1   e 0.020                                  n2060
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_7
Route         1   e 0.020                                  n2061
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_9
Route         1   e 0.020                                  n2062
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_11
Route         1   e 0.020                                  n2063
FCI_TO_FCO  ---     0.051            CIN to COUT           add_330_13
Route         1   e 0.020                                  n2064
FCI_TO_F    ---     0.322            CIN to S[2]           add_330_cout
Route         8   e 1.535                                  cout
LUT4        ---     0.166              B to Z              i218_4_lut
Route         1   e 1.020                                  out_pix_7__N_382[7]
                  --------
                    8.602  (29.2% logic, 70.8% route), 17 logic levels.

Warning: 8.427 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     8.427 ns|    17 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cout                                    |       8|    1952|     99.00%
                                        |        |        |
n2064                                   |       1|    1952|     99.00%
                                        |        |        |
n2063                                   |       1|    1616|     82.79%
                                        |        |        |
n2062                                   |       1|    1280|     65.57%
                                        |        |        |
n2016                                   |       1|     968|     49.59%
                                        |        |        |
n2061                                   |       1|     960|     49.18%
                                        |        |        |
n2015                                   |       1|     936|     47.95%
                                        |        |        |
n2017                                   |       1|     936|     47.95%
                                        |        |        |
n2018                                   |       1|     840|     43.03%
                                        |        |        |
n2014                                   |       1|     784|     40.16%
                                        |        |        |
n2019                                   |       1|     680|     34.84%
                                        |        |        |
n2060                                   |       1|     672|     34.43%
                                        |        |        |
n2013                                   |       1|     560|     28.69%
                                        |        |        |
n44                                     |       3|     480|     24.59%
                                        |        |        |
n2020                                   |       1|     456|     23.36%
                                        |        |        |
n2059                                   |       1|     416|     21.31%
                                        |        |        |
n2012                                   |       1|     336|     17.21%
                                        |        |        |
out_pix_7__N_382[0]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[1]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[2]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[3]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[4]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[5]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[6]                     |       1|     244|     12.50%
                                        |        |        |
out_pix_7__N_382[7]                     |       1|     244|     12.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1952  Score: 5209896

Constraints cover  5705 paths, 193 nets, and 335 connections (35.2% coverage)


Peak memory: 104099840 bytes, TRCE: 5378048 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
