<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>perf_event.h source code [linux-4.14.y/arch/x86/include/asm/perf_event.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="cpuid10_eax,cpuid10_ebx,cpuid10_edx,perf_guest_switch_msr,x86_pmu_capability "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/perf_event.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='perf_event.h.html'>perf_event.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_PERF_EVENT_H">_ASM_X86_PERF_EVENT_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_PERF_EVENT_H" data-ref="_M/_ASM_X86_PERF_EVENT_H">_ASM_X86_PERF_EVENT_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/*</i></td></tr>
<tr><th id="6">6</th><td><i> * Performance event hw details:</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_MAX_GENERIC" data-ref="_M/INTEL_PMC_MAX_GENERIC">INTEL_PMC_MAX_GENERIC</dfn>				       32</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_MAX_FIXED" data-ref="_M/INTEL_PMC_MAX_FIXED">INTEL_PMC_MAX_FIXED</dfn>					3</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_IDX_FIXED" data-ref="_M/INTEL_PMC_IDX_FIXED">INTEL_PMC_IDX_FIXED</dfn>				       32</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/X86_PMC_IDX_MAX" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</dfn>					       64</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_PERFCTR0" data-ref="_M/MSR_ARCH_PERFMON_PERFCTR0">MSR_ARCH_PERFMON_PERFCTR0</dfn>			      0xc1</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_PERFCTR1" data-ref="_M/MSR_ARCH_PERFMON_PERFCTR1">MSR_ARCH_PERFMON_PERFCTR1</dfn>			      0xc2</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_EVENTSEL0" data-ref="_M/MSR_ARCH_PERFMON_EVENTSEL0">MSR_ARCH_PERFMON_EVENTSEL0</dfn>			     0x186</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_EVENTSEL1" data-ref="_M/MSR_ARCH_PERFMON_EVENTSEL1">MSR_ARCH_PERFMON_EVENTSEL1</dfn>			     0x187</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_EVENT" data-ref="_M/ARCH_PERFMON_EVENTSEL_EVENT">ARCH_PERFMON_EVENTSEL_EVENT</dfn>			0x000000FFULL</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_UMASK" data-ref="_M/ARCH_PERFMON_EVENTSEL_UMASK">ARCH_PERFMON_EVENTSEL_UMASK</dfn>			0x0000FF00ULL</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_USR" data-ref="_M/ARCH_PERFMON_EVENTSEL_USR">ARCH_PERFMON_EVENTSEL_USR</dfn>			(1ULL &lt;&lt; 16)</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_OS" data-ref="_M/ARCH_PERFMON_EVENTSEL_OS">ARCH_PERFMON_EVENTSEL_OS</dfn>			(1ULL &lt;&lt; 17)</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_EDGE" data-ref="_M/ARCH_PERFMON_EVENTSEL_EDGE">ARCH_PERFMON_EVENTSEL_EDGE</dfn>			(1ULL &lt;&lt; 18)</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_PIN_CONTROL" data-ref="_M/ARCH_PERFMON_EVENTSEL_PIN_CONTROL">ARCH_PERFMON_EVENTSEL_PIN_CONTROL</dfn>		(1ULL &lt;&lt; 19)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_INT" data-ref="_M/ARCH_PERFMON_EVENTSEL_INT">ARCH_PERFMON_EVENTSEL_INT</dfn>			(1ULL &lt;&lt; 20)</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_ANY" data-ref="_M/ARCH_PERFMON_EVENTSEL_ANY">ARCH_PERFMON_EVENTSEL_ANY</dfn>			(1ULL &lt;&lt; 21)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_ENABLE" data-ref="_M/ARCH_PERFMON_EVENTSEL_ENABLE">ARCH_PERFMON_EVENTSEL_ENABLE</dfn>			(1ULL &lt;&lt; 22)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_INV" data-ref="_M/ARCH_PERFMON_EVENTSEL_INV">ARCH_PERFMON_EVENTSEL_INV</dfn>			(1ULL &lt;&lt; 23)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTSEL_CMASK" data-ref="_M/ARCH_PERFMON_EVENTSEL_CMASK">ARCH_PERFMON_EVENTSEL_CMASK</dfn>			0xFF000000ULL</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/HSW_IN_TX" data-ref="_M/HSW_IN_TX">HSW_IN_TX</dfn>					(1ULL &lt;&lt; 32)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/HSW_IN_TX_CHECKPOINTED" data-ref="_M/HSW_IN_TX_CHECKPOINTED">HSW_IN_TX_CHECKPOINTED</dfn>				(1ULL &lt;&lt; 33)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_INT_CORE_ENABLE" data-ref="_M/AMD64_EVENTSEL_INT_CORE_ENABLE">AMD64_EVENTSEL_INT_CORE_ENABLE</dfn>			(1ULL &lt;&lt; 36)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_GUESTONLY" data-ref="_M/AMD64_EVENTSEL_GUESTONLY">AMD64_EVENTSEL_GUESTONLY</dfn>			(1ULL &lt;&lt; 40)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_HOSTONLY" data-ref="_M/AMD64_EVENTSEL_HOSTONLY">AMD64_EVENTSEL_HOSTONLY</dfn>				(1ULL &lt;&lt; 41)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_INT_CORE_SEL_SHIFT" data-ref="_M/AMD64_EVENTSEL_INT_CORE_SEL_SHIFT">AMD64_EVENTSEL_INT_CORE_SEL_SHIFT</dfn>		37</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_INT_CORE_SEL_MASK" data-ref="_M/AMD64_EVENTSEL_INT_CORE_SEL_MASK">AMD64_EVENTSEL_INT_CORE_SEL_MASK</dfn>		\</u></td></tr>
<tr><th id="42">42</th><td><u>	(0xFULL &lt;&lt; AMD64_EVENTSEL_INT_CORE_SEL_SHIFT)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AMD64_EVENTSEL_EVENT" data-ref="_M/AMD64_EVENTSEL_EVENT">AMD64_EVENTSEL_EVENT</dfn>	\</u></td></tr>
<tr><th id="45">45</th><td><u>	(ARCH_PERFMON_EVENTSEL_EVENT | (0x0FULL &lt;&lt; 32))</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/INTEL_ARCH_EVENT_MASK" data-ref="_M/INTEL_ARCH_EVENT_MASK">INTEL_ARCH_EVENT_MASK</dfn>	\</u></td></tr>
<tr><th id="47">47</th><td><u>	(ARCH_PERFMON_EVENTSEL_UMASK | ARCH_PERFMON_EVENTSEL_EVENT)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/X86_RAW_EVENT_MASK" data-ref="_M/X86_RAW_EVENT_MASK">X86_RAW_EVENT_MASK</dfn>		\</u></td></tr>
<tr><th id="50">50</th><td><u>	(ARCH_PERFMON_EVENTSEL_EVENT |	\</u></td></tr>
<tr><th id="51">51</th><td><u>	 ARCH_PERFMON_EVENTSEL_UMASK |	\</u></td></tr>
<tr><th id="52">52</th><td><u>	 ARCH_PERFMON_EVENTSEL_EDGE  |	\</u></td></tr>
<tr><th id="53">53</th><td><u>	 ARCH_PERFMON_EVENTSEL_INV   |	\</u></td></tr>
<tr><th id="54">54</th><td><u>	 ARCH_PERFMON_EVENTSEL_CMASK)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/X86_ALL_EVENT_FLAGS" data-ref="_M/X86_ALL_EVENT_FLAGS">X86_ALL_EVENT_FLAGS</dfn>  			\</u></td></tr>
<tr><th id="56">56</th><td><u>	(ARCH_PERFMON_EVENTSEL_EDGE |  		\</u></td></tr>
<tr><th id="57">57</th><td><u>	 ARCH_PERFMON_EVENTSEL_INV | 		\</u></td></tr>
<tr><th id="58">58</th><td><u>	 ARCH_PERFMON_EVENTSEL_CMASK | 		\</u></td></tr>
<tr><th id="59">59</th><td><u>	 ARCH_PERFMON_EVENTSEL_ANY | 		\</u></td></tr>
<tr><th id="60">60</th><td><u>	 ARCH_PERFMON_EVENTSEL_PIN_CONTROL | 	\</u></td></tr>
<tr><th id="61">61</th><td><u>	 HSW_IN_TX | 				\</u></td></tr>
<tr><th id="62">62</th><td><u>	 HSW_IN_TX_CHECKPOINTED)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AMD64_RAW_EVENT_MASK" data-ref="_M/AMD64_RAW_EVENT_MASK">AMD64_RAW_EVENT_MASK</dfn>		\</u></td></tr>
<tr><th id="64">64</th><td><u>	(X86_RAW_EVENT_MASK          |  \</u></td></tr>
<tr><th id="65">65</th><td><u>	 AMD64_EVENTSEL_EVENT)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AMD64_RAW_EVENT_MASK_NB" data-ref="_M/AMD64_RAW_EVENT_MASK_NB">AMD64_RAW_EVENT_MASK_NB</dfn>		\</u></td></tr>
<tr><th id="67">67</th><td><u>	(AMD64_EVENTSEL_EVENT        |  \</u></td></tr>
<tr><th id="68">68</th><td><u>	 ARCH_PERFMON_EVENTSEL_UMASK)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AMD64_NUM_COUNTERS" data-ref="_M/AMD64_NUM_COUNTERS">AMD64_NUM_COUNTERS</dfn>				4</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AMD64_NUM_COUNTERS_CORE" data-ref="_M/AMD64_NUM_COUNTERS_CORE">AMD64_NUM_COUNTERS_CORE</dfn>				6</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AMD64_NUM_COUNTERS_NB" data-ref="_M/AMD64_NUM_COUNTERS_NB">AMD64_NUM_COUNTERS_NB</dfn>				4</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL" data-ref="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL">ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL</dfn>		0x3c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK" data-ref="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK">ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK</dfn>		(0x00 &lt;&lt; 8)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX" data-ref="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX">ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX</dfn>		0</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT" data-ref="_M/ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT">ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT</dfn> \</u></td></tr>
<tr><th id="77">77</th><td><u>		(1 &lt;&lt; (ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX))</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_BRANCH_MISSES_RETIRED" data-ref="_M/ARCH_PERFMON_BRANCH_MISSES_RETIRED">ARCH_PERFMON_BRANCH_MISSES_RETIRED</dfn>		6</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ARCH_PERFMON_EVENTS_COUNT" data-ref="_M/ARCH_PERFMON_EVENTS_COUNT">ARCH_PERFMON_EVENTS_COUNT</dfn>			7</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * Intel "Architectural Performance Monitoring" CPUID</i></td></tr>
<tr><th id="84">84</th><td><i> * detection/enumeration details:</i></td></tr>
<tr><th id="85">85</th><td><i> */</i></td></tr>
<tr><th id="86">86</th><td><b>union</b> <dfn class="type def" id="cpuid10_eax" title='cpuid10_eax' data-ref="cpuid10_eax">cpuid10_eax</dfn> {</td></tr>
<tr><th id="87">87</th><td>	<b>struct</b> {</td></tr>
<tr><th id="88">88</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_eax::(anonymous)::version_id" title='cpuid10_eax::(anonymous struct)::version_id' data-ref="cpuid10_eax::(anonymous)::version_id">version_id</dfn>:<var>8</var>;</td></tr>
<tr><th id="89">89</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_eax::(anonymous)::num_counters" title='cpuid10_eax::(anonymous struct)::num_counters' data-ref="cpuid10_eax::(anonymous)::num_counters">num_counters</dfn>:<var>8</var>;</td></tr>
<tr><th id="90">90</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_eax::(anonymous)::bit_width" title='cpuid10_eax::(anonymous struct)::bit_width' data-ref="cpuid10_eax::(anonymous)::bit_width">bit_width</dfn>:<var>8</var>;</td></tr>
<tr><th id="91">91</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_eax::(anonymous)::mask_length" title='cpuid10_eax::(anonymous struct)::mask_length' data-ref="cpuid10_eax::(anonymous)::mask_length">mask_length</dfn>:<var>8</var>;</td></tr>
<tr><th id="92">92</th><td>	} <dfn class="decl field" id="cpuid10_eax::split" title='cpuid10_eax::split' data-ref="cpuid10_eax::split">split</dfn>;</td></tr>
<tr><th id="93">93</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_eax::full" title='cpuid10_eax::full' data-ref="cpuid10_eax::full">full</dfn>;</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>union</b> <dfn class="type def" id="cpuid10_ebx" title='cpuid10_ebx' data-ref="cpuid10_ebx">cpuid10_ebx</dfn> {</td></tr>
<tr><th id="97">97</th><td>	<b>struct</b> {</td></tr>
<tr><th id="98">98</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_unhalted_core_cycles" title='cpuid10_ebx::(anonymous struct)::no_unhalted_core_cycles' data-ref="cpuid10_ebx::(anonymous)::no_unhalted_core_cycles">no_unhalted_core_cycles</dfn>:<var>1</var>;</td></tr>
<tr><th id="99">99</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_instructions_retired" title='cpuid10_ebx::(anonymous struct)::no_instructions_retired' data-ref="cpuid10_ebx::(anonymous)::no_instructions_retired">no_instructions_retired</dfn>:<var>1</var>;</td></tr>
<tr><th id="100">100</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_unhalted_reference_cycles" title='cpuid10_ebx::(anonymous struct)::no_unhalted_reference_cycles' data-ref="cpuid10_ebx::(anonymous)::no_unhalted_reference_cycles">no_unhalted_reference_cycles</dfn>:<var>1</var>;</td></tr>
<tr><th id="101">101</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_llc_reference" title='cpuid10_ebx::(anonymous struct)::no_llc_reference' data-ref="cpuid10_ebx::(anonymous)::no_llc_reference">no_llc_reference</dfn>:<var>1</var>;</td></tr>
<tr><th id="102">102</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_llc_misses" title='cpuid10_ebx::(anonymous struct)::no_llc_misses' data-ref="cpuid10_ebx::(anonymous)::no_llc_misses">no_llc_misses</dfn>:<var>1</var>;</td></tr>
<tr><th id="103">103</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_branch_instruction_retired" title='cpuid10_ebx::(anonymous struct)::no_branch_instruction_retired' data-ref="cpuid10_ebx::(anonymous)::no_branch_instruction_retired">no_branch_instruction_retired</dfn>:<var>1</var>;</td></tr>
<tr><th id="104">104</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::(anonymous)::no_branch_misses_retired" title='cpuid10_ebx::(anonymous struct)::no_branch_misses_retired' data-ref="cpuid10_ebx::(anonymous)::no_branch_misses_retired">no_branch_misses_retired</dfn>:<var>1</var>;</td></tr>
<tr><th id="105">105</th><td>	} <dfn class="decl field" id="cpuid10_ebx::split" title='cpuid10_ebx::split' data-ref="cpuid10_ebx::split">split</dfn>;</td></tr>
<tr><th id="106">106</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_ebx::full" title='cpuid10_ebx::full' data-ref="cpuid10_ebx::full">full</dfn>;</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>union</b> <dfn class="type def" id="cpuid10_edx" title='cpuid10_edx' data-ref="cpuid10_edx">cpuid10_edx</dfn> {</td></tr>
<tr><th id="110">110</th><td>	<b>struct</b> {</td></tr>
<tr><th id="111">111</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_edx::(anonymous)::num_counters_fixed" title='cpuid10_edx::(anonymous struct)::num_counters_fixed' data-ref="cpuid10_edx::(anonymous)::num_counters_fixed">num_counters_fixed</dfn>:<var>5</var>;</td></tr>
<tr><th id="112">112</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_edx::(anonymous)::bit_width_fixed" title='cpuid10_edx::(anonymous struct)::bit_width_fixed' data-ref="cpuid10_edx::(anonymous)::bit_width_fixed">bit_width_fixed</dfn>:<var>8</var>;</td></tr>
<tr><th id="113">113</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_edx::(anonymous)::reserved" title='cpuid10_edx::(anonymous struct)::reserved' data-ref="cpuid10_edx::(anonymous)::reserved">reserved</dfn>:<var>19</var>;</td></tr>
<tr><th id="114">114</th><td>	} <dfn class="decl field" id="cpuid10_edx::split" title='cpuid10_edx::split' data-ref="cpuid10_edx::split">split</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="cpuid10_edx::full" title='cpuid10_edx::full' data-ref="cpuid10_edx::full">full</dfn>;</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>struct</b> <dfn class="type def" id="x86_pmu_capability" title='x86_pmu_capability' data-ref="x86_pmu_capability">x86_pmu_capability</dfn> {</td></tr>
<tr><th id="119">119</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::version" title='x86_pmu_capability::version' data-ref="x86_pmu_capability::version">version</dfn>;</td></tr>
<tr><th id="120">120</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::num_counters_gp" title='x86_pmu_capability::num_counters_gp' data-ref="x86_pmu_capability::num_counters_gp">num_counters_gp</dfn>;</td></tr>
<tr><th id="121">121</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::num_counters_fixed" title='x86_pmu_capability::num_counters_fixed' data-ref="x86_pmu_capability::num_counters_fixed">num_counters_fixed</dfn>;</td></tr>
<tr><th id="122">122</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::bit_width_gp" title='x86_pmu_capability::bit_width_gp' data-ref="x86_pmu_capability::bit_width_gp">bit_width_gp</dfn>;</td></tr>
<tr><th id="123">123</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::bit_width_fixed" title='x86_pmu_capability::bit_width_fixed' data-ref="x86_pmu_capability::bit_width_fixed">bit_width_fixed</dfn>;</td></tr>
<tr><th id="124">124</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="x86_pmu_capability::events_mask" title='x86_pmu_capability::events_mask' data-ref="x86_pmu_capability::events_mask">events_mask</dfn>;</td></tr>
<tr><th id="125">125</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu_capability::events_mask_len" title='x86_pmu_capability::events_mask_len' data-ref="x86_pmu_capability::events_mask_len">events_mask_len</dfn>;</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * Fixed-purpose performance events:</i></td></tr>
<tr><th id="130">130</th><td><i> */</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/*</i></td></tr>
<tr><th id="133">133</th><td><i> * All 3 fixed-mode PMCs are configured via this single MSR:</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_FIXED_CTR_CTRL" data-ref="_M/MSR_ARCH_PERFMON_FIXED_CTR_CTRL">MSR_ARCH_PERFMON_FIXED_CTR_CTRL</dfn>	0x38d</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/*</i></td></tr>
<tr><th id="138">138</th><td><i> * The counts are available in three separate MSRs:</i></td></tr>
<tr><th id="139">139</th><td><i> */</i></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* Instr_Retired.Any: */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_FIXED_CTR0" data-ref="_M/MSR_ARCH_PERFMON_FIXED_CTR0">MSR_ARCH_PERFMON_FIXED_CTR0</dfn>	0x309</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_IDX_FIXED_INSTRUCTIONS" data-ref="_M/INTEL_PMC_IDX_FIXED_INSTRUCTIONS">INTEL_PMC_IDX_FIXED_INSTRUCTIONS</dfn>	(INTEL_PMC_IDX_FIXED + 0)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* CPU_CLK_Unhalted.Core: */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_FIXED_CTR1" data-ref="_M/MSR_ARCH_PERFMON_FIXED_CTR1">MSR_ARCH_PERFMON_FIXED_CTR1</dfn>	0x30a</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_IDX_FIXED_CPU_CYCLES" data-ref="_M/INTEL_PMC_IDX_FIXED_CPU_CYCLES">INTEL_PMC_IDX_FIXED_CPU_CYCLES</dfn>	(INTEL_PMC_IDX_FIXED + 1)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* CPU_CLK_Unhalted.Ref: */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/MSR_ARCH_PERFMON_FIXED_CTR2" data-ref="_M/MSR_ARCH_PERFMON_FIXED_CTR2">MSR_ARCH_PERFMON_FIXED_CTR2</dfn>	0x30b</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_IDX_FIXED_REF_CYCLES" data-ref="_M/INTEL_PMC_IDX_FIXED_REF_CYCLES">INTEL_PMC_IDX_FIXED_REF_CYCLES</dfn>	(INTEL_PMC_IDX_FIXED + 2)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_MSK_FIXED_REF_CYCLES" data-ref="_M/INTEL_PMC_MSK_FIXED_REF_CYCLES">INTEL_PMC_MSK_FIXED_REF_CYCLES</dfn>	(1ULL &lt;&lt; INTEL_PMC_IDX_FIXED_REF_CYCLES)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/*</i></td></tr>
<tr><th id="155">155</th><td><i> * We model BTS tracing as another fixed-mode PMC.</i></td></tr>
<tr><th id="156">156</th><td><i> *</i></td></tr>
<tr><th id="157">157</th><td><i> * We choose a value in the middle of the fixed event range, since lower</i></td></tr>
<tr><th id="158">158</th><td><i> * values are used by actual fixed events and higher values are used</i></td></tr>
<tr><th id="159">159</th><td><i> * to indicate other overflow conditions in the PERF_GLOBAL_STATUS msr.</i></td></tr>
<tr><th id="160">160</th><td><i> */</i></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/INTEL_PMC_IDX_FIXED_BTS" data-ref="_M/INTEL_PMC_IDX_FIXED_BTS">INTEL_PMC_IDX_FIXED_BTS</dfn>				(INTEL_PMC_IDX_FIXED + 16)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_COND_CHG" data-ref="_M/GLOBAL_STATUS_COND_CHG">GLOBAL_STATUS_COND_CHG</dfn>				BIT_ULL(63)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_BUFFER_OVF" data-ref="_M/GLOBAL_STATUS_BUFFER_OVF">GLOBAL_STATUS_BUFFER_OVF</dfn>			BIT_ULL(62)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_UNC_OVF" data-ref="_M/GLOBAL_STATUS_UNC_OVF">GLOBAL_STATUS_UNC_OVF</dfn>				BIT_ULL(61)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_ASIF" data-ref="_M/GLOBAL_STATUS_ASIF">GLOBAL_STATUS_ASIF</dfn>				BIT_ULL(60)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_COUNTERS_FROZEN" data-ref="_M/GLOBAL_STATUS_COUNTERS_FROZEN">GLOBAL_STATUS_COUNTERS_FROZEN</dfn>			BIT_ULL(59)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_LBRS_FROZEN" data-ref="_M/GLOBAL_STATUS_LBRS_FROZEN">GLOBAL_STATUS_LBRS_FROZEN</dfn>			BIT_ULL(58)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_STATUS_TRACE_TOPAPMI" data-ref="_M/GLOBAL_STATUS_TRACE_TOPAPMI">GLOBAL_STATUS_TRACE_TOPAPMI</dfn>			BIT_ULL(55)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/*</i></td></tr>
<tr><th id="172">172</th><td><i> * IBS cpuid feature detection</i></td></tr>
<tr><th id="173">173</th><td><i> */</i></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IBS_CPUID_FEATURES" data-ref="_M/IBS_CPUID_FEATURES">IBS_CPUID_FEATURES</dfn>		0x8000001b</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/*</i></td></tr>
<tr><th id="178">178</th><td><i> * Same bit mask as for IBS cpuid feature flags (Fn8000_001B_EAX), but</i></td></tr>
<tr><th id="179">179</th><td><i> * bit 0 is used to indicate the existence of IBS.</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_AVAIL" data-ref="_M/IBS_CAPS_AVAIL">IBS_CAPS_AVAIL</dfn>			(1U&lt;&lt;0)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_FETCHSAM" data-ref="_M/IBS_CAPS_FETCHSAM">IBS_CAPS_FETCHSAM</dfn>		(1U&lt;&lt;1)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_OPSAM" data-ref="_M/IBS_CAPS_OPSAM">IBS_CAPS_OPSAM</dfn>			(1U&lt;&lt;2)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_RDWROPCNT" data-ref="_M/IBS_CAPS_RDWROPCNT">IBS_CAPS_RDWROPCNT</dfn>		(1U&lt;&lt;3)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_OPCNT" data-ref="_M/IBS_CAPS_OPCNT">IBS_CAPS_OPCNT</dfn>			(1U&lt;&lt;4)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_BRNTRGT" data-ref="_M/IBS_CAPS_BRNTRGT">IBS_CAPS_BRNTRGT</dfn>		(1U&lt;&lt;5)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_OPCNTEXT" data-ref="_M/IBS_CAPS_OPCNTEXT">IBS_CAPS_OPCNTEXT</dfn>		(1U&lt;&lt;6)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_RIPINVALIDCHK" data-ref="_M/IBS_CAPS_RIPINVALIDCHK">IBS_CAPS_RIPINVALIDCHK</dfn>		(1U&lt;&lt;7)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_OPBRNFUSE" data-ref="_M/IBS_CAPS_OPBRNFUSE">IBS_CAPS_OPBRNFUSE</dfn>		(1U&lt;&lt;8)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_FETCHCTLEXTD" data-ref="_M/IBS_CAPS_FETCHCTLEXTD">IBS_CAPS_FETCHCTLEXTD</dfn>		(1U&lt;&lt;9)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_OPDATA4" data-ref="_M/IBS_CAPS_OPDATA4">IBS_CAPS_OPDATA4</dfn>		(1U&lt;&lt;10)</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/IBS_CAPS_DEFAULT" data-ref="_M/IBS_CAPS_DEFAULT">IBS_CAPS_DEFAULT</dfn>		(IBS_CAPS_AVAIL		\</u></td></tr>
<tr><th id="194">194</th><td><u>					 | IBS_CAPS_FETCHSAM	\</u></td></tr>
<tr><th id="195">195</th><td><u>					 | IBS_CAPS_OPSAM)</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/*</i></td></tr>
<tr><th id="198">198</th><td><i> * IBS APIC setup</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/IBSCTL" data-ref="_M/IBSCTL">IBSCTL</dfn>				0x1cc</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/IBSCTL_LVT_OFFSET_VALID" data-ref="_M/IBSCTL_LVT_OFFSET_VALID">IBSCTL_LVT_OFFSET_VALID</dfn>		(1ULL&lt;&lt;8)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/IBSCTL_LVT_OFFSET_MASK" data-ref="_M/IBSCTL_LVT_OFFSET_MASK">IBSCTL_LVT_OFFSET_MASK</dfn>		0x0F</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i>/* ibs fetch bits/masks */</i></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/IBS_FETCH_RAND_EN" data-ref="_M/IBS_FETCH_RAND_EN">IBS_FETCH_RAND_EN</dfn>	(1ULL&lt;&lt;57)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/IBS_FETCH_VAL" data-ref="_M/IBS_FETCH_VAL">IBS_FETCH_VAL</dfn>		(1ULL&lt;&lt;49)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/IBS_FETCH_ENABLE" data-ref="_M/IBS_FETCH_ENABLE">IBS_FETCH_ENABLE</dfn>	(1ULL&lt;&lt;48)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/IBS_FETCH_CNT" data-ref="_M/IBS_FETCH_CNT">IBS_FETCH_CNT</dfn>		0xFFFF0000ULL</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/IBS_FETCH_MAX_CNT" data-ref="_M/IBS_FETCH_MAX_CNT">IBS_FETCH_MAX_CNT</dfn>	0x0000FFFFULL</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* ibs op bits/masks */</i></td></tr>
<tr><th id="212">212</th><td><i>/* lower 4 bits of the current count are ignored: */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_CUR_CNT" data-ref="_M/IBS_OP_CUR_CNT">IBS_OP_CUR_CNT</dfn>		(0xFFFF0ULL&lt;&lt;32)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_CNT_CTL" data-ref="_M/IBS_OP_CNT_CTL">IBS_OP_CNT_CTL</dfn>		(1ULL&lt;&lt;19)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_VAL" data-ref="_M/IBS_OP_VAL">IBS_OP_VAL</dfn>		(1ULL&lt;&lt;18)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_ENABLE" data-ref="_M/IBS_OP_ENABLE">IBS_OP_ENABLE</dfn>		(1ULL&lt;&lt;17)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_MAX_CNT" data-ref="_M/IBS_OP_MAX_CNT">IBS_OP_MAX_CNT</dfn>		0x0000FFFFULL</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/IBS_OP_MAX_CNT_EXT" data-ref="_M/IBS_OP_MAX_CNT_EXT">IBS_OP_MAX_CNT_EXT</dfn>	0x007FFFFFULL	/* not a register bit mask */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/IBS_RIP_INVALID" data-ref="_M/IBS_RIP_INVALID">IBS_RIP_INVALID</dfn>		(1ULL&lt;&lt;38)</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#<span data-ppcond="221">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#724" data-ref="_M/CONFIG_X86_LOCAL_APIC">CONFIG_X86_LOCAL_APIC</a></u></td></tr>
<tr><th id="222">222</th><td><b>extern</b> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="get_ibs_caps" title='get_ibs_caps' data-ref="get_ibs_caps">get_ibs_caps</dfn>(<em>void</em>);</td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="221">else</span></u></td></tr>
<tr><th id="224">224</th><td><em>static</em> <b>inline</b> u32 get_ibs_caps(<em>void</em>) { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="225">225</th><td><u>#<span data-ppcond="221">endif</span></u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="227">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#1299" data-ref="_M/CONFIG_PERF_EVENTS">CONFIG_PERF_EVENTS</a></u></td></tr>
<tr><th id="228">228</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="perf_events_lapic_init" title='perf_events_lapic_init' data-ref="perf_events_lapic_init">perf_events_lapic_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/*</i></td></tr>
<tr><th id="231">231</th><td><i> * Abuse bits {3,5} of the cpu eflags register. These flags are otherwise</i></td></tr>
<tr><th id="232">232</th><td><i> * unused and ABI specified to be 0, so nobody should care what we do with</i></td></tr>
<tr><th id="233">233</th><td><i> * them.</i></td></tr>
<tr><th id="234">234</th><td><i> *</i></td></tr>
<tr><th id="235">235</th><td><i> * EXACT - the IP points to the exact instruction that triggered the</i></td></tr>
<tr><th id="236">236</th><td><i> *         event (HW bugs exempt).</i></td></tr>
<tr><th id="237">237</th><td><i> * VM    - original X86_VM_MASK; see set_linear_ip().</i></td></tr>
<tr><th id="238">238</th><td><i> */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/PERF_EFLAGS_EXACT" data-ref="_M/PERF_EFLAGS_EXACT">PERF_EFLAGS_EXACT</dfn>	(1UL &lt;&lt; 3)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/PERF_EFLAGS_VM" data-ref="_M/PERF_EFLAGS_VM">PERF_EFLAGS_VM</dfn>		(1UL &lt;&lt; 5)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>struct</b> <a class="type" href="ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs" id="pt_regs">pt_regs</a>;</td></tr>
<tr><th id="243">243</th><td><b>extern</b> <em>unsigned</em> <em>long</em> <dfn class="decl fn" id="perf_instruction_pointer" title='perf_instruction_pointer' data-ref="perf_instruction_pointer">perf_instruction_pointer</dfn>(<b>struct</b> <a class="type" href="ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *<dfn class="local col7 decl" id="1397regs" title='regs' data-type='struct pt_regs *' data-ref="1397regs">regs</dfn>);</td></tr>
<tr><th id="244">244</th><td><b>extern</b> <em>unsigned</em> <em>long</em> <dfn class="decl fn" id="perf_misc_flags" title='perf_misc_flags' data-ref="perf_misc_flags">perf_misc_flags</dfn>(<b>struct</b> <a class="type" href="ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *<dfn class="local col8 decl" id="1398regs" title='regs' data-type='struct pt_regs *' data-ref="1398regs">regs</dfn>);</td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/perf_misc_flags" data-ref="_M/perf_misc_flags">perf_misc_flags</dfn>(regs)	perf_misc_flags(regs)</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#include <a href="stacktrace.h.html">&lt;asm/stacktrace.h&gt;</a></u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/*</i></td></tr>
<tr><th id="250">250</th><td><i> * We abuse bit 3 from flags to pass exact information, see perf_misc_flags</i></td></tr>
<tr><th id="251">251</th><td><i> * and the comment with PERF_EFLAGS_EXACT.</i></td></tr>
<tr><th id="252">252</th><td><i> */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/perf_arch_fetch_caller_regs" data-ref="_M/perf_arch_fetch_caller_regs">perf_arch_fetch_caller_regs</dfn>(regs, __ip)		{	\</u></td></tr>
<tr><th id="254">254</th><td><u>	(regs)-&gt;ip = (__ip);					\</u></td></tr>
<tr><th id="255">255</th><td><u>	(regs)-&gt;bp = caller_frame_pointer();			\</u></td></tr>
<tr><th id="256">256</th><td><u>	(regs)-&gt;cs = __KERNEL_CS;				\</u></td></tr>
<tr><th id="257">257</th><td><u>	regs-&gt;flags = 0;					\</u></td></tr>
<tr><th id="258">258</th><td><u>	asm volatile(						\</u></td></tr>
<tr><th id="259">259</th><td><u>		_ASM_MOV "%%"_ASM_SP ", %0\n"			\</u></td></tr>
<tr><th id="260">260</th><td><u>		: "=m" ((regs)-&gt;sp)				\</u></td></tr>
<tr><th id="261">261</th><td><u>		:: "memory"					\</u></td></tr>
<tr><th id="262">262</th><td><u>	);							\</u></td></tr>
<tr><th id="263">263</th><td><u>}</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><b>struct</b> <dfn class="type def" id="perf_guest_switch_msr" title='perf_guest_switch_msr' data-ref="perf_guest_switch_msr">perf_guest_switch_msr</dfn> {</td></tr>
<tr><th id="266">266</th><td>	<em>unsigned</em> <dfn class="decl field" id="perf_guest_switch_msr::msr" title='perf_guest_switch_msr::msr' data-ref="perf_guest_switch_msr::msr">msr</dfn>;</td></tr>
<tr><th id="267">267</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="perf_guest_switch_msr::host" title='perf_guest_switch_msr::host' data-ref="perf_guest_switch_msr::host">host</dfn>, <dfn class="decl field" id="perf_guest_switch_msr::guest" title='perf_guest_switch_msr::guest' data-ref="perf_guest_switch_msr::guest">guest</dfn>;</td></tr>
<tr><th id="268">268</th><td>};</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><b>extern</b> <b>struct</b> <a class="type" href="#perf_guest_switch_msr" title='perf_guest_switch_msr' data-ref="perf_guest_switch_msr">perf_guest_switch_msr</a> *<dfn class="decl fn" id="perf_guest_get_msrs" title='perf_guest_get_msrs' data-ref="perf_guest_get_msrs">perf_guest_get_msrs</dfn>(<em>int</em> *<dfn class="local col3 decl" id="1433nr" title='nr' data-type='int *' data-ref="1433nr">nr</dfn>);</td></tr>
<tr><th id="271">271</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="perf_get_x86_pmu_capability" title='perf_get_x86_pmu_capability' data-ref="perf_get_x86_pmu_capability">perf_get_x86_pmu_capability</dfn>(<b>struct</b> <a class="type" href="#x86_pmu_capability" title='x86_pmu_capability' data-ref="x86_pmu_capability">x86_pmu_capability</a> *<dfn class="local col4 decl" id="1434cap" title='cap' data-type='struct x86_pmu_capability *' data-ref="1434cap">cap</dfn>);</td></tr>
<tr><th id="272">272</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="perf_check_microcode" title='perf_check_microcode' data-ref="perf_check_microcode">perf_check_microcode</dfn>(<em>void</em>);</td></tr>
<tr><th id="273">273</th><td><u>#<span data-ppcond="227">else</span></u></td></tr>
<tr><th id="274">274</th><td><em>static</em> <b>inline</b> <b>struct</b> perf_guest_switch_msr *perf_guest_get_msrs(<em>int</em> *nr)</td></tr>
<tr><th id="275">275</th><td>{</td></tr>
<tr><th id="276">276</th><td>	*nr = <var>0</var>;</td></tr>
<tr><th id="277">277</th><td>	<b>return</b> NULL;</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><em>static</em> <b>inline</b> <em>void</em> perf_get_x86_pmu_capability(<b>struct</b> x86_pmu_capability *cap)</td></tr>
<tr><th id="281">281</th><td>{</td></tr>
<tr><th id="282">282</th><td>	memset(cap, <var>0</var>, <b>sizeof</b>(*cap));</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><em>static</em> <b>inline</b> <em>void</em> perf_events_lapic_init(<em>void</em>)	{ }</td></tr>
<tr><th id="286">286</th><td><em>static</em> <b>inline</b> <em>void</em> perf_check_microcode(<em>void</em>) { }</td></tr>
<tr><th id="287">287</th><td><u>#<span data-ppcond="227">endif</span></u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#<span data-ppcond="289">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#258" data-ref="_M/CONFIG_CPU_SUP_INTEL">CONFIG_CPU_SUP_INTEL</a></u></td></tr>
<tr><th id="290">290</th><td> <b>extern</b> <em>void</em> <dfn class="decl fn" id="intel_pt_handle_vmx" title='intel_pt_handle_vmx' data-ref="intel_pt_handle_vmx">intel_pt_handle_vmx</dfn>(<em>int</em> <dfn class="local col5 decl" id="1435on" title='on' data-type='int' data-ref="1435on">on</dfn>);</td></tr>
<tr><th id="291">291</th><td><u>#<span data-ppcond="289">endif</span></u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#<span data-ppcond="293">if</span> defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#1299" data-ref="_M/CONFIG_PERF_EVENTS">CONFIG_PERF_EVENTS</a>) &amp;&amp; defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#384" data-ref="_M/CONFIG_CPU_SUP_AMD">CONFIG_CPU_SUP_AMD</a>)</u></td></tr>
<tr><th id="294">294</th><td> <b>extern</b> <em>void</em> <dfn class="decl fn" id="amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt">amd_pmu_enable_virt</dfn>(<em>void</em>);</td></tr>
<tr><th id="295">295</th><td> <b>extern</b> <em>void</em> <dfn class="decl fn" id="amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt">amd_pmu_disable_virt</dfn>(<em>void</em>);</td></tr>
<tr><th id="296">296</th><td><u>#<span data-ppcond="293">else</span></u></td></tr>
<tr><th id="297">297</th><td> <em>static</em> <b>inline</b> <em>void</em> amd_pmu_enable_virt(<em>void</em>) { }</td></tr>
<tr><th id="298">298</th><td> <em>static</em> <b>inline</b> <em>void</em> amd_pmu_disable_virt(<em>void</em>) { }</td></tr>
<tr><th id="299">299</th><td><u>#<span data-ppcond="293">endif</span></u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/arch_perf_out_copy_user" data-ref="_M/arch_perf_out_copy_user">arch_perf_out_copy_user</dfn> copy_from_user_nmi</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_PERF_EVENT_H */</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../entry/common.c.html'>linux-4.14.y/arch/x86/entry/common.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
