#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 17 01:40:03 2016
# Process ID: 16993
# Current directory: /vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1/design_1_wrapper.vdi
# Journal file: /vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0_1/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/constrs_1/imports/Zynq/zybo_remapped.xdc]
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/constrs_1/imports/Zynq/zybo_remapped.xdc]
Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0_clocks.xdc:47]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1590.648 ; gain = 407.496 ; free physical = 710 ; free virtual = 2093
Finished Parsing XDC File [/vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1590.648 ; gain = 632.395 ; free physical = 709 ; free virtual = 2093
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1598.652 ; gain = 7.996 ; free physical = 709 ; free virtual = 2093
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 104dfce02

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bdf56d7b

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 154 cells.
Phase 2 Constant Propagation | Checksum: 2212f4531

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 278 unconnected nets.
INFO: [Opt 31-11] Eliminated 238 unconnected cells.
Phase 3 Sweep | Checksum: 24025b6c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092
Ending Logic Optimization Task | Checksum: 24025b6c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24025b6c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 708 ; free virtual = 2092
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1598.652 ; gain = 0.000 ; free physical = 701 ; free virtual = 2092
INFO: [Coretcl 2-168] The results of DRC are in file /vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: a1c8654b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: a1c8654b

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: a1c8654b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: a1c8654b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: a1c8654b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: fc874d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: fc874d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f6a0346f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 23cb3dce3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 700 ; free virtual = 2091

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 23cb3dce3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 699 ; free virtual = 2091
Phase 1.2.1 Place Init Design | Checksum: 21c1cf384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 688 ; free virtual = 2080
Phase 1.2 Build Placer Netlist Model | Checksum: 21c1cf384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 688 ; free virtual = 2080

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 21c1cf384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 688 ; free virtual = 2080
Phase 1 Placer Initialization | Checksum: 21c1cf384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 688 ; free virtual = 2080

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 269a0d2d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 269a0d2d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f596ab45

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e826994

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15e826994

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cd94f3bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: cd94f3bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 687 ; free virtual = 2078

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15d21a79c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 685 ; free virtual = 2076

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ee500130

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 685 ; free virtual = 2076

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: ee500130

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 685 ; free virtual = 2076

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: ee500130

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 685 ; free virtual = 2076
Phase 3 Detail Placement | Checksum: ee500130

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 685 ; free virtual = 2076

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 14b552381

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.584. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075
Phase 4.1 Post Commit Optimization | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: e96fae10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 165bbd0d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 165bbd0d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075
Ending Placer Task | Checksum: 142184e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 684 ; free virtual = 2075
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 675 ; free virtual = 2075
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 668 ; free virtual = 2067
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 667 ; free virtual = 2067
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1598.656 ; gain = 0.000 ; free physical = 667 ; free virtual = 2067
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 790e3db9 ConstDB: 0 ShapeSum: c90a10d0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109053aee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.652 ; gain = 65.996 ; free physical = 602 ; free virtual = 2002

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109053aee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 602 ; free virtual = 2002

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109053aee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 599 ; free virtual = 1999

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109053aee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 599 ; free virtual = 1999
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 154edfae5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.540  | TNS=0.000  | WHS=-0.144 | THS=-35.448|

Phase 2 Router Initialization | Checksum: 1ff4a269c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21ec933af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21ef1fb2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.765  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23e83d234

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17f563a52

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.765  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2643cbef2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
Phase 4 Rip-up And Reroute | Checksum: 2643cbef2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c1056141

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c1056141

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c1056141

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
Phase 5 Delay and Skew Optimization | Checksum: 1c1056141

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6f6ee47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.880  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fbc8c57c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991
Phase 6 Post Hold Fix | Checksum: 1fbc8c57c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.635276 %
  Global Horizontal Routing Utilization  = 0.860294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 239cfe8f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 591 ; free virtual = 1991

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 239cfe8f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 589 ; free virtual = 1989

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2766a81bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 589 ; free virtual = 1989

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.880  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2766a81bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 589 ; free virtual = 1989
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.656 ; gain = 66.000 ; free physical = 589 ; free virtual = 1989

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.586 ; gain = 91.930 ; free physical = 589 ; free virtual = 1989
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1690.586 ; gain = 0.000 ; free physical = 580 ; free virtual = 1989
INFO: [Coretcl 2-168] The results of DRC are in file /vagrant/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 01:41:28 2016...
