{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 5.0000"
  ],
  "cts__clock__skew__hold": 0.2701,
  "cts__clock__skew__hold__post_repair": 0.2737,
  "cts__clock__skew__hold__pre_repair": 0.2737,
  "cts__clock__skew__setup": 0.2701,
  "cts__clock__skew__setup__post_repair": 0.2737,
  "cts__clock__skew__setup__pre_repair": 0.2737,
  "cts__design__instance__area": 415791.375,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 415663.6875,
  "cts__design__instance__area__pre_repair": 415663.6875,
  "cts__design__instance__area__stdcell": 415791.375,
  "cts__design__instance__area__stdcell__post_repair": 415663.6875,
  "cts__design__instance__area__stdcell__pre_repair": 415663.6875,
  "cts__design__instance__count": 64846,
  "cts__design__instance__count__hold_buffer": 19.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 64827,
  "cts__design__instance__count__pre_repair": 64827,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 64846,
  "cts__design__instance__count__stdcell__post_repair": 64827,
  "cts__design__instance__count__stdcell__pre_repair": 64827,
  "cts__design__instance__displacement__max": 13.0,
  "cts__design__instance__displacement__mean": 0.002,
  "cts__design__instance__displacement__total": 134.75,
  "cts__design__instance__utilization": 0.4883,
  "cts__design__instance__utilization__post_repair": 0.4881,
  "cts__design__instance__utilization__pre_repair": 0.4881,
  "cts__design__instance__utilization__stdcell": 0.4883,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4881,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4881,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.3083,
  "cts__power__internal__total__post_repair": 0.3084,
  "cts__power__internal__total__pre_repair": 0.3084,
  "cts__power__leakage__total": 0.0004,
  "cts__power__leakage__total__post_repair": 0.0004,
  "cts__power__leakage__total__pre_repair": 0.0004,
  "cts__power__switching__total": 0.2317,
  "cts__power__switching__total__post_repair": 0.2289,
  "cts__power__switching__total__pre_repair": 0.2289,
  "cts__power__total": 0.5404,
  "cts__power__total__post_repair": 0.5377,
  "cts__power__total__pre_repair": 0.5377,
  "cts__route__wirelength__estimated": 1110329.057,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.3646,
  "cts__timing__drv__max_cap_limit__post_repair": 0.3662,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.3662,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.7816,
  "cts__timing__drv__max_slew_limit__post_repair": 0.7813,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.7813,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.15,
  "cts__timing__setup__ws__post_repair": 0.15,
  "cts__timing__setup__ws__pre_repair": 0.15,
  "detailedplace__cpu__total": 54.86,
  "detailedplace__design__instance__area": 413820.4688,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 413820.4688,
  "detailedplace__design__instance__count": 64443,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 64443,
  "detailedplace__design__instance__displacement__max": 42.5735,
  "detailedplace__design__instance__displacement__mean": 1.8905,
  "detailedplace__design__instance__displacement__total": 121850.1545,
  "detailedplace__design__instance__utilization": 0.486,
  "detailedplace__design__instance__utilization__stdcell": 0.486,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 607616.0,
  "detailedplace__power__internal__total": 0.3072,
  "detailedplace__power__leakage__total": 0.0004,
  "detailedplace__power__switching__total": 0.2244,
  "detailedplace__power__total": 0.532,
  "detailedplace__route__wirelength__estimated": 1107608.98,
  "detailedplace__runtime__total": "1:09.30",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.3662,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.527,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.23,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 15960,
  "detailedroute__route__drc_errors__iter:2": 3593,
  "detailedroute__route__drc_errors__iter:3": 3160,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 60624,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 357259,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 357259,
  "detailedroute__route__wirelength": 1232868,
  "detailedroute__route__wirelength__iter:1": 1242796,
  "detailedroute__route__wirelength__iter:2": 1234884,
  "detailedroute__route__wirelength__iter:3": 1232893,
  "detailedroute__route__wirelength__iter:4": 1232869,
  "detailedroute__route__wirelength__iter:5": 1232868,
  "finish__clock__skew__hold": 0.229,
  "finish__clock__skew__setup": 0.229,
  "finish__cpu__total": 68.87,
  "finish__design__instance__area": 415791.375,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 415791.375,
  "finish__design__instance__count": 64846,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 64846,
  "finish__design__instance__utilization": 0.4883,
  "finish__design__instance__utilization__stdcell": 0.4883,
  "finish__design__io": 47,
  "finish__mem__peak": 1319068.0,
  "finish__power__internal__total": 0.3088,
  "finish__power__leakage__total": 0.0004,
  "finish__power__switching__total": 0.1957,
  "finish__power__total": 0.5049,
  "finish__runtime__total": "1:12.20",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9564,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.8473,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 1.06,
  "finish__timing__wns_percent_delay": 22.446955,
  "floorplan__cpu__total": 4.52,
  "floorplan__design__instance__area": 332575.1875,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 332575.1875,
  "floorplan__design__instance__count": 59878,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 59878,
  "floorplan__design__instance__utilization": 0.3905,
  "floorplan__design__instance__utilization__stdcell": 0.3905,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 351360.0,
  "floorplan__power__internal__total": 0.2724,
  "floorplan__power__leakage__total": 0.0003,
  "floorplan__power__switching__total": 0.1365,
  "floorplan__power__total": 0.4091,
  "floorplan__runtime__total": "0:04.86",
  "floorplan__timing__setup__tns": -92785.8984,
  "floorplan__timing__setup__ws": -41.75,
  "globalplace__design__instance__area": 336647.5312,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 336647.5312,
  "globalplace__design__instance__count": 64120,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 64120,
  "globalplace__design__instance__utilization": 0.3953,
  "globalplace__design__instance__utilization__stdcell": 0.3953,
  "globalplace__design__io": 47,
  "globalplace__power__internal__total": 0.2813,
  "globalplace__power__leakage__total": 0.0003,
  "globalplace__power__switching__total": 0.2044,
  "globalplace__power__total": 0.486,
  "globalplace__timing__setup__tns": -186415.9219,
  "globalplace__timing__setup__ws": -104.06,
  "globalroute__clock__skew__hold": 0.274,
  "globalroute__clock__skew__setup": 0.274,
  "globalroute__design__instance__area": 415791.375,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 415791.375,
  "globalroute__design__instance__count": 64846,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 64846,
  "globalroute__design__instance__utilization": 0.4883,
  "globalroute__design__instance__utilization__stdcell": 0.4883,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.3081,
  "globalroute__power__leakage__total": 0.0004,
  "globalroute__power__switching__total": 0.2551,
  "globalroute__power__total": 0.5636,
  "globalroute__timing__clock__slack": -0.008,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.3575,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.7751,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -0.01,
  "globalroute__timing__setup__ws": -0.01,
  "placeopt__cpu__total": 58.47,
  "placeopt__design__instance__area": 413820.4688,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 336647.5312,
  "placeopt__design__instance__area__stdcell": 413820.4688,
  "placeopt__design__instance__area__stdcell__pre_opt": 336647.5312,
  "placeopt__design__instance__count": 64443,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 64120,
  "placeopt__design__instance__count__stdcell": 64443,
  "placeopt__design__instance__count__stdcell__pre_opt": 64120,
  "placeopt__design__instance__utilization": 0.486,
  "placeopt__design__instance__utilization__pre_opt": 0.3953,
  "placeopt__design__instance__utilization__stdcell": 0.486,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3953,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 639104.0,
  "placeopt__power__internal__total": 0.3071,
  "placeopt__power__internal__total__pre_opt": 0.2813,
  "placeopt__power__leakage__total": 0.0004,
  "placeopt__power__leakage__total__pre_opt": 0.0003,
  "placeopt__power__switching__total": 0.2185,
  "placeopt__power__switching__total__pre_opt": 0.2044,
  "placeopt__power__total": 0.5259,
  "placeopt__power__total__pre_opt": 0.486,
  "placeopt__runtime__total": "1:25.92",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.3681,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.5281,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -0.13,
  "placeopt__timing__setup__tns__pre_opt": -186415.9219,
  "placeopt__timing__setup__ws": 0.22,
  "placeopt__timing__setup__ws__pre_opt": -104.06,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-10-29 04:54",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5296-geb8f4b75b",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "7d421ef269115ebf1803cb82b047c10d6af6a276",
  "run__flow__uuid": "ba09e7be-bc32-44c6-b864-40c03af46234",
  "run__flow__variant": "base",
  "synth__cpu__total": 202.24,
  "synth__design__instance__area__stdcell": 341603.04,
  "synth__design__instance__count__stdcell": 61842.0,
  "synth__mem__peak": 850528.0,
  "synth__runtime__total": "3:37.96",
  "total_time": "0:07:30.240000"
}