
---------- Begin Simulation Statistics ----------
final_tick                               1174088114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217608                       # Simulator instruction rate (inst/s)
host_mem_usage                                 915500                       # Number of bytes of host memory used
host_op_rate                                   262961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9535.51                       # Real time elapsed on the host
host_tick_rate                               45720094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000005                       # Number of instructions simulated
sim_ops                                    2507471709                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.435965                       # Number of seconds simulated
sim_ticks                                435964527500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.257286                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     154255950                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    156991869                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       203573                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6464967                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    256063660                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      6370996                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      7689927                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1318931                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     334509144                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      34730931                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       512949                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       328866249                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      333485127                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5664347                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        264445869                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     88669040                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    177002452                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1005289482                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1212570712                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    825673284                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.468584                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.618056                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    532891012     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     76524990      9.27%     73.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     43754925      5.30%     79.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     43477113      5.27%     84.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     12977650      1.57%     85.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     12882569      1.56%     87.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9043127      1.10%     88.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5452858      0.66%     89.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     88669040     10.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    825673284                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     27486482                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1119345474                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           288721135                       # Number of loads committed
system.switch_cpus_1.commit.membars              1192                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    801383252     66.09%     66.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      4358114      0.36%     66.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       245826      0.02%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          912      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          456      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          456      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        10465      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    288721135     23.81%     90.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    117850096      9.72%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1212570712                       # Class of committed instruction
system.switch_cpus_1.commit.refs            406571231                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           96009                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1207281232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.871935                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.871935                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    325199039                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       814521                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    149113794                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1439545511                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      278659902                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       193674091                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      5723632                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts      2231098                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     48249108                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         334509144                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       161258110                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           518263534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3108125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1251574573                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3374                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        17192                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      13050938                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.383640                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    326695960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    195357877                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.435398                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    851505774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.755759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.727866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      537127595     63.08%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       30470652      3.58%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28533697      3.35%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       77302620      9.08%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       17877681      2.10%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       29037553      3.41%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       35104914      4.12%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       20143802      2.37%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       75907260      8.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    851505774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              20429514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      7557325                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      293661091                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             5856025                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.577620                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          487360271                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        124132017                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      96802350                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    334254854                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1163714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    128624784                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1389346772                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    363228254                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     10694994                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1375582608                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      7158239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      8039203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      5723632                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     16330788                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1135153                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12518649                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        26557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        66702                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     37565911                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     45533719                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     10774688                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        66702                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      2929095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4628230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1363988783                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1326191530                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.551867                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       752740956                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.520975                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1329024404                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1654588552                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     977200331                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.146874                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.146874                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         2875      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    888519395     64.09%     64.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      4418088      0.32%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       256212      0.02%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2626      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult         1328      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         3869      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        18727      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    367342882     26.50%     90.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    125711600      9.07%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1386277602                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          16047656                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011576                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6634550     41.34%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           14      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     41.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6395597     39.85%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3017495     18.80%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1402198629                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3641072940                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1326082282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1559624300                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1383488699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1386277602                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         2048                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    176209515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1201342                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          750                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     85006960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    851505774                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.628031                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.044942                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    390403883     45.85%     45.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    117553974     13.81%     59.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    113793081     13.36%     73.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     79075110      9.29%     82.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     52165855      6.13%     88.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     36388605      4.27%     92.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     34188342      4.02%     96.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     15319753      1.80%     98.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12617171      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    851505774                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.589886                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses       123754                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads       237036                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses       109248                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes       139401                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     16376793                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18172590                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    334254854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    128624784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     994770118                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         6136                       # number of misc regfile writes
system.switch_cpus_1.numCycles              871935288                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     142036951                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1182546628                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     68843654                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      297325447                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     92639683                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       149815                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2071846116                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1420990072                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1399447836                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       220076381                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      8621454                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      5723632                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    174328437                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      216901203                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1709011876                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     12014924                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       534441                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       239992044                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         2384                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups        98569                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2126546910                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2805055125                       # The number of ROB writes
system.switch_cpus_1.timesIdled               5212798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          89933                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes         20965                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        15057                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31931764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     63863767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             68                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             105927                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165014                       # Transaction distribution
system.membus.trans_dist::CleanEvict            84497                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143265                       # Transaction distribution
system.membus.trans_dist::ReadExResp           143265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105927                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           308                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       748203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 748203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26509184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26509184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            249500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  249500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              249500                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1220153500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1330777750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1174088114000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30674126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     22316066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8523553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1341723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             121                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1249238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1249238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8523673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22150453                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8519                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25570573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     70224872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              95795445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1091001600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2915247552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4006249152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          249905                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10581760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32181583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32166458     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15125      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32181583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62606488500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       35106221261                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12799031901                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      8522642                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     23151204                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31673846                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      8522642                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     23151204                       # number of overall hits
system.l2.overall_hits::total                31673846                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          705                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       248487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 249192                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          705                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       248487                       # number of overall misses
system.l2.overall_misses::total                249192                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     62033500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  24281697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24343731000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     62033500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  24281697500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24343731000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      8523347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     23399691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31923038                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      8523347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     23399691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31923038                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.010619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007806                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.010619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007806                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87990.780142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 97718.180428                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97690.660214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87990.780142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 97718.180428                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97690.660214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165014                       # number of writebacks
system.l2.writebacks::total                    165014                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       248487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            249192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       248487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           249192                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     54983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  21796827500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21851811000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     54983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  21796827500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21851811000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.010619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.010619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77990.780142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87718.180428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87690.660214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77990.780142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87718.180428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87690.660214                       # average overall mshr miss latency
system.l2.replacements                         249579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     22151052                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         22151052                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     22151052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     22151052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8523357                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8523357                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8523357                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8523357                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus_1.data          121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  121                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              121                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      1105973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1105973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       143265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143265                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14539207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14539207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1249238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1249238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.114682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.114682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 101484.713643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101484.713643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       143265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13106557500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13106557500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.114682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.114682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 91484.713643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91484.713643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      8522642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8522642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     62033500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62033500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      8523347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8523347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87990.780142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87990.780142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     54983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77990.780142                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77990.780142                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     22045231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22045231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       105222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          105222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   9742490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9742490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     22150453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22150453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.004750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92589.857634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92589.857634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       105222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       105222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   8690270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8690270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.004750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82589.857634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82589.857634                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         8211                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              8211                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data          308                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             308                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         8519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.036154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.036154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data          308                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          308                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data      5891500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5891500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.036154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.036154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19128.246753                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19128.246753                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65535.783353                       # Cycle average of tags in use
system.l2.tags.total_refs                   126567713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    323326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    391.455413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     221.425188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1185.966727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29024.244347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.859729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2380.318099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   221.959784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 32501.009479                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.442875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.036321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.495926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58833                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1022066878                       # Number of tag accesses
system.l2.tags.data_accesses               1022066878                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        45120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     15903168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15948288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        45120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10560896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10560896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       248487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              249192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       165014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             165014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       103495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     36478124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36581618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       103495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           103495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24224209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24224209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24224209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       103495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     36478124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60805828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    165014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    248085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002861020750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9811                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              742952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155592                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      249192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    249192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10187                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6905569750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1243950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11570382250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27756.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46506.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72091                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                249192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.929790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.118324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.592867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       139122     67.73%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42364     20.63%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11640      5.67%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4289      2.09%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2277      1.11%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1222      0.59%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          876      0.43%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          580      0.28%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3027      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.355214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.056856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.910471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            244      2.49%      2.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4896     49.90%     52.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2894     29.50%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1138     11.60%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           397      4.05%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           139      1.42%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            36      0.37%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            23      0.23%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      0.16%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.817450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.780815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.131788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6214     63.34%     63.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      0.87%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2784     28.38%     92.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              576      5.87%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              124      1.26%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.25%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15922560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10559744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15948288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10560896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        36.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  436003577000                       # Total gap between requests
system.mem_ctrls.avgGap                    1052624.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        45120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     15877440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10559744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 103494.658748354253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 36419109.809341080487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24221566.971409160644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       248487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       165014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     25879000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  11544503250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10305114931250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36707.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46459.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62449943.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            731443020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            388763595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           878955420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          431078040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34414308240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52517558190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123185066400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212547172905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        487.533181                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 319684977750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14557660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 101721889750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            735120120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            390718020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           897405180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          430201080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34414308240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      49975257870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     125325950880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       212168961390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.665653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 325286704250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14557660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  96120163250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    990738693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     74450470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    152322515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1217511678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    990738693                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     74450470                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    152322515                       # number of overall hits
system.cpu.icache.overall_hits::total      1217511678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9264349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       549695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      8935589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       18749633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9264349                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       549695                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      8935589                       # number of overall misses
system.cpu.icache.overall_misses::total      18749633                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   7160490000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 115081193993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 122241683993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   7160490000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 115081193993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 122241683993                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    161258104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1236261311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    161258104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1236261311                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.055412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015166                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.055412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015166                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13026.296401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12878.971268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6519.684092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13026.296401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12878.971268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6519.684092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20716                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2178                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.511478                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     18337085                       # number of writebacks
system.cpu.icache.writebacks::total          18337085                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       411916                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       411916                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       411916                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       411916                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       549695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      8523673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      9073368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       549695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      8523673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      9073368                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   6610795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 103896459993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 110507254993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   6610795000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 103896459993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 110507254993                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.052857                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.052857                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12026.296401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12189.165398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12179.298249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12026.296401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12189.165398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12179.298249                       # average overall mshr miss latency
system.cpu.icache.replacements               18337085                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    990738693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     74450470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    152322515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1217511678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9264349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       549695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      8935589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      18749633                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   7160490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 115081193993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 122241683993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    161258104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1236261311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.055412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13026.296401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12878.971268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6519.684092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       411916                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       411916                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       549695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      8523673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      9073368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   6610795000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 103896459993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 110507254993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.052857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12026.296401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12189.165398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12179.298249                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1235849395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          18337717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.393853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   273.836607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    52.447071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   185.710786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.534837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.102436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.362716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4963382961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4963382961                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391908897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28597620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    361058719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        781565236                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    392145297                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28611100                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    361255349                       # number of overall hits
system.cpu.dcache.overall_hits::total       782011746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     20703485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1688005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     65806540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       88198030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20703607                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1688010                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     65809145                       # number of overall misses
system.cpu.dcache.overall_misses::total      88200762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23019698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 919050567774                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 942070265774                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23019698000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 919050567774                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 942070265774                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    412612382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30285625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    426865259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869763266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    412848904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30299110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    427064494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    870212508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.055736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.154162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.055712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.154097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101355                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13637.221454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 13965.945752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10681.307346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13637.181059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 13965.392922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10680.976495                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26805322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       211184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1669828                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           20567                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.052744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.268099                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     43658142                       # number of writebacks
system.cpu.dcache.writebacks::total          43658142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     42398241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     42398242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     42398241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     42398242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1688004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     23408299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     25096303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1688009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     23408309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25096318                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21331617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 309936777462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 331268394962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21331751000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 309937205462                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 331268956462                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.054838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028854                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.054812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028839                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12637.184213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 13240.465591                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13199.888245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12637.225868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 13240.478219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13199.902729                       # average overall mshr miss latency
system.cpu.dcache.replacements               45799320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    267181447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20022348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    248108460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       535312255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19243676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1600265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     60852809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      81696750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  21127981000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 784846334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 805974315500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286425123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21622613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    308961269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    617009005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.074009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.196959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.132408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13202.801411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 12897.454487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9865.439145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     38702262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     38702263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1600264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     22150547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     23750811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19527640500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 281560356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 301087997000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.071694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12202.761857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12711.214603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12676.956463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    124727448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8575272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112950259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246252979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1459558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        87740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4953731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6501029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1891717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 134204233274                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 136095950274                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    126187006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8663012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    117903990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    252754008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.042015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21560.485525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 27091.546407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20934.524407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      3695979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3695979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        87740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1257752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1345492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1803977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  28376420962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30180397962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20560.485525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 22561.221101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22430.752440                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       236400                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       196630                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        446510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         2605                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       236522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        13485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       199235                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       449242                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000371                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.013075                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006081                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       133500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       428000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       561500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000371                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000050                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        26700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data        42800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37433.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4104                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data          356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data         1831                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           66                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      1348500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1348500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data          356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.034792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011315                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 20431.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18729.166667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           44                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       264000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       264000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.011597                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003457                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data          356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data         1192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5658                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data         1192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5658                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           827823739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          45799832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.074820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   263.829906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    58.063292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   190.101357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.515293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.113405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.371292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3526697948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3526697948                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174088114000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 604892789000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 569195325000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
