;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-1, 0
	SUB 10, 200
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	SLT #121, 106
	SUB 161, 723
	SPL 201, 120
	CMP 201, 120
	CMP 201, 120
	SPL 201, 120
	SUB 201, 120
	MOV -1, <-92
	MOV -1, <-20
	ADD 270, 60
	SUB @127, 106
	SUB @121, 106
	SUB @-127, 100
	ADD #-30, 9
	SUB @121, 103
	MOV -7, <-20
	ADD #121, 106
	CMP #121, 106
	SUB #121, 106
	SUB #121, 106
	JMZ -1, @-92
	SUB -1, <-92
	JMZ -1, @-92
	SUB #121, 106
	SPL 201, 120
	JMP @72, #200
	DJN -1, @-92
	DJN -1, @-92
	DJN -1, @-92
	SUB 10, 200
	ADD #121, 106
	DJN -1, @-20
	SPL 0, <753
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <753
	DJN -1, @-20
	SUB 10, 200
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 200
	SUB @127, @106
	MOV -1, <-92
