  <architecture>

  <!-- jluu and ken: ODIN II specific config -->
  <models>
    <model name="multiply">
      <input_ports>
      <port name="a"/>
      <port name="b"/>
      </input_ports>
      <output_ports>
      <port name="out"/>
      </output_ports>
    </model>

    <model name="single_port_ram">
      <input_ports>
      <port name="we"/>     <!-- control -->
      <port name="addr"/>  <!-- address lines -->
      <port name="data"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="dual_port_ram">
      <input_ports>
      <port name="we1"/>     <!-- write enable -->
      <port name="we2"/>     <!-- write enable -->
      <port name="addr1"/>  <!-- address lines -->
      <port name="addr2"/>  <!-- address lines -->
      <port name="data1"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="data2"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out1"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      <port name="out2"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>
  </models>
  <!-- jluu and ken: ODIN II specific config ends -->

  <!-- jluu and ken: Physical descriptions begin -->
<!-- <layout width="20" height="20"/> -->
<layout auto="1.0"/>
    <device>
      <sizing R_minW_nmos="5726.870117" R_minW_pmos="15491.700195" ipin_mux_trans_size="1.000000"/>
      <timing C_ipin_cblock="1.191000e-14" T_ipin_cblock="1.482000e-10"/>
      <area grid_logic_tile_area="30000.000000"/>
      <chan_width_distr>
        <io width="1.000000"/>
        <x distr="uniform" peak="1.000000"/>
        <y distr="uniform" peak="1.000000"/>
      </chan_width_distr>
      <switch_block type="wilton" fs="3"/>
    </device>
    <switchlist>
      <switch type="mux" name="0" R="94.841003" Cin="1.537000e-14" Cout="2.194000e-13" Tdel="6.562000e-11" mux_trans_size="10.000000" buf_size="1"/>
    </switchlist>
    <segmentlist>
      <segment freq="1.000000" length="4" type="unidir" Rmetal="11.064550" Cmetal="4.727860e-14">
        <mux name="0"/>
        <sb type="pattern">1 1 1 1 1</sb>
        <cb type="pattern">1 1 1 1</cb>
      </segment>
    </segmentlist>
    <complexblocklist>
      <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
      <pb_type name="io" capacity="7">
        <input name="outpad" num_pins="1" equivalent="false"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>

        <!-- IOs can operate as either inputs or outputs -->
        <mode name="inpad">
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="inpad" input="inpad.inpad" output="io.inpad"/>
          </interconnect>
      
        </mode>
        <mode name="outpad">
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="outpad" input="io.outpad" output="outpad.outpad"/>
          </interconnect>
        </mode>

        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>

        <!-- IOs go on the periphery of the FPGA, for consistency, 
          make it physically equivalent on all sides so that only one definition of I/Os is needed.
          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
        -->
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>

        <gridlocations>
          <loc type="perimeter" priority="10"/>
        </gridlocations>

      </pb_type>

      <!-- Describe general-purpose complex block -->
      <pb_type name="clb">
        <input name="I" num_pins="22" equivalent="true"/>
        <output name="O" num_pins="10" equivalent="true"/>
        <clock name="clk" num_pins="1" equivalent="false"/>

        <!-- Describe basic logic element -->
        <pb_type name="ble" num_pb="10">
          <input name="in" num_pins="4"/>
          <output name="out" num_pins="1"/>
          <clock name="clk" num_pins="1"/>

          <pb_type name="lut_4" blif_model=".names" num_pb="1" class="lut" area="65">
            <input name="in" num_pins="4" port_class="lut_in"/>
            <output name="out" num_pins="1" port_class="lut_out"/>

            <!-- LUT timing using delay matrix -->
            <delay_matrix type="max" in_port="in" out_port="out">
              1.25e-11
              1.35e-11
              1.45e-11
              1.55e-11
            </delay_matrix>
            <delay_matrix type="min" in_port="in" out_port="out">
              1.25e-12
              1.35e-12
              1.45e-12
              1.55e-12
            </delay_matrix>
            <C_matrix in_port="in" out_port="out">
              3.25e-12
              8.35e-13
              1.45e-12
              5.5e-14
            </C_matrix>
          </pb_type>
          <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop" area="13">
            <input name="D" num_pins="1" port_class="D"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <clock name="clk" num_pins="1" port_class="clock"/>
            <T_setup value="1.23e-12" port="D" clock="clk"/>
            <T_clock_to_Q max="2.24e-12" min="1.24e-12" port="Q" clock="clk"/>
            <T_hold value="1.04e-12" port="D" clock="clk"/>
            <C_constant in_port="D" C="2e-13"/>
            <C_constant out_port="Q" C="2e-13"/>
            <C_constant in_port="clk" C="2e-13"/>
          </pb_type>

          <!-- jedit hack must put all same element names in order (ie. direct direct mux, not direct mux direct, otherwise the parser miscounts children -->
          <interconnect>
            <direct name="lut2ff" input="lut_4.out" output="ff.D">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="lut_4.out" out_port="ff.D"/>
              <C_constant C="1.89e-13" in_port="lut_4.out" out_port="ff.D"/>
            </direct>
            <direct name="ble2lut" input="ble.in" output="lut_4.in">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="ble.in" out_port="lut_4.in"/>
              <C_constant C="1.89e-13" in_port="ble.in" out_port="lut_4.in"/>
            </direct>
            <direct name="ffclk" input="ble.clk" output="ff.clk">
              <delay_constant max="8.38e-14" min="4.59e-14" in_port="ble.clk" out_port="ff.clk"/>
              <C_constant C="4.59e-14" in_port="ble.clk" out_port="ff.clk"/>
            </direct>
            <mux name="bleout" input="ff.Q lut_4.out" output="ble.out" area="4">
              <delay_constant max="5.38e-13" min="4.59e-13" in_port="ff.Q lut_4.out" out_port="ble.out"/>
              <C_constant C="4.59e-13" in_port="ff.Q lut_4.out" out_port="ble.out"/>
            </mux>
          </interconnect>
        </pb_type>

        <interconnect>
          <complete name="crossbar" input="clb.I ble[9:0].out" output="ble[9:0].in" area="375">
            <delay_matrix type="max" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" >
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
            2.80e-12	3.08e-12	3.39e-12	3.73e-12	4.10e-12	4.51e-12	4.96e-12	5.46e-12	6.00e-12	6.60e-12
            2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
            2.00e-13	2.20e-13	2.42e-13	2.66e-13	2.93e-13	3.22e-13	3.54e-13	3.90e-13	4.29e-13	4.72e-13
            3.00e-13	3.30e-13	3.63e-13	3.99e-13	4.39e-13	4.83e-13	5.31e-13	5.85e-13	6.43e-13	7.07e-13
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            2.30e-12	2.53e-12	2.78e-12	3.06e-12	3.37e-12	3.70e-12	4.07e-12	4.48e-12	4.93e-12	5.42e-12
            1.80e-12	1.98e-12	2.18e-12	2.40e-12	2.64e-12	2.90e-12	3.19e-12	3.51e-12	3.86e-12	4.24e-12
            1.30e-12	1.43e-12	1.57e-12	1.73e-12	1.90e-12	2.09e-12	2.30e-12	2.53e-12	2.79e-12	3.07e-12
            8.00e-13	8.80e-13	9.68e-13	1.06e-12	1.17e-12	1.29e-12	1.42e-12	1.56e-12	1.71e-12	1.89e-12
            </delay_matrix>
            <delay_constant min="1.32e-14" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" />
            <C_constant C="3.e-14" in_port="clb.I ble[9:0].out" out_port="ble[9:0].in" />
          </complete>
          <complete name="clks" input="clb.clk" output="ble[9:0].clk">
            <delay_constant max="6.3e-14" min="4.59e-14" in_port="clb.clk" out_port="ble[9:0].clk"/>
            <C_constant C="4.59e-14" in_port="clb.clk" out_port="ble[9:0].clk"/>
          </complete>
          <direct name="clbouts" input="ble[9:0].out" output="clb.O">
            <delay_constant max="6.3e-13" min="4.59e-13" in_port="ble[9:0].out" out_port ="clb.O"/>
            <C_constant C="4.59e-13" in_port="ble[9:0].out" out_port="clb.O"/>
          </direct>
        </interconnect>

        <!-- jluu New proposal method (END) -->

        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>
        <pinlocations pattern="spread">
        </pinlocations>
        <gridlocations>
          <loc type="fill" priority="1"/>
        </gridlocations>
      </pb_type>

    <pb_type name="memory" height="1">
      <input name="addr1" num_pins="9"/>
      <input name="addr2" num_pins="9"/>
      <input name="data" num_pins="2"/>
      <input name="we1" num_pins="1"/>
      <input name="we2" num_pins="1"/>
      <output name="out" num_pins="2"/>
      <clock name="clk" num_pins="1"/>

      <mode name="mem_256x2_sp">
        <pb_type name="mem_256x2_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1" area="1000">
          <input name="addr" num_pins="8" port_class="address"/>
          <input name="data" num_pins="2" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="2" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[7:0]" output="mem_256x2_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[1:0]" output="mem_256x2_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_256x2_sp.we">
          </direct>
          <direct name="dataout1" input="mem_256x2_sp.out" output="memory.out[1:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_256x2_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_512x1_dp">
        <pb_type name="mem_512x1_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1" area="1000">
          <input name="addr1" num_pins="9" port_class="address1"/>
          <input name="addr2" num_pins="9" port_class="address2"/>
          <input name="data1" num_pins="1" port_class="data_in1"/>
          <input name="data2" num_pins="1" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="1" port_class="data_out1"/>
          <output name="out2" num_pins="1" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[8:0]" output="mem_512x1_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[8:0]" output="mem_512x1_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_512x1_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[1:1]" output="mem_512x1_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_512x1_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_512x1_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_512x1_dp.out1" output="memory.out[0:0]">
          </direct>
          <direct name="dataout2" input="mem_512x1_dp.out2" output="memory.out[1:1]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_512x1_dp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_512x1_sp">
        <pb_type name="mem_512x1_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1" area="1000">
          <input name="addr" num_pins="9" port_class="address"/>
          <input name="data" num_pins="1" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="1" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[8:0]" output="mem_512x1_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_512x1_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_512x1_sp.we">
          </direct>
          <direct name="dataout1" input="mem_512x1_sp.out" output="memory.out[0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_512x1_sp.clk">
          </direct>
        </interconnect>
      </mode>

      <fc_in type="frac">0.15</fc_in>
      <fc_out type="frac">0.125</fc_out>

      <pinlocations pattern="spread">
      </pinlocations>
      <gridlocations>
        <loc type="col" start="2" repeat="5" priority="2"/>
      </gridlocations>
    </pb_type>

    <!-- This is the 36*36 uniform mult -->
    <pb_type name="mult_36" height="3">
        <input name="a" num_pins="36"/>
        <input name="b" num_pins="36"/>
        <output name="out" num_pins="72"/>

        <mode name="two_divisible_mult_18x18">
          <pb_type name="divisible_mult_18x18" num_pb="2">
            <input name="a" num_pins="18"/>
            <input name="b" num_pins="18"/>
            <output name="out" num_pins="36"/>

            <mode name="two_mult_9x9">
              <pb_type name="mult_9x9_slice" num_pb="2">
                <input name="A_cfg" num_pins="9"/>
                <input name="B_cfg" num_pins="9"/>
                <output name="OUT_cfg" num_pins="18"/>

                <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1" area="300">
                  <input name="a" num_pins="9"/>
                  <input name="b" num_pins="9"/>
                  <output name="out" num_pins="18"/>
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
                </pb_type>

                <interconnect>
                  <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice.A_cfg" out_port="mult_9x9.a"/>
                    <C_constant C="1.89e-13" in_port="mult_9x9_slice.A_cfg" out_port="mult_9x9.a"/>
                  </direct>
                  <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice.B_cfg" out_port="mult_9x9.b"/>
                    <C_constant C="1.89e-13" in_port="mult_9x9_slice.B_cfg" out_port="mult_9x9.b"/>
                  </direct>
                  <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9.out" out_port="mult_9x9_slice.OUT_cfg"/>
                    <C_constant C="1.89e-13" in_port="mult_9x9.out" out_port="mult_9x9_slice.OUT_cfg"/>
                  </direct>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_9x9_slice[1:0].A_cfg"/>
                  <C_constant C="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_9x9_slice[1:0].A_cfg"/>
                </direct>
                <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_9x9_slice[1:0].B_cfg"/>
                  <C_constant C="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_9x9_slice[1:0].B_cfg"/>
                </direct>
                <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_9x9_slice[1:0].OUT_cfg" out_port ="divisible_mult_18x18.out"/>
                  <C_constant C="1.89e-13" in_port="mult_9x9_slice[1:0].OUT_cfg" out_port="divisible_mult_18x18.out"/>
                </direct>
              </interconnect>
            </mode>

            <mode name="mult_18x18">
              <pb_type name="mult_18x18_slice" num_pb="1">
                <input name="A_cfg" num_pins="18"/>
                <input name="B_cfg" num_pins="18"/>
                <output name="OUT_cfg" num_pins="36"/>

                <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1"  area="1000">
                  <input name="a" num_pins="18"/>
                  <input name="b" num_pins="18"/>
                  <output name="out" num_pins="36"/>
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
                </pb_type>

                <interconnect>
                  <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.A_cfg" out_port="mult_18x18.a"/>
                    <C_constant C="1.89e-13" in_port="mult_18x18_slice.A_cfg" out_port="mult_18x18.a"/>
                  </direct>
                  <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.B_cfg" out_port="mult_18x18.b"/>
                    <C_constant C="1.89e-13" in_port="mult_18x18_slice.B_cfg" out_port="mult_18x18.b"/>
                  </direct>
                  <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                    <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18.out" out_port="mult_18x18_slice.OUT_cfg"/>
                    <C_constant C="1.89e-13" in_port="mult_18x18.out" out_port="mult_18x18_slice.OUT_cfg"/>
                  </direct>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_18x18_slice.A_cfg"/>
                  <C_constant C="1.89e-13" in_port="divisible_mult_18x18.a" out_port="mult_18x18_slice.A_cfg"/>
                </direct>
                <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_18x18_slice.B_cfg"/>
                  <C_constant C="1.89e-13" in_port="divisible_mult_18x18.b" out_port="mult_18x18_slice.B_cfg"/>
                </direct>
                <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
                  <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_18x18_slice.OUT_cfg" out_port="divisible_mult_18x18.out"/>
                  <C_constant C="1.89e-13" in_port="mult_18x18_slice.OUT_cfg" out_port="divisible_mult_18x18.out"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
              <C_constant C="1.89e-13" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
            </direct>
            <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].a">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].a"/>
              <C_constant C="1.89e-13" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].a"/>
            </direct>
            <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="divisible_mult_18x18[1:0].out" out_port ="mult_36.out"/>
              <C_constant C="1.89e-13" in_port="divisible_mult_18x18[1:0].out" out_port="mult_36.out"/>
            </direct>
          </interconnect>
        </mode>

        <mode name="mult_36x36">
          <pb_type name="mult_36x36_slice" num_pb="1">
            <input name="A_cfg" num_pins="36"/>
            <input name="B_cfg" num_pins="36"/>
            <output name="OUT_cfg" num_pins="72"/>

            <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1" area="4000">
              <input name="a" num_pins="36"/>
              <input name="b" num_pins="36"/>
              <output name="out" num_pins="72"/>
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="{a b}" out_port="out"/>
            </pb_type>

            <interconnect>
              <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.A_cfg" out_port="mult_36x36.a"/>
                <C_constant C="1.89e-13" in_port="mult_36x36_slice.A_cfg" out_port="mult_36x36.a"/>
              </direct>
              <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.B_cfg" out_port="mult_36x36.b"/>
                <C_constant C="1.89e-13" in_port="mult_36x36_slice.B_cfg" out_port="mult_36x36.b"/>
              </direct>
              <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
                <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36.out" out_port="mult_36x36_slice.OUT_cfg"/>
                <C_constant C="1.89e-13" in_port="mult_36x36.out" out_port="mult_36x36_slice.OUT_cfg"/>
              </direct>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
              <C_constant C="1.89e-13" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
            </direct>
            <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
              <C_constant C="1.89e-13" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
            </direct>
            <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
              <delay_constant max="2.03e-13" min="1.89e-13" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
              <C_constant C="1.89e-13" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
            </direct>
          </interconnect>
        </mode>

        <fc_in type="frac">0.15</fc_in>
        <fc_out type="frac">0.125</fc_out>

        <pinlocations pattern="spread">
        </pinlocations>

        <gridlocations>
          <loc type="col" start="4" repeat="5" priority="2"/>
        </gridlocations>
      </pb_type>
    </complexblocklist>
  </architecture>
