// Seed: 340762002
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wand id_9
);
endmodule
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply0 module_1,
    input wire id_9
);
  initial begin : LABEL_0
    disable id_11;
  end
  xor primCall (id_4, id_7, id_5, id_1, id_9);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_9,
      id_3,
      id_5,
      id_6,
      id_1,
      id_0,
      id_2
  );
  logic [-1 : -1] id_12;
  logic [-1 'b0 : -1] id_13 = 1'b0 || -1;
endmodule
