multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/core_t2.c&n; *&n; * Code common to all T2 core logic chips.&n; *&n; * Written by Jay A Estabrook (jestabro@amt.tay1.dec.com).&n; * December 1996.&n; *&n; * based on CIA code by David A Rusling (david.rusling@reo.mts.dec.com)&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
DECL|macro|__EXTERN_INLINE
mdefine_line|#define __EXTERN_INLINE
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/core_t2.h&gt;
DECL|macro|__EXTERN_INLINE
macro_line|#undef __EXTERN_INLINE
macro_line|#include &quot;proto.h&quot;
multiline_comment|/*&n; * NOTE: Herein lie back-to-back mb instructions.  They are magic. &n; * One plausible explanation is that the i/o controller does not properly&n; * handle the system transaction.  Another involves timing.  Ho hum.&n; */
multiline_comment|/*&n; * Machine check reasons.  Defined according to PALcode sources&n; * (osf.h and platform.h).&n; */
DECL|macro|MCHK_K_TPERR
mdefine_line|#define MCHK_K_TPERR&t;&t;0x0080
DECL|macro|MCHK_K_TCPERR
mdefine_line|#define MCHK_K_TCPERR&t;&t;0x0082
DECL|macro|MCHK_K_HERR
mdefine_line|#define MCHK_K_HERR&t;&t;0x0084
DECL|macro|MCHK_K_ECC_C
mdefine_line|#define MCHK_K_ECC_C&t;&t;0x0086
DECL|macro|MCHK_K_ECC_NC
mdefine_line|#define MCHK_K_ECC_NC&t;&t;0x0088
DECL|macro|MCHK_K_OS_BUGCHECK
mdefine_line|#define MCHK_K_OS_BUGCHECK&t;0x008A
DECL|macro|MCHK_K_PAL_BUGCHECK
mdefine_line|#define MCHK_K_PAL_BUGCHECK&t;0x0090
multiline_comment|/*&n; * BIOS32-style PCI interface:&n; */
macro_line|#ifdef DEBUG_CONF
DECL|macro|DBG
macro_line|# define DBG(args)&t;printk args
macro_line|#else
DECL|macro|DBG
macro_line|# define DBG(args)
macro_line|#endif
macro_line|#ifdef DEBUG_MCHECK
DECL|macro|DBGMC
macro_line|# define DBGMC(args)&t;printk args
macro_line|#else
DECL|macro|DBGMC
macro_line|# define DBGMC(args)
macro_line|#endif
DECL|variable|T2_mcheck_expected
r_static
r_volatile
r_int
r_int
id|T2_mcheck_expected
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|T2_mcheck_taken
r_static
r_volatile
r_int
r_int
id|T2_mcheck_taken
(braket
id|NR_CPUS
)braket
suffix:semicolon
multiline_comment|/*&n; * Given a bus, device, and function number, compute resulting&n; * configuration space address and setup the T2_HAXR2 register&n; * accordingly.  It is therefore not safe to have concurrent&n; * invocations to configuration space access routines, but there&n; * really shouldn&squot;t be any need for this.&n; *&n; * Type 0:&n; *&n; *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 &n; *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; * | | |D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|0|&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; *&n; *&t;31:11&t;Device select bit.&n; * &t;10:8&t;Function number&n; * &t; 7:2&t;Register number&n; *&n; * Type 1:&n; *&n; *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 &n; *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; * | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1|&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; *&n; *&t;31:24&t;reserved&n; *&t;23:16&t;bus number (8 bits = 128 possible buses)&n; *&t;15:11&t;Device number (5 bits)&n; *&t;10:8&t;function number&n; *&t; 7:2&t;register number&n; *  &n; * Notes:&n; *&t;The function number selects which function of a multi-function device &n; *&t;(e.g., SCSI and Ethernet).&n; * &n; *&t;The register selects a DWORD (32 bit) register offset.  Hence it&n; *&t;doesn&squot;t get shifted by 2 bits as we want to &quot;drop&quot; the bottom two&n; *&t;bits.&n; */
r_static
r_int
DECL|function|mk_conf_addr
id|mk_conf_addr
c_func
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
r_int
r_int
op_star
id|pci_addr
comma
r_int
r_char
op_star
id|type1
)paren
(brace
r_int
r_int
id|addr
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr(bus=%d, dfn=0x%x, where=0x%x,&quot;
l_string|&quot; addr=0x%lx, type1=0x%x)&bslash;n&quot;
comma
id|bus
comma
id|device_fn
comma
id|where
comma
id|pci_addr
comma
id|type1
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bus
op_eq
l_int|0
)paren
(brace
r_int
id|device
op_assign
id|device_fn
op_rshift
l_int|3
suffix:semicolon
multiline_comment|/* Type 0 configuration cycle.  */
r_if
c_cond
(paren
id|device
OG
l_int|8
)paren
(brace
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr: device (%d)&gt;20, returning -1&bslash;n&quot;
comma
id|device
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
op_star
id|type1
op_assign
l_int|0
suffix:semicolon
id|addr
op_assign
(paren
l_int|0x0800L
op_lshift
id|device
)paren
op_or
(paren
(paren
id|device_fn
op_amp
l_int|7
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|where
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Type 1 configuration cycle.  */
op_star
id|type1
op_assign
l_int|1
suffix:semicolon
id|addr
op_assign
(paren
id|bus
op_lshift
l_int|16
)paren
op_or
(paren
id|device_fn
op_lshift
l_int|8
)paren
op_or
(paren
id|where
)paren
suffix:semicolon
)brace
op_star
id|pci_addr
op_assign
id|addr
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr: returning pci_addr 0x%lx&bslash;n&quot;
comma
id|addr
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
r_int
DECL|function|conf_read
id|conf_read
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_char
id|type1
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|value
comma
id|cpu
suffix:semicolon
r_int
r_int
id|t2_cfg
op_assign
l_int|0
suffix:semicolon
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* avoid getting hit by machine check */
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read(addr=0x%lx, type1=%d)&bslash;n&quot;
comma
id|addr
comma
id|type1
)paren
)paren
suffix:semicolon
macro_line|#if 0
(brace
r_int
r_int
id|stat0
suffix:semicolon
multiline_comment|/* Reset status register to avoid losing errors.  */
id|stat0
op_assign
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read: T2 IOCSR was 0x%x&bslash;n&quot;
comma
id|stat0
)paren
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* If Type1 access, must set T2 CFG.  */
r_if
c_cond
(paren
id|type1
)paren
(brace
id|t2_cfg
op_assign
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_amp
op_complement
l_int|0xc0000000UL
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_assign
l_int|0x40000000UL
op_or
id|t2_cfg
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read: TYPE1 access&bslash;n&quot;
)paren
)paren
suffix:semicolon
)brace
id|mb
c_func
(paren
)paren
suffix:semicolon
id|draina
c_func
(paren
)paren
suffix:semicolon
id|T2_mcheck_expected
(braket
id|cpu
)braket
op_assign
l_int|1
suffix:semicolon
id|T2_mcheck_taken
(braket
id|cpu
)braket
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Access configuration space. */
id|value
op_assign
op_star
(paren
id|vuip
)paren
id|addr
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* magic */
r_if
c_cond
(paren
id|T2_mcheck_taken
(braket
id|cpu
)braket
)paren
(brace
id|T2_mcheck_taken
(braket
id|cpu
)braket
op_assign
l_int|0
suffix:semicolon
id|value
op_assign
l_int|0xffffffffU
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|T2_mcheck_expected
(braket
id|cpu
)braket
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* If Type1 access, must reset T2 CFG so normal IO space ops work.  */
r_if
c_cond
(paren
id|type1
)paren
(brace
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_assign
id|t2_cfg
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read(): finished&bslash;n&quot;
)paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
id|value
suffix:semicolon
)brace
r_static
r_void
DECL|function|conf_write
id|conf_write
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|value
comma
r_int
r_char
id|type1
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|cpu
suffix:semicolon
r_int
r_int
id|t2_cfg
op_assign
l_int|0
suffix:semicolon
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* avoid getting hit by machine check */
macro_line|#if 0
(brace
r_int
r_int
id|stat0
suffix:semicolon
multiline_comment|/* Reset status register to avoid losing errors.  */
id|stat0
op_assign
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_write: T2 ERR was 0x%x&bslash;n&quot;
comma
id|stat0
)paren
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* If Type1 access, must set T2 CFG.  */
r_if
c_cond
(paren
id|type1
)paren
(brace
id|t2_cfg
op_assign
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_amp
op_complement
l_int|0xc0000000UL
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_assign
id|t2_cfg
op_or
l_int|0x40000000UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_write: TYPE1 access&bslash;n&quot;
)paren
)paren
suffix:semicolon
)brace
id|mb
c_func
(paren
)paren
suffix:semicolon
id|draina
c_func
(paren
)paren
suffix:semicolon
id|T2_mcheck_expected
(braket
id|cpu
)braket
op_assign
l_int|1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Access configuration space.  */
op_star
(paren
id|vuip
)paren
id|addr
op_assign
id|value
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* magic */
id|T2_mcheck_expected
(braket
id|cpu
)braket
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* If Type1 access, must reset T2 CFG so normal IO space ops work.  */
r_if
c_cond
(paren
id|type1
)paren
(brace
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_assign
id|t2_cfg
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_write(): finished&bslash;n&quot;
)paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_read_config_byte
id|t2_hose_read_config_byte
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u8
op_star
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x00
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_read_config_word
id|t2_hose_read_config_word
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u16
op_star
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x08
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_read_config_dword
id|t2_hose_read_config_dword
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u32
op_star
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x18
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_write_config_byte
id|t2_hose_write_config_byte
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u8
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x00
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_write_config_word
id|t2_hose_write_config_word
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u16
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x08
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_int
DECL|function|t2_hose_write_config_dword
id|t2_hose_write_config_dword
(paren
id|u8
id|bus
comma
id|u8
id|device_fn
comma
id|u8
id|where
comma
id|u32
id|value
comma
r_struct
id|linux_hose_info
op_star
id|hose
)paren
(brace
r_int
r_int
id|addr
op_assign
id|T2_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x18
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_void
id|__init
DECL|function|t2_init_arch
id|t2_init_arch
c_func
(paren
r_int
r_int
op_star
id|mem_start
comma
r_int
r_int
op_star
id|mem_end
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|T2_mcheck_expected
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
id|T2_mcheck_taken
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
)brace
macro_line|#if 0
(brace
multiline_comment|/* Set up error reporting.  */
r_int
r_int
id|t2_err
suffix:semicolon
id|t2_err
op_assign
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
suffix:semicolon
id|t2_err
op_or_assign
(paren
l_int|0x1
op_lshift
l_int|7
)paren
suffix:semicolon
multiline_comment|/* master abort */
op_star
(paren
id|vulp
)paren
id|T2_IOCSR
op_assign
id|t2_err
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;t2_init: HBASE was 0x%lx&bslash;n&quot;
comma
op_star
(paren
id|vulp
)paren
id|T2_HBASE
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;t2_init: WBASE1=0x%lx WMASK1=0x%lx TBASE1=0x%lx&bslash;n&quot;
comma
op_star
(paren
id|vulp
)paren
id|T2_WBASE1
comma
op_star
(paren
id|vulp
)paren
id|T2_WMASK1
comma
op_star
(paren
id|vulp
)paren
id|T2_TBASE1
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;t2_init: WBASE2=0x%lx WMASK2=0x%lx TBASE2=0x%lx&bslash;n&quot;
comma
op_star
(paren
id|vulp
)paren
id|T2_WBASE2
comma
op_star
(paren
id|vulp
)paren
id|T2_WMASK2
comma
op_star
(paren
id|vulp
)paren
id|T2_TBASE2
)paren
suffix:semicolon
macro_line|#endif
r_switch
c_cond
(paren
id|alpha_use_srm_setup
)paren
(brace
r_default
suffix:colon
(brace
)brace
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SRM_SETUP)
multiline_comment|/* Check window 1 for enabled and mapped to 0.  */
r_if
c_cond
(paren
(paren
(paren
op_star
(paren
id|vulp
)paren
id|T2_WBASE1
op_amp
(paren
l_int|3UL
op_lshift
l_int|18
)paren
)paren
op_eq
(paren
l_int|2UL
op_lshift
l_int|18
)paren
)paren
op_logical_and
(paren
op_star
(paren
id|vulp
)paren
id|T2_TBASE1
op_eq
l_int|0
)paren
)paren
(brace
id|T2_DMA_WIN_BASE
op_assign
op_star
(paren
id|vulp
)paren
id|T2_WBASE1
op_amp
l_int|0xfff00000UL
suffix:semicolon
id|T2_DMA_WIN_SIZE
op_assign
op_star
(paren
id|vulp
)paren
id|T2_WMASK1
op_amp
l_int|0xfff00000UL
suffix:semicolon
id|T2_DMA_WIN_SIZE
op_add_assign
l_int|0x00100000UL
suffix:semicolon
multiline_comment|/* DISABLE window 2!! ?? */
macro_line|#if 1
id|printk
c_func
(paren
l_string|&quot;t2_init: using Window 1 settings&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;t2_init: BASE 0x%lx MASK 0x%lx TRANS 0x%lx&bslash;n&quot;
comma
op_star
(paren
id|vulp
)paren
id|T2_WBASE1
comma
op_star
(paren
id|vulp
)paren
id|T2_WMASK1
comma
op_star
(paren
id|vulp
)paren
id|T2_TBASE1
)paren
suffix:semicolon
macro_line|#endif
r_break
suffix:semicolon
)brace
multiline_comment|/* Check window 2 for enabled and mapped to 0.  */
r_if
c_cond
(paren
(paren
(paren
op_star
(paren
id|vulp
)paren
id|T2_WBASE2
op_amp
(paren
l_int|3UL
op_lshift
l_int|18
)paren
)paren
op_eq
(paren
l_int|2UL
op_lshift
l_int|18
)paren
)paren
op_logical_and
(paren
op_star
(paren
id|vulp
)paren
id|T2_TBASE2
op_eq
l_int|0
)paren
)paren
(brace
id|T2_DMA_WIN_BASE
op_assign
op_star
(paren
id|vulp
)paren
id|T2_WBASE2
op_amp
l_int|0xfff00000UL
suffix:semicolon
id|T2_DMA_WIN_SIZE
op_assign
op_star
(paren
id|vulp
)paren
id|T2_WMASK2
op_amp
l_int|0xfff00000UL
suffix:semicolon
id|T2_DMA_WIN_SIZE
op_add_assign
l_int|0x00100000UL
suffix:semicolon
multiline_comment|/* DISABLE window 1!! ?? */
macro_line|#if 1
id|printk
c_func
(paren
l_string|&quot;t2_init: using Window 2 settings&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;t2_init: BASE 0x%lx MASK 0x%lx TRANS 0x%lx&bslash;n&quot;
comma
op_star
(paren
id|vulp
)paren
id|T2_WBASE2
comma
op_star
(paren
id|vulp
)paren
id|T2_WMASK2
comma
op_star
(paren
id|vulp
)paren
id|T2_TBASE2
)paren
suffix:semicolon
macro_line|#endif
r_break
suffix:semicolon
)brace
multiline_comment|/* Otherwise, we must use our defaults.  */
id|T2_DMA_WIN_BASE
op_assign
id|T2_DMA_WIN_BASE_DEFAULT
suffix:semicolon
id|T2_DMA_WIN_SIZE
op_assign
id|T2_DMA_WIN_SIZE_DEFAULT
suffix:semicolon
macro_line|#endif
r_case
l_int|0
suffix:colon
multiline_comment|/*&n;&t;&t; * Set up the PCI-&gt;physical memory translation windows.&n;&t;&t; * For now, window 2 is  disabled.  In the future, we may&n;&t;&t; * want to use it to do scatter/gather DMA. &n;&t;&t; *&n;&t;&t; * Window 1 goes at 1 GB and is 1 GB large.&n;&t;&t; */
multiline_comment|/* WARNING!! must correspond to the DMA_WIN params!!! */
op_star
(paren
id|vulp
)paren
id|T2_WBASE1
op_assign
l_int|0x400807ffU
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_WMASK1
op_assign
l_int|0x3ff00000U
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_TBASE1
op_assign
l_int|0
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_WBASE2
op_assign
l_int|0x0
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_HBASE
op_assign
l_int|0x0
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Sigh... For the SRM setup, unless we know apriori what the HAE&n;&t; * contents will be, we need to setup the arbitrary region bases&n;&t; * so we can test against the range of addresses and tailor the&n;&t; * region chosen for the SPARSE memory access.&n;&t; *&n;&t; * See include/asm-alpha/t2.h for the SPARSE mem read/write.&n;&t; */
r_if
c_cond
(paren
id|alpha_use_srm_setup
)paren
(brace
r_int
r_int
id|t2_hae_1
op_assign
op_star
(paren
id|vulp
)paren
id|T2_HAE_1
suffix:semicolon
id|alpha_mv.sm_base_r1
op_assign
(paren
id|t2_hae_1
op_lshift
l_int|27
)paren
op_amp
l_int|0xf8000000UL
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Set the HAE cache, so that setup_arch() code&n;&t;&t; * will use the SRM setting always. Our readb/writeb&n;&t;&t; * code in .h expects never to have to change&n;&t;&t; * the contents of the HAE.&n;&t;&t; */
id|alpha_mv.hae_cache
op_assign
id|t2_hae_1
suffix:semicolon
id|alpha_mv.mv_readb
op_assign
id|t2_srm_readb
suffix:semicolon
id|alpha_mv.mv_readw
op_assign
id|t2_srm_readw
suffix:semicolon
id|alpha_mv.mv_writeb
op_assign
id|t2_srm_writeb
suffix:semicolon
id|alpha_mv.mv_writew
op_assign
id|t2_srm_writew
suffix:semicolon
)brace
r_else
(brace
op_star
(paren
id|vulp
)paren
id|T2_HAE_1
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_HAE_2
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_HAE_3
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
macro_line|#if 0
op_star
(paren
id|vulp
)paren
id|T2_HAE_4
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* do not touch this */
macro_line|#endif
)brace
)brace
DECL|macro|SIC_SEIC
mdefine_line|#define SIC_SEIC (1UL &lt;&lt; 33)    /* System Event Clear */
r_static
r_int
DECL|function|t2_clear_errors
id|t2_clear_errors
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_static
r_struct
id|sable_cpu_csr
op_star
id|cpu_regs
op_assign
l_int|NULL
suffix:semicolon
r_switch
c_cond
(paren
id|cpu
)paren
(brace
r_case
l_int|0
suffix:colon
id|cpu_regs
op_assign
(paren
r_struct
id|sable_cpu_csr
op_star
)paren
id|T2_CPU0_BASE
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|cpu_regs
op_assign
(paren
r_struct
id|sable_cpu_csr
op_star
)paren
id|T2_CPU1_BASE
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|cpu_regs
op_assign
(paren
r_struct
id|sable_cpu_csr
op_star
)paren
id|T2_CPU2_BASE
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|cpu_regs
op_assign
(paren
r_struct
id|sable_cpu_csr
op_star
)paren
id|T2_CPU3_BASE
suffix:semicolon
r_break
suffix:semicolon
)brace
id|DBGMC
c_func
(paren
(paren
l_string|&quot;???????? t2_clear_errors&bslash;n&quot;
)paren
)paren
suffix:semicolon
id|cpu_regs-&gt;sic
op_and_assign
op_complement
id|SIC_SEIC
suffix:semicolon
multiline_comment|/* &n;&t; * clear CPU errors&n;&t; */
id|cpu_regs-&gt;bcce
op_or_assign
id|cpu_regs-&gt;bcce
suffix:semicolon
id|cpu_regs-&gt;cbe
op_or_assign
id|cpu_regs-&gt;cbe
suffix:semicolon
id|cpu_regs-&gt;bcue
op_or_assign
id|cpu_regs-&gt;bcue
suffix:semicolon
id|cpu_regs-&gt;dter
op_or_assign
id|cpu_regs-&gt;dter
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_CERR1
op_or_assign
op_star
(paren
id|vulp
)paren
id|T2_CERR1
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_PERR1
op_or_assign
op_star
(paren
id|vulp
)paren
id|T2_PERR1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* magic */
r_return
l_int|0
suffix:semicolon
)brace
r_void
DECL|function|t2_machine_check
id|t2_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la_ptr
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|el_t2_logout_header
op_star
id|mchk_header
suffix:semicolon
r_struct
id|el_t2_procdata_mcheck
op_star
id|mchk_procdata
suffix:semicolon
r_struct
id|el_t2_sysdata_mcheck
op_star
id|mchk_sysdata
suffix:semicolon
r_int
r_int
op_star
id|ptr
suffix:semicolon
r_const
r_char
op_star
id|reason
suffix:semicolon
r_char
id|buf
(braket
l_int|128
)braket
suffix:semicolon
r_int
id|i
suffix:semicolon
r_int
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|DBGMC
c_func
(paren
(paren
l_string|&quot;t2_machine_check: vector=0x%lx la_ptr=0x%lx&bslash;n&quot;
comma
id|vector
comma
id|la_ptr
)paren
)paren
suffix:semicolon
id|mchk_header
op_assign
(paren
r_struct
id|el_t2_logout_header
op_star
)paren
id|la_ptr
suffix:semicolon
id|DBGMC
c_func
(paren
(paren
l_string|&quot;t2_machine_check: susoffset=0x%lx procoffset=0x%lx&bslash;n&quot;
comma
id|mchk_header-&gt;elfl_sysoffset
comma
id|mchk_header-&gt;elfl_procoffset
)paren
)paren
suffix:semicolon
id|mchk_sysdata
op_assign
(paren
r_struct
id|el_t2_sysdata_mcheck
op_star
)paren
(paren
id|la_ptr
op_plus
id|mchk_header-&gt;elfl_sysoffset
)paren
suffix:semicolon
id|mchk_procdata
op_assign
(paren
r_struct
id|el_t2_procdata_mcheck
op_star
)paren
(paren
id|la_ptr
op_plus
id|mchk_header-&gt;elfl_procoffset
op_minus
r_sizeof
(paren
r_int
r_int
)paren
op_star
l_int|32
)paren
suffix:semicolon
id|DBGMC
c_func
(paren
(paren
l_string|&quot;         pc=0x%lx size=0x%x procoffset=0x%x sysoffset 0x%x&bslash;n&quot;
comma
id|regs-&gt;pc
comma
id|mchk_header-&gt;elfl_size
comma
id|mchk_header-&gt;elfl_procoffset
comma
id|mchk_header-&gt;elfl_sysoffset
)paren
)paren
suffix:semicolon
id|DBGMC
c_func
(paren
(paren
l_string|&quot;t2_machine_check: expected %d&bslash;n&quot;
comma
id|T2_mcheck_expected
(braket
id|cpu
)braket
)paren
)paren
suffix:semicolon
macro_line|#ifdef DEBUG_DUMP
(brace
r_int
r_int
op_star
id|ptr
suffix:semicolon
r_int
id|i
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
id|la_ptr
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mchk_header-&gt;elfl_size
op_div
r_sizeof
(paren
r_int
)paren
suffix:semicolon
id|i
op_add_assign
l_int|2
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; +%lx %lx %lx&bslash;n&quot;
comma
id|i
op_star
r_sizeof
(paren
r_int
)paren
comma
id|ptr
(braket
id|i
)braket
comma
id|ptr
(braket
id|i
op_plus
l_int|1
)braket
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif /* DEBUG_DUMP */
multiline_comment|/*&n;&t; * Check if machine check is due to a badaddr() and if so,&n;&t; * ignore the machine check.&n;&t; */
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* magic */
r_if
c_cond
(paren
id|T2_mcheck_expected
(braket
id|cpu
)braket
)paren
(brace
id|DBGMC
c_func
(paren
(paren
l_string|&quot;T2 machine check expected&bslash;n&quot;
)paren
)paren
suffix:semicolon
id|T2_mcheck_taken
(braket
id|cpu
)braket
op_assign
l_int|1
suffix:semicolon
id|t2_clear_errors
c_func
(paren
)paren
suffix:semicolon
id|T2_mcheck_expected
(braket
id|cpu
)braket
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* magic */
id|wrmces
c_func
(paren
id|rdmces
c_func
(paren
)paren
op_or
l_int|1
)paren
suffix:semicolon
multiline_comment|/* ??? */
id|draina
c_func
(paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_switch
c_cond
(paren
(paren
r_int
r_int
)paren
id|mchk_header-&gt;elfl_error_type
)paren
(brace
r_case
id|MCHK_K_TPERR
suffix:colon
id|reason
op_assign
l_string|&quot;tag parity error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_TCPERR
suffix:colon
id|reason
op_assign
l_string|&quot;tag control parity error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_HERR
suffix:colon
id|reason
op_assign
l_string|&quot;generic hard error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_ECC_C
suffix:colon
id|reason
op_assign
l_string|&quot;correctable ECC error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_ECC_NC
suffix:colon
id|reason
op_assign
l_string|&quot;uncorrectable ECC error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_OS_BUGCHECK
suffix:colon
id|reason
op_assign
l_string|&quot;OS-specific PAL bugcheck&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MCHK_K_PAL_BUGCHECK
suffix:colon
id|reason
op_assign
l_string|&quot;callsys in kernel mode&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x96
suffix:colon
id|reason
op_assign
l_string|&quot;i-cache read retryable error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x98
suffix:colon
id|reason
op_assign
l_string|&quot;processor detected hard error&quot;
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* System specific (these are for Alcor, at least): */
r_case
l_int|0x203
suffix:colon
id|reason
op_assign
l_string|&quot;system detected uncorrectable ECC error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x205
suffix:colon
id|reason
op_assign
l_string|&quot;parity error detected by T2&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x207
suffix:colon
id|reason
op_assign
l_string|&quot;non-existent memory error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x209
suffix:colon
id|reason
op_assign
l_string|&quot;PCI SERR detected&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x20b
suffix:colon
id|reason
op_assign
l_string|&quot;PCI data parity error detected&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x20d
suffix:colon
id|reason
op_assign
l_string|&quot;PCI address parity error detected&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x20f
suffix:colon
id|reason
op_assign
l_string|&quot;PCI master abort error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x211
suffix:colon
id|reason
op_assign
l_string|&quot;PCI target abort error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x213
suffix:colon
id|reason
op_assign
l_string|&quot;scatter/gather PTE invalid error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x215
suffix:colon
id|reason
op_assign
l_string|&quot;flash ROM write error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x217
suffix:colon
id|reason
op_assign
l_string|&quot;IOA timeout detected&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x219
suffix:colon
id|reason
op_assign
l_string|&quot;IOCHK#, EISA add-in board parity or other catastrophic error&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x21b
suffix:colon
id|reason
op_assign
l_string|&quot;EISA fail-safe timer timeout&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x21d
suffix:colon
id|reason
op_assign
l_string|&quot;EISA bus time-out&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x21f
suffix:colon
id|reason
op_assign
l_string|&quot;EISA software generated NMI&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x221
suffix:colon
id|reason
op_assign
l_string|&quot;unexpected ev5 IRQ[3] interrupt&quot;
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|sprintf
c_func
(paren
id|buf
comma
l_string|&quot;reason for machine-check unknown (0x%x)&quot;
comma
(paren
r_int
r_int
)paren
id|mchk_header-&gt;elfl_error_type
)paren
suffix:semicolon
id|reason
op_assign
id|buf
suffix:semicolon
r_break
suffix:semicolon
)brace
id|wrmces
c_func
(paren
id|rdmces
c_func
(paren
)paren
op_or
l_int|1
)paren
suffix:semicolon
multiline_comment|/* reset machine check pending flag */
id|mb
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;  T2 machine check: %s%s&bslash;n&quot;
comma
id|reason
comma
id|mchk_header-&gt;elfl_retry
ques
c_cond
l_string|&quot; (retryable)&quot;
suffix:colon
l_string|&quot;&quot;
)paren
suffix:semicolon
multiline_comment|/* Dump the logout area to give all info.  */
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
id|la_ptr
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mchk_header-&gt;elfl_size
op_div
r_sizeof
(paren
r_int
)paren
suffix:semicolon
id|i
op_add_assign
l_int|2
)paren
(brace
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot; +%8lx %016lx %016lx&bslash;n&quot;
comma
id|i
op_star
r_sizeof
(paren
r_int
)paren
comma
id|ptr
(braket
id|i
)braket
comma
id|ptr
(braket
id|i
op_plus
l_int|1
)braket
)paren
suffix:semicolon
)brace
)brace
eof
