(module "74LVC2G32HD4-7" (layer F.Cu) (tedit 620D0717)
  (descr "74LVC2G32HD4-7, X2-DFN2010-8 Gates ROHS")
  (tags "X2-DFN2010-8 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74LVC2G32HD4-7 (at 0 2.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.750064 1.109957) (end -0.643637 1.109957) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -1.227 1.343383) (end -1.197003 1.343383) (layer F.SilkS) (width 0.059995))
  (fp_line (start -1.1 -0.5) (end -1.1 0.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start 1.1 -0.5) (end 1.1 0.5) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.750064 0.400025) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -0.249936 0.400025) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.249936 0.400025) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.750064 0.400025) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.750064 -0.400076) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 0.249936 -0.400076) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at -0.249936 -0.400076) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at -0.750064 -0.400076) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74LVC2G32HD4-7.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)