
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022d0 <.init>:
  4022d0:	stp	x29, x30, [sp, #-16]!
  4022d4:	mov	x29, sp
  4022d8:	bl	402a20 <ferror@plt+0x60>
  4022dc:	ldp	x29, x30, [sp], #16
  4022e0:	ret

Disassembly of section .plt:

00000000004022f0 <memcpy@plt-0x20>:
  4022f0:	stp	x16, x30, [sp, #-16]!
  4022f4:	adrp	x16, 418000 <ferror@plt+0x15640>
  4022f8:	ldr	x17, [x16, #4088]
  4022fc:	add	x16, x16, #0xff8
  402300:	br	x17
  402304:	nop
  402308:	nop
  40230c:	nop

0000000000402310 <memcpy@plt>:
  402310:	adrp	x16, 419000 <ferror@plt+0x16640>
  402314:	ldr	x17, [x16]
  402318:	add	x16, x16, #0x0
  40231c:	br	x17

0000000000402320 <scols_column_set_json_type@plt>:
  402320:	adrp	x16, 419000 <ferror@plt+0x16640>
  402324:	ldr	x17, [x16, #8]
  402328:	add	x16, x16, #0x8
  40232c:	br	x17

0000000000402330 <_exit@plt>:
  402330:	adrp	x16, 419000 <ferror@plt+0x16640>
  402334:	ldr	x17, [x16, #16]
  402338:	add	x16, x16, #0x10
  40233c:	br	x17

0000000000402340 <strtoul@plt>:
  402340:	adrp	x16, 419000 <ferror@plt+0x16640>
  402344:	ldr	x17, [x16, #24]
  402348:	add	x16, x16, #0x18
  40234c:	br	x17

0000000000402350 <strlen@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x16640>
  402354:	ldr	x17, [x16, #32]
  402358:	add	x16, x16, #0x20
  40235c:	br	x17

0000000000402360 <fputs@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x16640>
  402364:	ldr	x17, [x16, #40]
  402368:	add	x16, x16, #0x28
  40236c:	br	x17

0000000000402370 <mbstowcs@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x16640>
  402374:	ldr	x17, [x16, #48]
  402378:	add	x16, x16, #0x30
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x16640>
  402384:	ldr	x17, [x16, #56]
  402388:	add	x16, x16, #0x38
  40238c:	br	x17

0000000000402390 <dup@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x16640>
  402394:	ldr	x17, [x16, #64]
  402398:	add	x16, x16, #0x40
  40239c:	br	x17

00000000004023a0 <scols_line_refer_data@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023a4:	ldr	x17, [x16, #72]
  4023a8:	add	x16, x16, #0x48
  4023ac:	br	x17

00000000004023b0 <mnt_new_table_from_file@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023b4:	ldr	x17, [x16, #80]
  4023b8:	add	x16, x16, #0x50
  4023bc:	br	x17

00000000004023c0 <getegid@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023c4:	ldr	x17, [x16, #88]
  4023c8:	add	x16, x16, #0x58
  4023cc:	br	x17

00000000004023d0 <scols_table_set_name@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023d4:	ldr	x17, [x16, #96]
  4023d8:	add	x16, x16, #0x60
  4023dc:	br	x17

00000000004023e0 <strtod@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023e4:	ldr	x17, [x16, #104]
  4023e8:	add	x16, x16, #0x68
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023f4:	ldr	x17, [x16, #112]
  4023f8:	add	x16, x16, #0x70
  4023fc:	br	x17

0000000000402400 <scols_table_enable_noheadings@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16640>
  402404:	ldr	x17, [x16, #120]
  402408:	add	x16, x16, #0x78
  40240c:	br	x17

0000000000402410 <scols_table_new_column@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16640>
  402414:	ldr	x17, [x16, #128]
  402418:	add	x16, x16, #0x80
  40241c:	br	x17

0000000000402420 <sprintf@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16640>
  402424:	ldr	x17, [x16, #136]
  402428:	add	x16, x16, #0x88
  40242c:	br	x17

0000000000402430 <getuid@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16640>
  402434:	ldr	x17, [x16, #144]
  402438:	add	x16, x16, #0x90
  40243c:	br	x17

0000000000402440 <opendir@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16640>
  402444:	ldr	x17, [x16, #152]
  402448:	add	x16, x16, #0x98
  40244c:	br	x17

0000000000402450 <__cxa_atexit@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16640>
  402454:	ldr	x17, [x16, #160]
  402458:	add	x16, x16, #0xa0
  40245c:	br	x17

0000000000402460 <fputc@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16640>
  402464:	ldr	x17, [x16, #168]
  402468:	add	x16, x16, #0xa8
  40246c:	br	x17

0000000000402470 <scols_table_enable_raw@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16640>
  402474:	ldr	x17, [x16, #176]
  402478:	add	x16, x16, #0xb0
  40247c:	br	x17

0000000000402480 <asprintf@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16640>
  402484:	ldr	x17, [x16, #184]
  402488:	add	x16, x16, #0xb8
  40248c:	br	x17

0000000000402490 <mnt_new_iter@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16640>
  402494:	ldr	x17, [x16, #192]
  402498:	add	x16, x16, #0xc0
  40249c:	br	x17

00000000004024a0 <snprintf@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024a4:	ldr	x17, [x16, #200]
  4024a8:	add	x16, x16, #0xc8
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024b4:	ldr	x17, [x16, #208]
  4024b8:	add	x16, x16, #0xd0
  4024bc:	br	x17

00000000004024c0 <fileno@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024c4:	ldr	x17, [x16, #216]
  4024c8:	add	x16, x16, #0xd8
  4024cc:	br	x17

00000000004024d0 <scols_wrapnl_chunksize@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024d4:	ldr	x17, [x16, #224]
  4024d8:	add	x16, x16, #0xe0
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024e4:	ldr	x17, [x16, #232]
  4024e8:	add	x16, x16, #0xe8
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024f4:	ldr	x17, [x16, #240]
  4024f8:	add	x16, x16, #0xf0
  4024fc:	br	x17

0000000000402500 <malloc@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16640>
  402504:	ldr	x17, [x16, #248]
  402508:	add	x16, x16, #0xf8
  40250c:	br	x17

0000000000402510 <open@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16640>
  402514:	ldr	x17, [x16, #256]
  402518:	add	x16, x16, #0x100
  40251c:	br	x17

0000000000402520 <wcswidth@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16640>
  402524:	ldr	x17, [x16, #264]
  402528:	add	x16, x16, #0x108
  40252c:	br	x17

0000000000402530 <__strtol_internal@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16640>
  402534:	ldr	x17, [x16, #272]
  402538:	add	x16, x16, #0x110
  40253c:	br	x17

0000000000402540 <strncmp@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16640>
  402544:	ldr	x17, [x16, #280]
  402548:	add	x16, x16, #0x118
  40254c:	br	x17

0000000000402550 <bindtextdomain@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16640>
  402554:	ldr	x17, [x16, #288]
  402558:	add	x16, x16, #0x120
  40255c:	br	x17

0000000000402560 <__libc_start_main@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16640>
  402564:	ldr	x17, [x16, #296]
  402568:	add	x16, x16, #0x128
  40256c:	br	x17

0000000000402570 <fgetc@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16640>
  402574:	ldr	x17, [x16, #304]
  402578:	add	x16, x16, #0x130
  40257c:	br	x17

0000000000402580 <memset@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16640>
  402584:	ldr	x17, [x16, #312]
  402588:	add	x16, x16, #0x138
  40258c:	br	x17

0000000000402590 <fdopen@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16640>
  402594:	ldr	x17, [x16, #320]
  402598:	add	x16, x16, #0x140
  40259c:	br	x17

00000000004025a0 <scols_new_table@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025a4:	ldr	x17, [x16, #328]
  4025a8:	add	x16, x16, #0x148
  4025ac:	br	x17

00000000004025b0 <scols_wrapnl_nextchunk@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025b4:	ldr	x17, [x16, #336]
  4025b8:	add	x16, x16, #0x150
  4025bc:	br	x17

00000000004025c0 <__strtoul_internal@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025c4:	ldr	x17, [x16, #344]
  4025c8:	add	x16, x16, #0x158
  4025cc:	br	x17

00000000004025d0 <calloc@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025d4:	ldr	x17, [x16, #352]
  4025d8:	add	x16, x16, #0x160
  4025dc:	br	x17

00000000004025e0 <mnt_fs_get_target@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025e4:	ldr	x17, [x16, #360]
  4025e8:	add	x16, x16, #0x168
  4025ec:	br	x17

00000000004025f0 <mnt_fs_get_root@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025f4:	ldr	x17, [x16, #368]
  4025f8:	add	x16, x16, #0x170
  4025fc:	br	x17

0000000000402600 <readdir@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16640>
  402604:	ldr	x17, [x16, #376]
  402608:	add	x16, x16, #0x178
  40260c:	br	x17

0000000000402610 <strdup@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16640>
  402614:	ldr	x17, [x16, #384]
  402618:	add	x16, x16, #0x180
  40261c:	br	x17

0000000000402620 <scols_table_new_line@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16640>
  402624:	ldr	x17, [x16, #392]
  402628:	add	x16, x16, #0x188
  40262c:	br	x17

0000000000402630 <closedir@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16640>
  402634:	ldr	x17, [x16, #400]
  402638:	add	x16, x16, #0x190
  40263c:	br	x17

0000000000402640 <scols_unref_table@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16640>
  402644:	ldr	x17, [x16, #408]
  402648:	add	x16, x16, #0x198
  40264c:	br	x17

0000000000402650 <close@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16640>
  402654:	ldr	x17, [x16, #416]
  402658:	add	x16, x16, #0x1a0
  40265c:	br	x17

0000000000402660 <strrchr@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16640>
  402664:	ldr	x17, [x16, #424]
  402668:	add	x16, x16, #0x1a8
  40266c:	br	x17

0000000000402670 <recv@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16640>
  402674:	ldr	x17, [x16, #432]
  402678:	add	x16, x16, #0x1b0
  40267c:	br	x17

0000000000402680 <__gmon_start__@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16640>
  402684:	ldr	x17, [x16, #440]
  402688:	add	x16, x16, #0x1b8
  40268c:	br	x17

0000000000402690 <abort@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16640>
  402694:	ldr	x17, [x16, #448]
  402698:	add	x16, x16, #0x1c0
  40269c:	br	x17

00000000004026a0 <textdomain@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026a4:	ldr	x17, [x16, #456]
  4026a8:	add	x16, x16, #0x1c8
  4026ac:	br	x17

00000000004026b0 <getopt_long@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026b4:	ldr	x17, [x16, #464]
  4026b8:	add	x16, x16, #0x1d0
  4026bc:	br	x17

00000000004026c0 <strcmp@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026c4:	ldr	x17, [x16, #472]
  4026c8:	add	x16, x16, #0x1d8
  4026cc:	br	x17

00000000004026d0 <getpwuid@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026d4:	ldr	x17, [x16, #480]
  4026d8:	add	x16, x16, #0x1e0
  4026dc:	br	x17

00000000004026e0 <warn@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026e4:	ldr	x17, [x16, #488]
  4026e8:	add	x16, x16, #0x1e8
  4026ec:	br	x17

00000000004026f0 <__ctype_b_loc@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026f4:	ldr	x17, [x16, #496]
  4026f8:	add	x16, x16, #0x1f0
  4026fc:	br	x17

0000000000402700 <strtol@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16640>
  402704:	ldr	x17, [x16, #504]
  402708:	add	x16, x16, #0x1f8
  40270c:	br	x17

0000000000402710 <mnt_free_iter@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16640>
  402714:	ldr	x17, [x16, #512]
  402718:	add	x16, x16, #0x200
  40271c:	br	x17

0000000000402720 <free@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16640>
  402724:	ldr	x17, [x16, #520]
  402728:	add	x16, x16, #0x208
  40272c:	br	x17

0000000000402730 <getgid@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16640>
  402734:	ldr	x17, [x16, #528]
  402738:	add	x16, x16, #0x210
  40273c:	br	x17

0000000000402740 <mnt_table_find_next_fs@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16640>
  402744:	ldr	x17, [x16, #536]
  402748:	add	x16, x16, #0x218
  40274c:	br	x17

0000000000402750 <scols_table_enable_json@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16640>
  402754:	ldr	x17, [x16, #544]
  402758:	add	x16, x16, #0x220
  40275c:	br	x17

0000000000402760 <strncasecmp@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16640>
  402764:	ldr	x17, [x16, #552]
  402768:	add	x16, x16, #0x228
  40276c:	br	x17

0000000000402770 <nanosleep@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16640>
  402774:	ldr	x17, [x16, #560]
  402778:	add	x16, x16, #0x230
  40277c:	br	x17

0000000000402780 <vasprintf@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16640>
  402784:	ldr	x17, [x16, #568]
  402788:	add	x16, x16, #0x238
  40278c:	br	x17

0000000000402790 <send@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16640>
  402794:	ldr	x17, [x16, #576]
  402798:	add	x16, x16, #0x240
  40279c:	br	x17

00000000004027a0 <strndup@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027a4:	ldr	x17, [x16, #584]
  4027a8:	add	x16, x16, #0x248
  4027ac:	br	x17

00000000004027b0 <strspn@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027b4:	ldr	x17, [x16, #592]
  4027b8:	add	x16, x16, #0x250
  4027bc:	br	x17

00000000004027c0 <strchr@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027c4:	ldr	x17, [x16, #600]
  4027c8:	add	x16, x16, #0x258
  4027cc:	br	x17

00000000004027d0 <mnt_fs_match_fstype@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027d4:	ldr	x17, [x16, #608]
  4027d8:	add	x16, x16, #0x260
  4027dc:	br	x17

00000000004027e0 <socket@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027e4:	ldr	x17, [x16, #616]
  4027e8:	add	x16, x16, #0x268
  4027ec:	br	x17

00000000004027f0 <fflush@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027f4:	ldr	x17, [x16, #624]
  4027f8:	add	x16, x16, #0x270
  4027fc:	br	x17

0000000000402800 <dirfd@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16640>
  402804:	ldr	x17, [x16, #632]
  402808:	add	x16, x16, #0x278
  40280c:	br	x17

0000000000402810 <scols_print_table@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16640>
  402814:	ldr	x17, [x16, #640]
  402818:	add	x16, x16, #0x280
  40281c:	br	x17

0000000000402820 <warnx@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16640>
  402824:	ldr	x17, [x16, #648]
  402828:	add	x16, x16, #0x288
  40282c:	br	x17

0000000000402830 <read@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16640>
  402834:	ldr	x17, [x16, #656]
  402838:	add	x16, x16, #0x290
  40283c:	br	x17

0000000000402840 <memchr@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16640>
  402844:	ldr	x17, [x16, #664]
  402848:	add	x16, x16, #0x298
  40284c:	br	x17

0000000000402850 <scols_column_set_wrapfunc@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16640>
  402854:	ldr	x17, [x16, #672]
  402858:	add	x16, x16, #0x2a0
  40285c:	br	x17

0000000000402860 <__fxstat@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16640>
  402864:	ldr	x17, [x16, #680]
  402868:	add	x16, x16, #0x2a8
  40286c:	br	x17

0000000000402870 <strstr@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16640>
  402874:	ldr	x17, [x16, #688]
  402878:	add	x16, x16, #0x2b0
  40287c:	br	x17

0000000000402880 <dcgettext@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16640>
  402884:	ldr	x17, [x16, #696]
  402888:	add	x16, x16, #0x2b8
  40288c:	br	x17

0000000000402890 <__isoc99_sscanf@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16640>
  402894:	ldr	x17, [x16, #704]
  402898:	add	x16, x16, #0x2c0
  40289c:	br	x17

00000000004028a0 <scols_column_set_safechars@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028a4:	ldr	x17, [x16, #712]
  4028a8:	add	x16, x16, #0x2c8
  4028ac:	br	x17

00000000004028b0 <errx@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028b4:	ldr	x17, [x16, #720]
  4028b8:	add	x16, x16, #0x2d0
  4028bc:	br	x17

00000000004028c0 <strcspn@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028c4:	ldr	x17, [x16, #728]
  4028c8:	add	x16, x16, #0x2d8
  4028cc:	br	x17

00000000004028d0 <vfprintf@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028d4:	ldr	x17, [x16, #736]
  4028d8:	add	x16, x16, #0x2e0
  4028dc:	br	x17

00000000004028e0 <openat@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028e4:	ldr	x17, [x16, #744]
  4028e8:	add	x16, x16, #0x2e8
  4028ec:	br	x17

00000000004028f0 <printf@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028f4:	ldr	x17, [x16, #752]
  4028f8:	add	x16, x16, #0x2f0
  4028fc:	br	x17

0000000000402900 <__assert_fail@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16640>
  402904:	ldr	x17, [x16, #760]
  402908:	add	x16, x16, #0x2f8
  40290c:	br	x17

0000000000402910 <__errno_location@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16640>
  402914:	ldr	x17, [x16, #768]
  402918:	add	x16, x16, #0x300
  40291c:	br	x17

0000000000402920 <mnt_free_table@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16640>
  402924:	ldr	x17, [x16, #776]
  402928:	add	x16, x16, #0x308
  40292c:	br	x17

0000000000402930 <getenv@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16640>
  402934:	ldr	x17, [x16, #784]
  402938:	add	x16, x16, #0x310
  40293c:	br	x17

0000000000402940 <getgrgid@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16640>
  402944:	ldr	x17, [x16, #792]
  402948:	add	x16, x16, #0x318
  40294c:	br	x17

0000000000402950 <__getdelim@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16640>
  402954:	ldr	x17, [x16, #800]
  402958:	add	x16, x16, #0x320
  40295c:	br	x17

0000000000402960 <fprintf@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16640>
  402964:	ldr	x17, [x16, #808]
  402968:	add	x16, x16, #0x328
  40296c:	br	x17

0000000000402970 <fgets@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16640>
  402974:	ldr	x17, [x16, #816]
  402978:	add	x16, x16, #0x330
  40297c:	br	x17

0000000000402980 <scols_init_debug@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16640>
  402984:	ldr	x17, [x16, #824]
  402988:	add	x16, x16, #0x338
  40298c:	br	x17

0000000000402990 <err@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16640>
  402994:	ldr	x17, [x16, #832]
  402998:	add	x16, x16, #0x340
  40299c:	br	x17

00000000004029a0 <setlocale@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029a4:	ldr	x17, [x16, #840]
  4029a8:	add	x16, x16, #0x348
  4029ac:	br	x17

00000000004029b0 <__fxstatat@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029b4:	ldr	x17, [x16, #848]
  4029b8:	add	x16, x16, #0x350
  4029bc:	br	x17

00000000004029c0 <ferror@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029c4:	ldr	x17, [x16, #856]
  4029c8:	add	x16, x16, #0x358
  4029cc:	br	x17

Disassembly of section .text:

00000000004029d0 <.text>:
  4029d0:	mov	x29, #0x0                   	// #0
  4029d4:	mov	x30, #0x0                   	// #0
  4029d8:	mov	x5, x0
  4029dc:	ldr	x1, [sp]
  4029e0:	add	x2, sp, #0x8
  4029e4:	mov	x6, sp
  4029e8:	movz	x0, #0x0, lsl #48
  4029ec:	movk	x0, #0x0, lsl #32
  4029f0:	movk	x0, #0x40, lsl #16
  4029f4:	movk	x0, #0x2adc
  4029f8:	movz	x3, #0x0, lsl #48
  4029fc:	movk	x3, #0x0, lsl #32
  402a00:	movk	x3, #0x40, lsl #16
  402a04:	movk	x3, #0x7340
  402a08:	movz	x4, #0x0, lsl #48
  402a0c:	movk	x4, #0x0, lsl #32
  402a10:	movk	x4, #0x40, lsl #16
  402a14:	movk	x4, #0x73c0
  402a18:	bl	402560 <__libc_start_main@plt>
  402a1c:	bl	402690 <abort@plt>
  402a20:	adrp	x0, 418000 <ferror@plt+0x15640>
  402a24:	ldr	x0, [x0, #4064]
  402a28:	cbz	x0, 402a30 <ferror@plt+0x70>
  402a2c:	b	402680 <__gmon_start__@plt>
  402a30:	ret
  402a34:	nop
  402a38:	adrp	x0, 419000 <ferror@plt+0x16640>
  402a3c:	add	x0, x0, #0x378
  402a40:	adrp	x1, 419000 <ferror@plt+0x16640>
  402a44:	add	x1, x1, #0x378
  402a48:	cmp	x1, x0
  402a4c:	b.eq	402a64 <ferror@plt+0xa4>  // b.none
  402a50:	adrp	x1, 407000 <ferror@plt+0x4640>
  402a54:	ldr	x1, [x1, #1016]
  402a58:	cbz	x1, 402a64 <ferror@plt+0xa4>
  402a5c:	mov	x16, x1
  402a60:	br	x16
  402a64:	ret
  402a68:	adrp	x0, 419000 <ferror@plt+0x16640>
  402a6c:	add	x0, x0, #0x378
  402a70:	adrp	x1, 419000 <ferror@plt+0x16640>
  402a74:	add	x1, x1, #0x378
  402a78:	sub	x1, x1, x0
  402a7c:	lsr	x2, x1, #63
  402a80:	add	x1, x2, x1, asr #3
  402a84:	cmp	xzr, x1, asr #1
  402a88:	asr	x1, x1, #1
  402a8c:	b.eq	402aa4 <ferror@plt+0xe4>  // b.none
  402a90:	adrp	x2, 407000 <ferror@plt+0x4640>
  402a94:	ldr	x2, [x2, #1024]
  402a98:	cbz	x2, 402aa4 <ferror@plt+0xe4>
  402a9c:	mov	x16, x2
  402aa0:	br	x16
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	mov	x29, sp
  402ab0:	str	x19, [sp, #16]
  402ab4:	adrp	x19, 419000 <ferror@plt+0x16640>
  402ab8:	ldrb	w0, [x19, #936]
  402abc:	cbnz	w0, 402acc <ferror@plt+0x10c>
  402ac0:	bl	402a38 <ferror@plt+0x78>
  402ac4:	mov	w0, #0x1                   	// #1
  402ac8:	strb	w0, [x19, #936]
  402acc:	ldr	x19, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #32
  402ad4:	ret
  402ad8:	b	402a68 <ferror@plt+0xa8>
  402adc:	str	d8, [sp, #-112]!
  402ae0:	stp	x29, x30, [sp, #16]
  402ae4:	stp	x28, x27, [sp, #32]
  402ae8:	stp	x26, x25, [sp, #48]
  402aec:	stp	x24, x23, [sp, #64]
  402af0:	stp	x22, x21, [sp, #80]
  402af4:	stp	x20, x19, [sp, #96]
  402af8:	mov	x29, sp
  402afc:	sub	sp, sp, #0x2, lsl #12
  402b00:	sub	sp, sp, #0x1b0
  402b04:	mov	x26, x1
  402b08:	adrp	x1, 407000 <ferror@plt+0x4640>
  402b0c:	mov	w20, w0
  402b10:	add	x1, x1, #0xdff
  402b14:	mov	w0, #0x6                   	// #6
  402b18:	bl	4029a0 <setlocale@plt>
  402b1c:	adrp	x21, 407000 <ferror@plt+0x4640>
  402b20:	add	x21, x21, #0x9b0
  402b24:	adrp	x1, 407000 <ferror@plt+0x4640>
  402b28:	add	x1, x1, #0x9bb
  402b2c:	mov	x0, x21
  402b30:	bl	402550 <bindtextdomain@plt>
  402b34:	mov	x0, x21
  402b38:	bl	4026a0 <textdomain@plt>
  402b3c:	adrp	x0, 404000 <ferror@plt+0x1640>
  402b40:	add	x0, x0, #0x3d0
  402b44:	bl	4073c8 <ferror@plt+0x4a08>
  402b48:	adrp	x0, 407000 <ferror@plt+0x4640>
  402b4c:	add	x0, x0, #0xb04
  402b50:	bl	402930 <getenv@plt>
  402b54:	adrp	x19, 419000 <ferror@plt+0x16640>
  402b58:	ldr	w21, [x19, #1072]
  402b5c:	tbnz	w21, #1, 402b9c <ferror@plt+0x1dc>
  402b60:	cbz	x0, 402c00 <ferror@plt+0x240>
  402b64:	add	x1, sp, #0x110
  402b68:	mov	w2, wzr
  402b6c:	bl	402340 <strtoul@plt>
  402b70:	ldr	x8, [sp, #272]
  402b74:	mov	x21, x0
  402b78:	cbz	x8, 402b98 <ferror@plt+0x1d8>
  402b7c:	adrp	x1, 407000 <ferror@plt+0x4640>
  402b80:	add	x1, x1, #0x981
  402b84:	mov	x0, x8
  402b88:	bl	4026c0 <strcmp@plt>
  402b8c:	cmp	w0, #0x0
  402b90:	mov	w8, #0xffff                	// #65535
  402b94:	csel	w21, w8, w21, eq  // eq = none
  402b98:	str	w21, [x19, #1072]
  402b9c:	cbz	w21, 402c04 <ferror@plt+0x244>
  402ba0:	bl	402430 <getuid@plt>
  402ba4:	mov	w21, w0
  402ba8:	bl	4023f0 <geteuid@plt>
  402bac:	cmp	w21, w0
  402bb0:	b.ne	402bc8 <ferror@plt+0x208>  // b.any
  402bb4:	bl	402730 <getgid@plt>
  402bb8:	mov	w21, w0
  402bbc:	bl	4023c0 <getegid@plt>
  402bc0:	cmp	w21, w0
  402bc4:	b.eq	402c04 <ferror@plt+0x244>  // b.none
  402bc8:	ldr	w8, [x19, #1072]
  402bcc:	adrp	x9, 419000 <ferror@plt+0x16640>
  402bd0:	ldr	x21, [x9, #896]
  402bd4:	orr	w8, w8, #0x1000000
  402bd8:	str	w8, [x19, #1072]
  402bdc:	bl	4024f0 <getpid@plt>
  402be0:	adrp	x1, 407000 <ferror@plt+0x4640>
  402be4:	adrp	x3, 407000 <ferror@plt+0x4640>
  402be8:	mov	w2, w0
  402bec:	add	x1, x1, #0xb0f
  402bf0:	add	x3, x3, #0xb48
  402bf4:	mov	x0, x21
  402bf8:	bl	402960 <fprintf@plt>
  402bfc:	b	402c04 <ferror@plt+0x244>
  402c00:	str	wzr, [x19, #1072]
  402c04:	ldr	w8, [x19, #1072]
  402c08:	add	x10, sp, #0x28
  402c0c:	adrp	x9, 419000 <ferror@plt+0x16640>
  402c10:	adrp	x2, 407000 <ferror@plt+0x4640>
  402c14:	adrp	x3, 407000 <ferror@plt+0x4640>
  402c18:	movi	v0.2d, #0x0
  402c1c:	add	x9, x9, #0x3b0
  402c20:	orr	w8, w8, #0x2
  402c24:	add	x21, x10, #0x10
  402c28:	add	x2, x2, #0x9cd
  402c2c:	add	x3, x3, #0x560
  402c30:	mov	w0, w20
  402c34:	mov	x1, x26
  402c38:	mov	x4, xzr
  402c3c:	stur	q0, [sp, #72]
  402c40:	stur	q0, [sp, #88]
  402c44:	stur	q0, [sp, #104]
  402c48:	stur	q0, [sp, #120]
  402c4c:	stp	x10, x10, [sp, #40]
  402c50:	str	w8, [x19, #1072]
  402c54:	stp	x21, x21, [sp, #56]
  402c58:	stp	x9, x9, [x9]
  402c5c:	bl	4026b0 <getopt_long@plt>
  402c60:	cmn	w0, #0x1
  402c64:	b.eq	402f0c <ferror@plt+0x54c>  // b.none
  402c68:	adrp	x8, 407000 <ferror@plt+0x4640>
  402c6c:	ldr	q0, [x8, #1040]
  402c70:	adrp	x9, 407000 <ferror@plt+0x4640>
  402c74:	adrp	x10, 407000 <ferror@plt+0x4640>
  402c78:	ldr	d8, [x10, #1104]
  402c7c:	str	q0, [sp, #16]
  402c80:	ldr	q0, [x9, #1056]
  402c84:	adrp	x24, 407000 <ferror@plt+0x4640>
  402c88:	adrp	x22, 407000 <ferror@plt+0x4640>
  402c8c:	adrp	x23, 407000 <ferror@plt+0x4640>
  402c90:	adrp	x28, 407000 <ferror@plt+0x4640>
  402c94:	mov	x25, xzr
  402c98:	mov	w27, wzr
  402c9c:	add	x24, x24, #0x4e2
  402ca0:	add	x22, x22, #0x9cd
  402ca4:	add	x23, x23, #0x560
  402ca8:	add	x28, x28, #0x704
  402cac:	str	wzr, [x29, #8]
  402cb0:	str	q0, [sp]
  402cb4:	b	402d08 <ferror@plt+0x348>
  402cb8:	ldr	q0, [sp, #16]
  402cbc:	adrp	x8, 419000 <ferror@plt+0x16640>
  402cc0:	add	x8, x8, #0x3d0
  402cc4:	mov	w9, #0xa                   	// #10
  402cc8:	str	q0, [x8]
  402ccc:	ldr	q0, [sp]
  402cd0:	str	d8, [x8, #32]
  402cd4:	str	w9, [x8, #40]
  402cd8:	mov	w9, #0xb                   	// #11
  402cdc:	str	q0, [x8, #16]
  402ce0:	adrp	x8, 419000 <ferror@plt+0x16640>
  402ce4:	str	x9, [x8, #960]
  402ce8:	mov	w0, w20
  402cec:	mov	x1, x26
  402cf0:	mov	x2, x22
  402cf4:	mov	x3, x23
  402cf8:	mov	x4, xzr
  402cfc:	bl	4026b0 <getopt_long@plt>
  402d00:	cmn	w0, #0x1
  402d04:	b.eq	402f14 <ferror@plt+0x554>  // b.none
  402d08:	subs	w8, w0, #0x4a
  402d0c:	b.lt	402d4c <ferror@plt+0x38c>  // b.tstop
  402d10:	mov	w10, #0x4a                  	// #74
  402d14:	mov	x9, x28
  402d18:	cmp	w10, w0
  402d1c:	b.eq	402d34 <ferror@plt+0x374>  // b.none
  402d20:	ldr	w10, [x9], #4
  402d24:	cbz	w10, 402d4c <ferror@plt+0x38c>
  402d28:	cmp	w10, w0
  402d2c:	b.le	402d18 <ferror@plt+0x358>
  402d30:	b	402d4c <ferror@plt+0x38c>
  402d34:	cbz	w27, 402d48 <ferror@plt+0x388>
  402d38:	cmp	w27, w0
  402d3c:	mov	w27, w0
  402d40:	b.eq	402d4c <ferror@plt+0x38c>  // b.none
  402d44:	b	403d14 <ferror@plt+0x1354>
  402d48:	mov	w27, w0
  402d4c:	cmp	w8, #0x36
  402d50:	b.hi	403c84 <ferror@plt+0x12c4>  // b.pmore
  402d54:	adr	x9, 402cb8 <ferror@plt+0x2f8>
  402d58:	ldrh	w10, [x24, x8, lsl #1]
  402d5c:	add	x9, x9, x10, lsl #2
  402d60:	br	x9
  402d64:	ldrb	w8, [sp, #120]
  402d68:	orr	w8, w8, #0x2
  402d6c:	strb	w8, [sp, #120]
  402d70:	b	402ce8 <ferror@plt+0x328>
  402d74:	adrp	x8, 419000 <ferror@plt+0x16640>
  402d78:	ldr	x28, [x8, #904]
  402d7c:	adrp	x0, 407000 <ferror@plt+0x4640>
  402d80:	add	x0, x0, #0xb7a
  402d84:	mov	x1, x28
  402d88:	bl	4026c0 <strcmp@plt>
  402d8c:	cbz	w0, 402ea8 <ferror@plt+0x4e8>
  402d90:	adrp	x0, 408000 <ferror@plt+0x5640>
  402d94:	add	x0, x0, #0xd4
  402d98:	mov	x1, x28
  402d9c:	bl	4026c0 <strcmp@plt>
  402da0:	cbz	w0, 402eb0 <ferror@plt+0x4f0>
  402da4:	adrp	x0, 407000 <ferror@plt+0x4640>
  402da8:	add	x0, x0, #0xb7e
  402dac:	mov	x1, x28
  402db0:	bl	4026c0 <strcmp@plt>
  402db4:	cbz	w0, 402eb8 <ferror@plt+0x4f8>
  402db8:	adrp	x0, 407000 <ferror@plt+0x4640>
  402dbc:	add	x0, x0, #0xb82
  402dc0:	mov	x1, x28
  402dc4:	bl	4026c0 <strcmp@plt>
  402dc8:	cbz	w0, 402ec0 <ferror@plt+0x500>
  402dcc:	adrp	x0, 407000 <ferror@plt+0x4640>
  402dd0:	add	x0, x0, #0xb86
  402dd4:	mov	x1, x28
  402dd8:	bl	4026c0 <strcmp@plt>
  402ddc:	cbz	w0, 402ec8 <ferror@plt+0x508>
  402de0:	adrp	x0, 407000 <ferror@plt+0x4640>
  402de4:	add	x0, x0, #0xb8a
  402de8:	mov	x1, x28
  402dec:	bl	4026c0 <strcmp@plt>
  402df0:	cbz	w0, 402ed0 <ferror@plt+0x510>
  402df4:	adrp	x0, 407000 <ferror@plt+0x4640>
  402df8:	add	x0, x0, #0xb8f
  402dfc:	mov	x1, x28
  402e00:	bl	4026c0 <strcmp@plt>
  402e04:	cbnz	w0, 403e90 <ferror@plt+0x14d0>
  402e08:	mov	w8, #0x6                   	// #6
  402e0c:	b	402ed4 <ferror@plt+0x514>
  402e10:	adrp	x8, 419000 <ferror@plt+0x16640>
  402e14:	ldr	x28, [x8, #904]
  402e18:	adrp	x1, 407000 <ferror@plt+0x4640>
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	x0, xzr
  402e24:	add	x1, x1, #0x9dc
  402e28:	bl	402880 <dcgettext@plt>
  402e2c:	mov	x1, x0
  402e30:	mov	x0, x28
  402e34:	adrp	x28, 407000 <ferror@plt+0x4640>
  402e38:	add	x28, x28, #0x704
  402e3c:	bl	405800 <ferror@plt+0x2e40>
  402e40:	str	w0, [sp, #72]
  402e44:	b	402ce8 <ferror@plt+0x328>
  402e48:	ldrb	w8, [sp, #120]
  402e4c:	mov	w9, #0x41                  	// #65
  402e50:	orr	w8, w8, w9
  402e54:	strb	w8, [sp, #120]
  402e58:	b	402ce8 <ferror@plt+0x328>
  402e5c:	ldrb	w8, [sp, #120]
  402e60:	orr	w8, w8, #0x10
  402e64:	strb	w8, [sp, #120]
  402e68:	b	402ce8 <ferror@plt+0x328>
  402e6c:	ldrb	w8, [sp, #120]
  402e70:	orr	w8, w8, #0x40
  402e74:	strb	w8, [sp, #120]
  402e78:	b	402ce8 <ferror@plt+0x328>
  402e7c:	ldrb	w8, [sp, #120]
  402e80:	orr	w8, w8, #0x20
  402e84:	strb	w8, [sp, #120]
  402e88:	b	402ce8 <ferror@plt+0x328>
  402e8c:	ldrb	w8, [sp, #120]
  402e90:	orr	w8, w8, #0x8
  402e94:	strb	w8, [sp, #120]
  402e98:	b	402ce8 <ferror@plt+0x328>
  402e9c:	adrp	x8, 419000 <ferror@plt+0x16640>
  402ea0:	ldr	x25, [x8, #904]
  402ea4:	b	402ce8 <ferror@plt+0x328>
  402ea8:	mov	w8, wzr
  402eac:	b	402ed4 <ferror@plt+0x514>
  402eb0:	mov	w8, #0x1                   	// #1
  402eb4:	b	402ed4 <ferror@plt+0x514>
  402eb8:	mov	w8, #0x2                   	// #2
  402ebc:	b	402ed4 <ferror@plt+0x514>
  402ec0:	mov	w8, #0x3                   	// #3
  402ec4:	b	402ed4 <ferror@plt+0x514>
  402ec8:	mov	w8, #0x4                   	// #4
  402ecc:	b	402ed4 <ferror@plt+0x514>
  402ed0:	mov	w8, #0x5                   	// #5
  402ed4:	add	x9, sp, #0x28
  402ed8:	add	x9, x9, w8, uxtw #2
  402edc:	mov	w10, #0x1                   	// #1
  402ee0:	str	w10, [x9, #48]
  402ee4:	ldr	w9, [sp, #116]
  402ee8:	cmp	w8, #0x1
  402eec:	adrp	x28, 407000 <ferror@plt+0x4640>
  402ef0:	add	x28, x28, #0x704
  402ef4:	add	w8, w9, #0x1
  402ef8:	str	w8, [sp, #116]
  402efc:	ldr	w8, [x29, #8]
  402f00:	csinc	w8, w8, wzr, ne  // ne = any
  402f04:	str	w8, [x29, #8]
  402f08:	b	402ce8 <ferror@plt+0x328>
  402f0c:	mov	x25, xzr
  402f10:	str	wzr, [x29, #8]
  402f14:	ldr	w8, [sp, #116]
  402f18:	cbnz	w8, 402f34 <ferror@plt+0x574>
  402f1c:	movi	v0.4s, #0x1
  402f20:	movi	v1.2s, #0x1
  402f24:	mov	w8, #0x1                   	// #1
  402f28:	stur	q0, [sp, #88]
  402f2c:	str	d1, [sp, #104]
  402f30:	str	w8, [sp, #112]
  402f34:	adrp	x8, 419000 <ferror@plt+0x16640>
  402f38:	ldrsw	x8, [x8, #912]
  402f3c:	adrp	x22, 419000 <ferror@plt+0x16640>
  402f40:	add	x22, x22, #0x3d0
  402f44:	cmp	w8, w20
  402f48:	b.ge	402fc4 <ferror@plt+0x604>  // b.tcont
  402f4c:	ldr	w9, [sp, #72]
  402f50:	cbnz	w9, 403ecc <ferror@plt+0x150c>
  402f54:	ldr	x20, [x26, x8, lsl #3]
  402f58:	adrp	x1, 407000 <ferror@plt+0x4640>
  402f5c:	add	x1, x1, #0xa7f
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, xzr
  402f68:	bl	402880 <dcgettext@plt>
  402f6c:	mov	x1, x0
  402f70:	mov	x0, x20
  402f74:	bl	405a7c <ferror@plt+0x30bc>
  402f78:	ldrb	w8, [sp, #120]
  402f7c:	adrp	x20, 419000 <ferror@plt+0x16640>
  402f80:	ldr	x9, [x20, #960]
  402f84:	str	x0, [sp, #80]
  402f88:	lsr	w10, w8, #1
  402f8c:	and	w10, w10, #0x4
  402f90:	and	w8, w8, #0xfffffffb
  402f94:	orr	w8, w10, w8
  402f98:	eor	w8, w8, #0x4
  402f9c:	strb	w8, [sp, #120]
  402fa0:	cbnz	x9, 402fd0 <ferror@plt+0x610>
  402fa4:	adrp	x8, 407000 <ferror@plt+0x4640>
  402fa8:	ldr	q0, [x8, #1088]
  402fac:	mov	w8, #0x4                   	// #4
  402fb0:	str	x8, [x20, #960]
  402fb4:	adrp	x8, 419000 <ferror@plt+0x16640>
  402fb8:	str	q0, [x8, #976]
  402fbc:	cbnz	x25, 402fd4 <ferror@plt+0x614>
  402fc0:	b	402ffc <ferror@plt+0x63c>
  402fc4:	adrp	x20, 419000 <ferror@plt+0x16640>
  402fc8:	ldr	x8, [x20, #960]
  402fcc:	cbz	x8, 40308c <ferror@plt+0x6cc>
  402fd0:	cbz	x25, 402ffc <ferror@plt+0x63c>
  402fd4:	adrp	x1, 419000 <ferror@plt+0x16640>
  402fd8:	adrp	x3, 419000 <ferror@plt+0x16640>
  402fdc:	adrp	x4, 404000 <ferror@plt+0x1640>
  402fe0:	add	x1, x1, #0x3d0
  402fe4:	add	x3, x3, #0x3c0
  402fe8:	add	x4, x4, #0x1b8
  402fec:	mov	w2, #0x16                  	// #22
  402ff0:	mov	x0, x25
  402ff4:	bl	406208 <ferror@plt+0x3848>
  402ff8:	tbnz	w0, #31, 403084 <ferror@plt+0x6c4>
  402ffc:	mov	w0, wzr
  403000:	bl	402980 <scols_init_debug@plt>
  403004:	bl	404e98 <ferror@plt+0x24d8>
  403008:	adrp	x25, 419000 <ferror@plt+0x16640>
  40300c:	str	x0, [x25, #1064]
  403010:	cbz	x0, 403eb0 <ferror@plt+0x14f0>
  403014:	ldr	x8, [x20, #960]
  403018:	adrp	x26, 419000 <ferror@plt+0x16640>
  40301c:	cbz	x8, 4030f8 <ferror@plt+0x738>
  403020:	mov	x9, xzr
  403024:	ldr	w10, [x22, x9, lsl #2]
  403028:	cmp	w10, #0x9
  40302c:	b.eq	403044 <ferror@plt+0x684>  // b.none
  403030:	add	x9, x9, #0x1
  403034:	cmp	x8, x9
  403038:	b.ne	403024 <ferror@plt+0x664>  // b.any
  40303c:	cbnz	x8, 403060 <ferror@plt+0x6a0>
  403040:	b	4030f8 <ferror@plt+0x738>
  403044:	mov	w0, #0x10                  	// #16
  403048:	mov	w1, #0x3                   	// #3
  40304c:	mov	w2, wzr
  403050:	bl	4027e0 <socket@plt>
  403054:	ldr	x8, [x20, #960]
  403058:	str	w0, [x26, #880]
  40305c:	cbz	x8, 4030f8 <ferror@plt+0x738>
  403060:	adrp	x9, 419000 <ferror@plt+0x16640>
  403064:	add	x9, x9, #0x3d0
  403068:	ldr	w10, [x9]
  40306c:	cmp	w10, #0xa
  403070:	b.eq	4030e4 <ferror@plt+0x724>  // b.none
  403074:	subs	x8, x8, #0x1
  403078:	add	x9, x9, #0x4
  40307c:	b.ne	403068 <ferror@plt+0x6a8>  // b.any
  403080:	b	4030f8 <ferror@plt+0x738>
  403084:	mov	w0, #0x1                   	// #1
  403088:	b	403c08 <ferror@plt+0x1248>
  40308c:	adrp	x8, 407000 <ferror@plt+0x4640>
  403090:	mov	w9, #0x8                   	// #8
  403094:	ldr	q0, [x8, #1072]
  403098:	str	w9, [x22, #16]
  40309c:	ldr	w9, [x29, #8]
  4030a0:	mov	w8, #0x5                   	// #5
  4030a4:	str	x8, [x20, #960]
  4030a8:	str	q0, [x22]
  4030ac:	cbz	w9, 4030cc <ferror@plt+0x70c>
  4030b0:	adrp	x8, 407000 <ferror@plt+0x4640>
  4030b4:	ldr	d0, [x8, #1112]
  4030b8:	adrp	x9, 419000 <ferror@plt+0x16640>
  4030bc:	mov	w8, #0x7                   	// #7
  4030c0:	add	x9, x9, #0x3e4
  4030c4:	str	x8, [x20, #960]
  4030c8:	str	d0, [x9]
  4030cc:	add	x9, x8, #0x1
  4030d0:	mov	w10, #0x6                   	// #6
  4030d4:	str	x9, [x20, #960]
  4030d8:	str	w10, [x22, x8, lsl #2]
  4030dc:	cbnz	x25, 402fd4 <ferror@plt+0x614>
  4030e0:	b	402ffc <ferror@plt+0x63c>
  4030e4:	adrp	x0, 407000 <ferror@plt+0x4640>
  4030e8:	add	x0, x0, #0xab7
  4030ec:	bl	4023b0 <mnt_new_table_from_file@plt>
  4030f0:	str	x0, [sp, #128]
  4030f4:	cbz	x0, 403eec <ferror@plt+0x152c>
  4030f8:	ldrb	w8, [x19, #1072]
  4030fc:	tbnz	w8, #2, 403a14 <ferror@plt+0x1054>
  403100:	bl	40708c <ferror@plt+0x46cc>
  403104:	mov	x27, x0
  403108:	cbz	x0, 403124 <ferror@plt+0x764>
  40310c:	add	x1, sp, #0x8c
  403110:	mov	x0, x27
  403114:	bl	407140 <ferror@plt+0x4780>
  403118:	cbz	w0, 403444 <ferror@plt+0xa84>
  40311c:	mov	w22, wzr
  403120:	b	403130 <ferror@plt+0x770>
  403124:	bl	402910 <__errno_location@plt>
  403128:	ldr	w8, [x0]
  40312c:	neg	w22, w8
  403130:	ldrb	w8, [x19, #1072]
  403134:	tbnz	w8, #2, 403a54 <ferror@plt+0x1094>
  403138:	mov	x0, x27
  40313c:	bl	4070dc <ferror@plt+0x471c>
  403140:	cbnz	w22, 403be4 <ferror@plt+0x1224>
  403144:	ldrb	w8, [x19, #1072]
  403148:	tbnz	w8, #3, 403c30 <ferror@plt+0x1270>
  40314c:	ldr	x23, [sp, #40]
  403150:	add	x22, sp, #0x28
  403154:	cmp	x23, x22
  403158:	b.eq	403350 <ferror@plt+0x990>  // b.none
  40315c:	adrp	x27, 419000 <ferror@plt+0x16640>
  403160:	b	403170 <ferror@plt+0x7b0>
  403164:	ldr	x23, [x23]
  403168:	cmp	x23, x22
  40316c:	b.eq	403350 <ferror@plt+0x990>  // b.none
  403170:	mov	x20, xzr
  403174:	sub	x24, x23, #0xc0
  403178:	sub	x28, x23, #0xa8
  40317c:	b	403190 <ferror@plt+0x7d0>
  403180:	str	x24, [x25, #24]
  403184:	add	x20, x20, #0x1
  403188:	cmp	x20, #0x7
  40318c:	b.eq	403164 <ferror@plt+0x7a4>  // b.none
  403190:	ldr	x26, [x28, x20, lsl #3]
  403194:	cbz	x26, 403184 <ferror@plt+0x7c4>
  403198:	mov	x8, x21
  40319c:	ldr	x8, [x8]
  4031a0:	cmp	x8, x21
  4031a4:	b.eq	403254 <ferror@plt+0x894>  // b.none
  4031a8:	mov	x25, x8
  4031ac:	ldr	x9, [x25, #-32]!
  4031b0:	cmp	x9, x26
  4031b4:	b.ne	40319c <ferror@plt+0x7dc>  // b.any
  4031b8:	ldrb	w8, [x19, #1072]
  4031bc:	tbnz	w8, #3, 40329c <ferror@plt+0x8dc>
  4031c0:	ldr	x8, [sp, #40]
  4031c4:	cmp	x8, x22
  4031c8:	b.eq	40320c <ferror@plt+0x84c>  // b.none
  4031cc:	ldr	w9, [x24, #4]
  4031d0:	b	4031e4 <ferror@plt+0x824>
  4031d4:	str	x10, [x23, #24]
  4031d8:	ldr	x8, [x8]
  4031dc:	cmp	x8, x22
  4031e0:	b.eq	40320c <ferror@plt+0x84c>  // b.none
  4031e4:	mov	x10, x8
  4031e8:	ldr	w11, [x10, #-192]!
  4031ec:	cmp	w11, w9
  4031f0:	b.eq	4031d4 <ferror@plt+0x814>  // b.none
  4031f4:	ldr	w10, [x10, #4]
  4031f8:	ldr	w11, [x24]
  4031fc:	cmp	w10, w11
  403200:	b.ne	4031d8 <ferror@plt+0x818>  // b.any
  403204:	str	x24, [x8, #24]
  403208:	b	4031d8 <ferror@plt+0x818>
  40320c:	ldrsw	x8, [x25, #8]
  403210:	ldr	x10, [x25, #56]
  403214:	add	x9, x25, #0x30
  403218:	add	x8, x24, x8, lsl #4
  40321c:	add	x11, x8, #0x50
  403220:	str	x11, [x25, #56]
  403224:	stp	x9, x10, [x8, #80]
  403228:	str	x11, [x10]
  40322c:	ldr	w9, [x25, #12]
  403230:	ldr	x8, [x25, #24]
  403234:	add	w9, w9, #0x1
  403238:	str	w9, [x25, #12]
  40323c:	cbz	x8, 403180 <ferror@plt+0x7c0>
  403240:	ldr	w8, [x8]
  403244:	ldr	w9, [x24]
  403248:	cmp	w8, w9
  40324c:	b.gt	403180 <ferror@plt+0x7c0>
  403250:	b	403184 <ferror@plt+0x7c4>
  403254:	mov	w0, #0x1                   	// #1
  403258:	mov	w1, #0x40                  	// #64
  40325c:	bl	4025d0 <calloc@plt>
  403260:	cbz	x0, 403c70 <ferror@plt+0x12b0>
  403264:	ldrb	w8, [x19, #1072]
  403268:	mov	x25, x0
  40326c:	tbnz	w8, #3, 4032f8 <ferror@plt+0x938>
  403270:	ldr	x10, [sp, #64]
  403274:	add	x8, x25, #0x30
  403278:	add	x9, x25, #0x20
  40327c:	str	w20, [x25, #8]
  403280:	str	x26, [x25]
  403284:	stp	x8, x8, [x25, #48]
  403288:	str	x9, [sp, #64]
  40328c:	stp	x21, x10, [x25, #32]
  403290:	str	x9, [x10]
  403294:	ldrb	w8, [x19, #1072]
  403298:	tbz	w8, #3, 4031c0 <ferror@plt+0x800>
  40329c:	ldr	x26, [x27, #896]
  4032a0:	bl	4024f0 <getpid@plt>
  4032a4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4032a8:	adrp	x3, 407000 <ferror@plt+0x4640>
  4032ac:	adrp	x4, 407000 <ferror@plt+0x4640>
  4032b0:	mov	w2, w0
  4032b4:	mov	x0, x26
  4032b8:	add	x1, x1, #0x57
  4032bc:	add	x3, x3, #0xb48
  4032c0:	add	x4, x4, #0xe98
  4032c4:	bl	402960 <fprintf@plt>
  4032c8:	ldrsw	x8, [x25, #8]
  4032cc:	adrp	x9, 407000 <ferror@plt+0x4640>
  4032d0:	add	x9, x9, #0x780
  4032d4:	ldr	w3, [x24]
  4032d8:	ldr	x4, [x9, x8, lsl #3]
  4032dc:	ldr	x5, [x25]
  4032e0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4032e4:	mov	x0, x25
  4032e8:	add	x1, x1, #0xfd
  4032ec:	mov	x2, x24
  4032f0:	bl	404570 <ferror@plt+0x1bb0>
  4032f4:	b	4031c0 <ferror@plt+0x800>
  4032f8:	ldr	x19, [x27, #896]
  4032fc:	bl	4024f0 <getpid@plt>
  403300:	adrp	x1, 408000 <ferror@plt+0x5640>
  403304:	adrp	x3, 407000 <ferror@plt+0x4640>
  403308:	adrp	x4, 407000 <ferror@plt+0x4640>
  40330c:	mov	w2, w0
  403310:	mov	x0, x19
  403314:	add	x1, x1, #0x57
  403318:	add	x3, x3, #0xb48
  40331c:	add	x4, x4, #0xe98
  403320:	adrp	x19, 419000 <ferror@plt+0x16640>
  403324:	bl	402960 <fprintf@plt>
  403328:	adrp	x9, 407000 <ferror@plt+0x4640>
  40332c:	sbfiz	x8, x20, #3, #32
  403330:	add	x9, x9, #0x780
  403334:	ldr	x2, [x9, x8]
  403338:	adrp	x1, 408000 <ferror@plt+0x5640>
  40333c:	mov	x0, x25
  403340:	add	x1, x1, #0xf1
  403344:	mov	x3, x26
  403348:	bl	404570 <ferror@plt+0x1bb0>
  40334c:	b	403270 <ferror@plt+0x8b0>
  403350:	ldr	x8, [sp, #56]
  403354:	adrp	x26, 419000 <ferror@plt+0x16640>
  403358:	cmp	x8, x21
  40335c:	b.eq	403ad0 <ferror@plt+0x1110>  // b.none
  403360:	ldr	x9, [sp, #64]
  403364:	add	x8, sp, #0x110
  403368:	movi	v0.2d, #0x0
  40336c:	stp	q0, q0, [x8, #128]
  403370:	stp	q0, q0, [x8, #96]
  403374:	stp	q0, q0, [x8, #64]
  403378:	stp	q0, q0, [x8, #32]
  40337c:	stp	q0, q0, [x8]
  403380:	str	xzr, [sp, #432]
  403384:	str	xzr, [x9]
  403388:	ldr	x11, [sp, #56]
  40338c:	cbz	x11, 403a0c <ferror@plt+0x104c>
  403390:	mov	x12, xzr
  403394:	mov	x8, xzr
  403398:	add	x9, sp, #0x110
  40339c:	ldr	x10, [x11]
  4033a0:	mov	x13, xzr
  4033a4:	str	xzr, [x11]
  4033a8:	cbnz	x12, 4033f4 <ferror@plt+0xa34>
  4033ac:	cmp	x13, #0x13
  4033b0:	cset	w12, hi  // hi = pmore
  4033b4:	cmp	x13, x8
  4033b8:	sub	x12, x13, x12
  4033bc:	csel	x13, x12, x13, hi  // hi = pmore
  4033c0:	csel	x8, x12, x8, hi  // hi = pmore
  4033c4:	str	x11, [x9, x13, lsl #3]
  4033c8:	cbz	x10, 40391c <ferror@plt+0xf5c>
  4033cc:	ldr	x12, [sp, #272]
  4033d0:	mov	x11, x10
  4033d4:	b	40339c <ferror@plt+0x9dc>
  4033d8:	mov	x11, x12
  4033dc:	str	x11, [x14]
  4033e0:	str	xzr, [x9, x13, lsl #3]
  4033e4:	add	x13, x13, #0x1
  4033e8:	ldr	x12, [x9, x13, lsl #3]
  4033ec:	ldur	x11, [x29, #-144]
  4033f0:	cbz	x12, 4033ac <ferror@plt+0x9ec>
  4033f4:	sub	x14, x29, #0x90
  4033f8:	cbnz	x11, 403418 <ferror@plt+0xa58>
  4033fc:	b	4033d8 <ferror@plt+0xa18>
  403400:	str	x12, [x14]
  403404:	ldr	x15, [x12]
  403408:	mov	x14, x12
  40340c:	mov	x12, x15
  403410:	cbz	x12, 40343c <ferror@plt+0xa7c>
  403414:	cbz	x11, 40343c <ferror@plt+0xa7c>
  403418:	ldur	x15, [x12, #-32]
  40341c:	ldur	x16, [x11, #-32]
  403420:	cmp	x15, x16
  403424:	b.ls	403400 <ferror@plt+0xa40>  // b.plast
  403428:	str	x11, [x14]
  40342c:	ldr	x15, [x11]
  403430:	mov	x14, x11
  403434:	mov	x11, x15
  403438:	cbnz	x12, 403414 <ferror@plt+0xa54>
  40343c:	cbnz	x12, 4033d8 <ferror@plt+0xa18>
  403440:	b	4033dc <ferror@plt+0xa1c>
  403444:	adrp	x20, 408000 <ferror@plt+0x5640>
  403448:	add	x20, x20, #0x91
  40344c:	mov	w28, #0xfffffffe            	// #-2
  403450:	str	x27, [sp, #16]
  403454:	b	403468 <ferror@plt+0xaa8>
  403458:	add	x1, sp, #0x8c
  40345c:	mov	x0, x27
  403460:	bl	407140 <ferror@plt+0x4780>
  403464:	cbnz	w0, 40311c <ferror@plt+0x75c>
  403468:	ldrb	w8, [x19, #1072]
  40346c:	ldr	w23, [sp, #140]
  403470:	tbnz	w8, #2, 403838 <ferror@plt+0xe78>
  403474:	add	x0, sp, #0x110
  403478:	mov	w1, #0x2000                	// #8192
  40347c:	mov	x2, x20
  403480:	mov	w3, w23
  403484:	bl	4024a0 <snprintf@plt>
  403488:	add	x0, sp, #0x110
  40348c:	bl	402440 <opendir@plt>
  403490:	cbz	x0, 403598 <ferror@plt+0xbd8>
  403494:	mov	x23, x0
  403498:	mov	w0, #0x1                   	// #1
  40349c:	mov	w1, #0xe8                  	// #232
  4034a0:	bl	4025d0 <calloc@plt>
  4034a4:	cbz	x0, 403e68 <ferror@plt+0x14a8>
  4034a8:	mov	x24, x0
  4034ac:	str	w28, [x0, #224]
  4034b0:	mov	x0, x23
  4034b4:	bl	402800 <dirfd@plt>
  4034b8:	mov	w1, w0
  4034bc:	add	x2, sp, #0x90
  4034c0:	mov	w0, wzr
  4034c4:	bl	402860 <__fxstat@plt>
  4034c8:	cbnz	w0, 4034dc <ferror@plt+0xb1c>
  4034cc:	ldr	w1, [sp, #168]
  4034d0:	ldr	x0, [x25, #1064]
  4034d4:	str	w1, [x24, #16]
  4034d8:	bl	404eec <ferror@plt+0x252c>
  4034dc:	mov	x0, x23
  4034e0:	bl	402800 <dirfd@plt>
  4034e4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4034e8:	add	x1, x1, #0x33f
  4034ec:	mov	w2, wzr
  4034f0:	bl	4028e0 <openat@plt>
  4034f4:	tbnz	w0, #31, 403588 <ferror@plt+0xbc8>
  4034f8:	adrp	x1, 407000 <ferror@plt+0x4640>
  4034fc:	add	x1, x1, #0xb8d
  403500:	bl	402590 <fdopen@plt>
  403504:	cbz	x0, 403588 <ferror@plt+0xbc8>
  403508:	mov	x3, x0
  40350c:	sub	x0, x29, #0x90
  403510:	sub	x1, x29, #0xa0
  403514:	mov	w2, #0xa                   	// #10
  403518:	stur	xzr, [x29, #-144]
  40351c:	stur	xzr, [x29, #-160]
  403520:	str	x3, [x29, #8]
  403524:	bl	402950 <__getdelim@plt>
  403528:	tbnz	x0, #63, 4035b4 <ferror@plt+0xbf4>
  40352c:	ldur	x22, [x29, #-144]
  403530:	mov	w1, #0x29                  	// #41
  403534:	mov	x0, x22
  403538:	bl	402660 <strrchr@plt>
  40353c:	cbz	x0, 4035a8 <ferror@plt+0xbe8>
  403540:	adrp	x1, 408000 <ferror@plt+0x5640>
  403544:	mov	x26, x0
  403548:	mov	x0, x22
  40354c:	add	x1, x1, #0xbf
  403550:	mov	x2, x24
  403554:	bl	402890 <__isoc99_sscanf@plt>
  403558:	cmp	w0, #0x1
  40355c:	b.ne	4035a8 <ferror@plt+0xbe8>  // b.any
  403560:	adrp	x1, 408000 <ferror@plt+0x5640>
  403564:	add	x2, x24, #0xc
  403568:	add	x3, x24, #0x4
  40356c:	mov	x0, x26
  403570:	add	x1, x1, #0xc4
  403574:	bl	402890 <__isoc99_sscanf@plt>
  403578:	cmp	w0, #0x2
  40357c:	mov	w8, #0xffffffea            	// #-22
  403580:	csel	w22, wzr, w8, eq  // eq = none
  403584:	b	4035ac <ferror@plt+0xbec>
  403588:	bl	402910 <__errno_location@plt>
  40358c:	ldr	w8, [x0]
  403590:	neg	w22, w8
  403594:	b	40389c <ferror@plt+0xedc>
  403598:	bl	402910 <__errno_location@plt>
  40359c:	ldr	w8, [x0]
  4035a0:	neg	w22, w8
  4035a4:	b	4038b0 <ferror@plt+0xef0>
  4035a8:	mov	w22, #0xffffffea            	// #-22
  4035ac:	adrp	x26, 419000 <ferror@plt+0x16640>
  4035b0:	b	4035c0 <ferror@plt+0xc00>
  4035b4:	bl	402910 <__errno_location@plt>
  4035b8:	ldr	w8, [x0]
  4035bc:	neg	w22, w8
  4035c0:	ldur	x0, [x29, #-144]
  4035c4:	bl	402720 <free@plt>
  4035c8:	tbnz	w22, #31, 403894 <ferror@plt+0xed4>
  4035cc:	mov	x28, xzr
  4035d0:	add	x27, x24, #0x50
  4035d4:	add	x20, x24, #0x18
  4035d8:	add	x25, sp, #0x28
  4035dc:	b	4035f8 <ferror@plt+0xc38>
  4035e0:	ldur	w25, [x8, #-8]
  4035e4:	str	w25, [x24, #224]
  4035e8:	add	x25, sp, #0x28
  4035ec:	add	x28, x28, #0x1
  4035f0:	cmp	x28, #0x7
  4035f4:	b.eq	403810 <ferror@plt+0xe50>  // b.none
  4035f8:	add	x8, x25, x28, lsl #2
  4035fc:	ldr	w8, [x8, #48]
  403600:	add	x9, x27, x28, lsl #4
  403604:	stp	x9, x9, [x9]
  403608:	cbz	w8, 4035ec <ferror@plt+0xc2c>
  40360c:	mov	x0, x23
  403610:	bl	402800 <dirfd@plt>
  403614:	adrp	x8, 407000 <ferror@plt+0x4640>
  403618:	add	x8, x8, #0x780
  40361c:	ldr	x3, [x8, x28, lsl #3]
  403620:	adrp	x2, 408000 <ferror@plt+0x5640>
  403624:	mov	w22, w0
  403628:	sub	x0, x29, #0xa0
  40362c:	mov	w1, #0x10                  	// #16
  403630:	add	x2, x2, #0x261
  403634:	bl	4024a0 <snprintf@plt>
  403638:	sub	x2, x29, #0xa0
  40363c:	sub	x3, x29, #0x90
  403640:	mov	w0, wzr
  403644:	mov	w1, w22
  403648:	mov	w4, wzr
  40364c:	bl	4029b0 <__fxstatat@plt>
  403650:	cbz	w0, 40368c <ferror@plt+0xccc>
  403654:	bl	402910 <__errno_location@plt>
  403658:	ldr	w8, [x0]
  40365c:	mov	w9, #0xd                   	// #13
  403660:	sub	w9, w9, w8
  403664:	cmp	w9, #0xd
  403668:	b.hi	40387c <ferror@plt+0xebc>  // b.pmore
  40366c:	mov	w10, #0x1                   	// #1
  403670:	lsl	w9, w10, w9
  403674:	mov	w10, #0x2801                	// #10241
  403678:	tst	w9, w10
  40367c:	b.eq	40387c <ferror@plt+0xebc>  // b.none
  403680:	cmp	x28, #0x1
  403684:	b.ne	4035ec <ferror@plt+0xc2c>  // b.any
  403688:	b	40369c <ferror@plt+0xcdc>
  40368c:	ldur	x8, [x29, #-136]
  403690:	str	x8, [x20, x28, lsl #3]
  403694:	cmp	x28, #0x1
  403698:	b.ne	4035ec <ferror@plt+0xc2c>  // b.any
  40369c:	mov	x0, x23
  4036a0:	bl	402800 <dirfd@plt>
  4036a4:	adrp	x10, 419000 <ferror@plt+0x16640>
  4036a8:	add	x10, x10, #0x3b0
  4036ac:	ldr	x8, [x10]
  4036b0:	ldr	x22, [x20, x28, lsl #3]
  4036b4:	cmp	x8, x10
  4036b8:	b.eq	4036d4 <ferror@plt+0xd14>  // b.none
  4036bc:	ldur	x9, [x8, #-16]
  4036c0:	cmp	x9, x22
  4036c4:	b.eq	4035e0 <ferror@plt+0xc20>  // b.none
  4036c8:	ldr	x8, [x8]
  4036cc:	cmp	x8, x10
  4036d0:	b.ne	4036bc <ferror@plt+0xcfc>  // b.any
  4036d4:	ldr	w8, [x26, #880]
  4036d8:	tbnz	w8, #31, 4037c4 <ferror@plt+0xe04>
  4036dc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4036e0:	add	x1, x1, #0xd1
  4036e4:	mov	w2, wzr
  4036e8:	bl	4028e0 <openat@plt>
  4036ec:	tbnz	w0, #31, 4037cc <ferror@plt+0xe0c>
  4036f0:	mov	x8, #0x1c                  	// #28
  4036f4:	movk	x8, #0x5a, lsl #32
  4036f8:	adrp	x25, 419000 <ferror@plt+0x16640>
  4036fc:	mov	w26, w0
  403700:	movk	x8, #0x1, lsl #48
  403704:	ldr	w0, [x25, #880]
  403708:	stur	x8, [x29, #-144]
  40370c:	sub	x8, x29, #0x90
  403710:	strb	wzr, [x8, #16]
  403714:	mov	w8, #0x8                   	// #8
  403718:	movk	w8, #0x3, lsl #16
  40371c:	sub	x1, x29, #0x90
  403720:	mov	w2, #0x1c                  	// #28
  403724:	mov	w3, wzr
  403728:	stp	w8, w26, [x29, #-124]
  40372c:	bl	402790 <send@plt>
  403730:	tbnz	x0, #63, 4037b4 <ferror@plt+0xdf4>
  403734:	ldr	w0, [x25, #880]
  403738:	sub	x1, x29, #0x90
  40373c:	mov	w2, #0x2c                  	// #44
  403740:	mov	w3, wzr
  403744:	bl	402670 <recv@plt>
  403748:	tbnz	x0, #63, 4037b4 <ferror@plt+0xdf4>
  40374c:	cmp	x0, #0x10
  403750:	b.cc	4037b4 <ferror@plt+0xdf4>  // b.lo, b.ul, b.last
  403754:	sub	x8, x29, #0x90
  403758:	ldrh	w8, [x8, #4]
  40375c:	cmp	w8, #0x58
  403760:	b.ne	4037b4 <ferror@plt+0xdf4>  // b.any
  403764:	ldur	w8, [x29, #-144]
  403768:	cmp	w8, #0x10
  40376c:	b.cc	4037b4 <ferror@plt+0xdf4>  // b.lo, b.ul, b.last
  403770:	cmp	x0, x8
  403774:	b.cc	4037b4 <ferror@plt+0xdf4>  // b.lo, b.ul, b.last
  403778:	sub	w8, w8, #0x14
  40377c:	cmp	w8, #0x4
  403780:	b.lt	4037b4 <ferror@plt+0xdf4>  // b.tstop
  403784:	sub	x9, x29, #0x90
  403788:	ldrh	w9, [x9, #22]
  40378c:	cmp	w9, #0x1
  403790:	b.ne	4037b4 <ferror@plt+0xdf4>  // b.any
  403794:	sub	x9, x29, #0x90
  403798:	ldrh	w9, [x9, #20]
  40379c:	cmp	w9, #0x4
  4037a0:	b.cc	4037b4 <ferror@plt+0xdf4>  // b.lo, b.ul, b.last
  4037a4:	cmp	w8, w9
  4037a8:	b.lt	4037b4 <ferror@plt+0xdf4>  // b.tstop
  4037ac:	ldur	w25, [x29, #-120]
  4037b0:	b	4037b8 <ferror@plt+0xdf8>
  4037b4:	mov	w25, #0xfffffffe            	// #-2
  4037b8:	mov	w0, w26
  4037bc:	bl	402650 <close@plt>
  4037c0:	b	4037d0 <ferror@plt+0xe10>
  4037c4:	mov	w25, #0xfffffffe            	// #-2
  4037c8:	b	4037d4 <ferror@plt+0xe14>
  4037cc:	mov	w25, #0xfffffffe            	// #-2
  4037d0:	adrp	x26, 419000 <ferror@plt+0x16640>
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	mov	w1, #0x20                  	// #32
  4037dc:	bl	4025d0 <calloc@plt>
  4037e0:	cbz	x0, 403e7c <ferror@plt+0x14bc>
  4037e4:	adrp	x10, 419000 <ferror@plt+0x16640>
  4037e8:	add	x10, x10, #0x3b0
  4037ec:	ldr	x8, [x10]
  4037f0:	add	x9, x0, #0x10
  4037f4:	str	x22, [x0]
  4037f8:	str	w25, [x0, #8]
  4037fc:	str	x9, [x8, #8]
  403800:	stp	x8, x10, [x0, #16]
  403804:	adrp	x8, 419000 <ferror@plt+0x16640>
  403808:	str	x9, [x8, #944]
  40380c:	b	4035e4 <ferror@plt+0xc24>
  403810:	ldrb	w8, [x19, #1072]
  403814:	add	x20, x24, #0xc0
  403818:	stp	x20, x20, [x24, #192]
  40381c:	tbnz	w8, #2, 4038d4 <ferror@plt+0xf14>
  403820:	ldr	x8, [sp, #48]
  403824:	mov	w22, wzr
  403828:	str	x20, [sp, #48]
  40382c:	stp	x25, x8, [x24, #192]
  403830:	str	x20, [x8]
  403834:	b	403880 <ferror@plt+0xec0>
  403838:	adrp	x8, 419000 <ferror@plt+0x16640>
  40383c:	ldr	x22, [x8, #896]
  403840:	bl	4024f0 <getpid@plt>
  403844:	adrp	x1, 408000 <ferror@plt+0x5640>
  403848:	adrp	x3, 407000 <ferror@plt+0x4640>
  40384c:	adrp	x4, 408000 <ferror@plt+0x5640>
  403850:	mov	w2, w0
  403854:	mov	x0, x22
  403858:	add	x1, x1, #0x57
  40385c:	add	x3, x3, #0xb48
  403860:	add	x4, x4, #0x65
  403864:	bl	402960 <fprintf@plt>
  403868:	adrp	x0, 408000 <ferror@plt+0x5640>
  40386c:	add	x0, x0, #0x86
  403870:	mov	w1, w23
  403874:	bl	4044e0 <ferror@plt+0x1b20>
  403878:	b	403474 <ferror@plt+0xab4>
  40387c:	neg	w22, w8
  403880:	ldr	x27, [sp, #16]
  403884:	adrp	x20, 408000 <ferror@plt+0x5640>
  403888:	adrp	x25, 419000 <ferror@plt+0x16640>
  40388c:	add	x20, x20, #0x91
  403890:	mov	w28, #0xfffffffe            	// #-2
  403894:	ldr	x0, [x29, #8]
  403898:	bl	4024e0 <fclose@plt>
  40389c:	mov	x0, x23
  4038a0:	bl	402630 <closedir@plt>
  4038a4:	cbz	w22, 403458 <ferror@plt+0xa98>
  4038a8:	mov	x0, x24
  4038ac:	bl	402720 <free@plt>
  4038b0:	add	w8, w22, #0xd
  4038b4:	cmp	w8, #0xd
  4038b8:	b.hi	403130 <ferror@plt+0x770>  // b.pmore
  4038bc:	mov	w9, #0x1                   	// #1
  4038c0:	lsl	w8, w9, w8
  4038c4:	mov	w9, #0x2801                	// #10241
  4038c8:	tst	w8, w9
  4038cc:	b.ne	403458 <ferror@plt+0xa98>  // b.any
  4038d0:	b	403130 <ferror@plt+0x770>
  4038d4:	adrp	x8, 419000 <ferror@plt+0x16640>
  4038d8:	ldr	x22, [x8, #896]
  4038dc:	bl	4024f0 <getpid@plt>
  4038e0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4038e4:	adrp	x3, 407000 <ferror@plt+0x4640>
  4038e8:	adrp	x4, 408000 <ferror@plt+0x5640>
  4038ec:	mov	w2, w0
  4038f0:	mov	x0, x22
  4038f4:	add	x1, x1, #0x57
  4038f8:	add	x3, x3, #0xb48
  4038fc:	add	x4, x4, #0x65
  403900:	bl	402960 <fprintf@plt>
  403904:	ldr	w2, [x24]
  403908:	adrp	x1, 408000 <ferror@plt+0x5640>
  40390c:	mov	x0, x24
  403910:	add	x1, x1, #0x9a
  403914:	bl	404570 <ferror@plt+0x1bb0>
  403918:	b	403820 <ferror@plt+0xe60>
  40391c:	cbz	x8, 403a94 <ferror@plt+0x10d4>
  403920:	mov	x9, xzr
  403924:	mov	x10, xzr
  403928:	add	x11, sp, #0x110
  40392c:	b	403948 <ferror@plt+0xf88>
  403930:	mov	x9, x12
  403934:	str	x9, [x13]
  403938:	ldur	x9, [x29, #-144]
  40393c:	add	x10, x10, #0x1
  403940:	cmp	x10, x8
  403944:	b.eq	4039a0 <ferror@plt+0xfe0>  // b.none
  403948:	ldr	x12, [x11, x10, lsl #3]
  40394c:	cbz	x12, 40393c <ferror@plt+0xf7c>
  403950:	sub	x13, x29, #0x90
  403954:	cbnz	x9, 403974 <ferror@plt+0xfb4>
  403958:	b	403930 <ferror@plt+0xf70>
  40395c:	str	x12, [x13]
  403960:	ldr	x14, [x12]
  403964:	mov	x13, x12
  403968:	mov	x12, x14
  40396c:	cbz	x12, 403998 <ferror@plt+0xfd8>
  403970:	cbz	x9, 403998 <ferror@plt+0xfd8>
  403974:	ldur	x14, [x12, #-32]
  403978:	ldur	x15, [x9, #-32]
  40397c:	cmp	x14, x15
  403980:	b.ls	40395c <ferror@plt+0xf9c>  // b.plast
  403984:	str	x9, [x13]
  403988:	ldr	x14, [x9]
  40398c:	mov	x13, x9
  403990:	mov	x9, x14
  403994:	cbnz	x12, 403970 <ferror@plt+0xfb0>
  403998:	cbnz	x12, 403930 <ferror@plt+0xf70>
  40399c:	b	403934 <ferror@plt+0xf74>
  4039a0:	add	x10, sp, #0x110
  4039a4:	ldr	x8, [x10, x8, lsl #3]
  4039a8:	mov	x10, x21
  4039ac:	cmp	x8, #0x0
  4039b0:	cset	w11, ne  // ne = any
  4039b4:	cbz	x9, 403aa8 <ferror@plt+0x10e8>
  4039b8:	cbz	x8, 403aa8 <ferror@plt+0x10e8>
  4039bc:	ldur	x11, [x8, #-32]
  4039c0:	ldur	x12, [x9, #-32]
  4039c4:	cmp	x11, x12
  4039c8:	b.ls	4039e4 <ferror@plt+0x1024>  // b.plast
  4039cc:	str	x9, [x10]
  4039d0:	ldr	x11, [x9]
  4039d4:	str	x10, [x9, #8]
  4039d8:	mov	x10, x9
  4039dc:	mov	x9, x11
  4039e0:	b	4039f8 <ferror@plt+0x1038>
  4039e4:	str	x8, [x10]
  4039e8:	ldr	x11, [x8]
  4039ec:	str	x10, [x8, #8]
  4039f0:	mov	x10, x8
  4039f4:	mov	x8, x11
  4039f8:	cmp	x8, #0x0
  4039fc:	cset	w11, ne  // ne = any
  403a00:	cbz	x8, 403aa8 <ferror@plt+0x10e8>
  403a04:	cbnz	x9, 4039bc <ferror@plt+0xffc>
  403a08:	b	403aa8 <ferror@plt+0x10e8>
  403a0c:	mov	x8, xzr
  403a10:	b	403a98 <ferror@plt+0x10d8>
  403a14:	adrp	x8, 419000 <ferror@plt+0x16640>
  403a18:	ldr	x20, [x8, #896]
  403a1c:	bl	4024f0 <getpid@plt>
  403a20:	adrp	x1, 408000 <ferror@plt+0x5640>
  403a24:	adrp	x3, 407000 <ferror@plt+0x4640>
  403a28:	adrp	x4, 408000 <ferror@plt+0x5640>
  403a2c:	mov	w2, w0
  403a30:	add	x1, x1, #0x57
  403a34:	add	x3, x3, #0xb48
  403a38:	add	x4, x4, #0x65
  403a3c:	mov	x0, x20
  403a40:	bl	402960 <fprintf@plt>
  403a44:	adrp	x0, 408000 <ferror@plt+0x5640>
  403a48:	add	x0, x0, #0x6a
  403a4c:	bl	4044e0 <ferror@plt+0x1b20>
  403a50:	b	403100 <ferror@plt+0x740>
  403a54:	adrp	x8, 419000 <ferror@plt+0x16640>
  403a58:	ldr	x20, [x8, #896]
  403a5c:	bl	4024f0 <getpid@plt>
  403a60:	adrp	x1, 408000 <ferror@plt+0x5640>
  403a64:	adrp	x3, 407000 <ferror@plt+0x4640>
  403a68:	adrp	x4, 408000 <ferror@plt+0x5640>
  403a6c:	mov	w2, w0
  403a70:	add	x1, x1, #0x57
  403a74:	add	x3, x3, #0xb48
  403a78:	add	x4, x4, #0x65
  403a7c:	mov	x0, x20
  403a80:	bl	402960 <fprintf@plt>
  403a84:	adrp	x0, 408000 <ferror@plt+0x5640>
  403a88:	add	x0, x0, #0x78
  403a8c:	bl	4044e0 <ferror@plt+0x1b20>
  403a90:	b	403138 <ferror@plt+0x778>
  403a94:	ldr	x8, [sp, #272]
  403a98:	cmp	x8, #0x0
  403a9c:	mov	x9, xzr
  403aa0:	cset	w11, ne  // ne = any
  403aa4:	mov	x10, x21
  403aa8:	cmp	w11, #0x0
  403aac:	csel	x8, x8, x9, ne  // ne = any
  403ab0:	str	x8, [x10]
  403ab4:	mov	x9, x10
  403ab8:	mov	x10, x8
  403abc:	ldr	x8, [x8]
  403ac0:	str	x9, [x10, #8]
  403ac4:	cbnz	x8, 403ab4 <ferror@plt+0x10f4>
  403ac8:	str	x21, [x10]
  403acc:	str	x10, [sp, #64]
  403ad0:	ldr	x8, [sp, #80]
  403ad4:	adrp	x25, 419000 <ferror@plt+0x16640>
  403ad8:	cbz	x8, 403b5c <ferror@plt+0x119c>
  403adc:	mov	x22, x21
  403ae0:	ldr	x22, [x22]
  403ae4:	cmp	x22, x21
  403ae8:	b.eq	403cf0 <ferror@plt+0x1330>  // b.none
  403aec:	mov	x19, x22
  403af0:	ldr	x9, [x19, #-32]!
  403af4:	cmp	x9, x8
  403af8:	b.ne	403ae0 <ferror@plt+0x1120>  // b.any
  403afc:	add	x0, sp, #0x28
  403b00:	bl	404630 <ferror@plt+0x1c70>
  403b04:	cbz	x0, 403bc8 <ferror@plt+0x1208>
  403b08:	mov	x21, x22
  403b0c:	ldr	x23, [x21, #16]!
  403b10:	mov	x20, x0
  403b14:	b	403b1c <ferror@plt+0x115c>
  403b18:	ldr	x23, [x23]
  403b1c:	cmp	x23, x21
  403b20:	b.eq	403b4c <ferror@plt+0x118c>  // b.none
  403b24:	ldursw	x8, [x22, #-24]
  403b28:	sub	x8, x23, x8, lsl #4
  403b2c:	ldr	x9, [x8, #128]
  403b30:	cbnz	x9, 403b18 <ferror@plt+0x1158>
  403b34:	sub	x2, x8, #0x50
  403b38:	add	x0, sp, #0x28
  403b3c:	mov	x1, x20
  403b40:	mov	x3, x19
  403b44:	bl	404874 <ferror@plt+0x1eb4>
  403b48:	b	403b18 <ferror@plt+0x1158>
  403b4c:	mov	x0, x20
  403b50:	bl	402810 <scols_print_table@plt>
  403b54:	mov	x0, x20
  403b58:	b	403bdc <ferror@plt+0x121c>
  403b5c:	add	x0, sp, #0x28
  403b60:	bl	404630 <ferror@plt+0x1c70>
  403b64:	cbz	x0, 403bc8 <ferror@plt+0x1208>
  403b68:	ldr	x20, [sp, #56]
  403b6c:	mov	x19, x0
  403b70:	b	403b8c <ferror@plt+0x11cc>
  403b74:	ldur	x3, [x20, #-8]
  403b78:	sub	x2, x20, #0x20
  403b7c:	add	x0, sp, #0x28
  403b80:	mov	x1, x19
  403b84:	bl	4048fc <ferror@plt+0x1f3c>
  403b88:	ldr	x20, [x20]
  403b8c:	cmp	x20, x21
  403b90:	b.eq	403bd0 <ferror@plt+0x1210>  // b.none
  403b94:	ldr	w8, [sp, #72]
  403b98:	cbz	w8, 403b74 <ferror@plt+0x11b4>
  403b9c:	add	x9, x20, #0x10
  403ba0:	mov	x10, x9
  403ba4:	ldr	x10, [x10]
  403ba8:	cmp	x10, x9
  403bac:	b.eq	403b88 <ferror@plt+0x11c8>  // b.none
  403bb0:	ldursw	x11, [x20, #-24]
  403bb4:	sub	x11, x10, x11, lsl #4
  403bb8:	ldur	w11, [x11, #-80]
  403bbc:	cmp	w11, w8
  403bc0:	b.ne	403ba4 <ferror@plt+0x11e4>  // b.any
  403bc4:	b	403b74 <ferror@plt+0x11b4>
  403bc8:	mov	w22, #0xfffffff4            	// #-12
  403bcc:	b	403be4 <ferror@plt+0x1224>
  403bd0:	mov	x0, x19
  403bd4:	bl	402810 <scols_print_table@plt>
  403bd8:	mov	x0, x19
  403bdc:	bl	402640 <scols_unref_table@plt>
  403be0:	mov	w22, wzr
  403be4:	ldr	x0, [sp, #128]
  403be8:	bl	402920 <mnt_free_table@plt>
  403bec:	ldr	w0, [x26, #880]
  403bf0:	tbnz	w0, #31, 403bf8 <ferror@plt+0x1238>
  403bf4:	bl	402650 <close@plt>
  403bf8:	ldr	x0, [x25, #1064]
  403bfc:	bl	404ea4 <ferror@plt+0x24e4>
  403c00:	cmp	w22, #0x0
  403c04:	cset	w0, ne  // ne = any
  403c08:	add	sp, sp, #0x2, lsl #12
  403c0c:	add	sp, sp, #0x1b0
  403c10:	ldp	x20, x19, [sp, #96]
  403c14:	ldp	x22, x21, [sp, #80]
  403c18:	ldp	x24, x23, [sp, #64]
  403c1c:	ldp	x26, x25, [sp, #48]
  403c20:	ldp	x28, x27, [sp, #32]
  403c24:	ldp	x29, x30, [sp, #16]
  403c28:	ldr	d8, [sp], #112
  403c2c:	ret
  403c30:	adrp	x8, 419000 <ferror@plt+0x16640>
  403c34:	ldr	x20, [x8, #896]
  403c38:	bl	4024f0 <getpid@plt>
  403c3c:	adrp	x1, 408000 <ferror@plt+0x5640>
  403c40:	adrp	x3, 407000 <ferror@plt+0x4640>
  403c44:	adrp	x4, 407000 <ferror@plt+0x4640>
  403c48:	mov	w2, w0
  403c4c:	add	x1, x1, #0x57
  403c50:	add	x3, x3, #0xb48
  403c54:	add	x4, x4, #0xe98
  403c58:	mov	x0, x20
  403c5c:	bl	402960 <fprintf@plt>
  403c60:	adrp	x0, 408000 <ferror@plt+0x5640>
  403c64:	add	x0, x0, #0xdf
  403c68:	bl	4044e0 <ferror@plt+0x1b20>
  403c6c:	b	40314c <ferror@plt+0x78c>
  403c70:	adrp	x1, 408000 <ferror@plt+0x5640>
  403c74:	add	x1, x1, #0xa5
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	mov	w2, #0x40                  	// #64
  403c80:	bl	402990 <err@plt>
  403c84:	adrp	x8, 419000 <ferror@plt+0x16640>
  403c88:	ldr	x19, [x8, #896]
  403c8c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403c90:	add	x1, x1, #0xa2a
  403c94:	mov	w2, #0x5                   	// #5
  403c98:	mov	x0, xzr
  403c9c:	bl	402880 <dcgettext@plt>
  403ca0:	adrp	x8, 419000 <ferror@plt+0x16640>
  403ca4:	ldr	x2, [x8, #928]
  403ca8:	mov	x1, x0
  403cac:	mov	x0, x19
  403cb0:	bl	402960 <fprintf@plt>
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	bl	402380 <exit@plt>
  403cbc:	adrp	x1, 407000 <ferror@plt+0x4640>
  403cc0:	add	x1, x1, #0xa0c
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	mov	x0, xzr
  403ccc:	bl	402880 <dcgettext@plt>
  403cd0:	adrp	x8, 419000 <ferror@plt+0x16640>
  403cd4:	ldr	x1, [x8, #928]
  403cd8:	adrp	x2, 407000 <ferror@plt+0x4640>
  403cdc:	add	x2, x2, #0xa18
  403ce0:	bl	4028f0 <printf@plt>
  403ce4:	mov	w0, wzr
  403ce8:	bl	402380 <exit@plt>
  403cec:	bl	403f10 <ferror@plt+0x1550>
  403cf0:	adrp	x1, 407000 <ferror@plt+0x4640>
  403cf4:	add	x1, x1, #0xadf
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	mov	x0, xzr
  403d00:	bl	402880 <dcgettext@plt>
  403d04:	ldr	x2, [sp, #80]
  403d08:	mov	x1, x0
  403d0c:	mov	w0, #0x1                   	// #1
  403d10:	bl	4028b0 <errx@plt>
  403d14:	adrp	x21, 419000 <ferror@plt+0x16640>
  403d18:	ldr	x19, [x21, #896]
  403d1c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403d20:	add	x1, x1, #0xb4d
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	mov	x0, xzr
  403d2c:	bl	402880 <dcgettext@plt>
  403d30:	adrp	x8, 419000 <ferror@plt+0x16640>
  403d34:	ldr	x2, [x8, #928]
  403d38:	mov	x1, x0
  403d3c:	mov	x0, x19
  403d40:	bl	402960 <fprintf@plt>
  403d44:	adrp	x23, 407000 <ferror@plt+0x4640>
  403d48:	adrp	x24, 407000 <ferror@plt+0x4640>
  403d4c:	adrp	x25, 407000 <ferror@plt+0x4640>
  403d50:	adrp	x20, 407000 <ferror@plt+0x4640>
  403d54:	adrp	x19, 407000 <ferror@plt+0x4640>
  403d58:	adrp	x26, 407000 <ferror@plt+0x4640>
  403d5c:	adrp	x27, 407000 <ferror@plt+0x4640>
  403d60:	adrp	x28, 407000 <ferror@plt+0x4640>
  403d64:	mov	x22, xzr
  403d68:	add	x23, x23, #0x700
  403d6c:	add	x24, x24, #0x970
  403d70:	add	x25, x25, #0x460
  403d74:	add	x20, x20, #0xb6f
  403d78:	add	x19, x19, #0x9a7
  403d7c:	add	x26, x26, #0x9ab
  403d80:	add	x27, x27, #0x985
  403d84:	add	x28, x28, #0x97a
  403d88:	ldr	w8, [x23, x22]
  403d8c:	cmp	w8, #0x80
  403d90:	b.hi	403db4 <ferror@plt+0x13f4>  // b.pmore
  403d94:	adr	x9, 403da8 <ferror@plt+0x13e8>
  403d98:	ldrb	w10, [x25, x8]
  403d9c:	add	x9, x9, x10, lsl #2
  403da0:	mov	x2, x24
  403da4:	br	x9
  403da8:	adrp	x2, 407000 <ferror@plt+0x4640>
  403dac:	add	x2, x2, #0xe46
  403db0:	b	403e3c <ferror@plt+0x147c>
  403db4:	sub	w9, w8, #0x21
  403db8:	cmp	w9, #0x5d
  403dbc:	b.hi	403e48 <ferror@plt+0x1488>  // b.pmore
  403dc0:	ldr	x0, [x21, #896]
  403dc4:	adrp	x1, 407000 <ferror@plt+0x4640>
  403dc8:	add	x1, x1, #0xb75
  403dcc:	mov	w2, w8
  403dd0:	bl	402960 <fprintf@plt>
  403dd4:	b	403e48 <ferror@plt+0x1488>
  403dd8:	adrp	x2, 407000 <ferror@plt+0x4640>
  403ddc:	add	x2, x2, #0x99b
  403de0:	b	403e3c <ferror@plt+0x147c>
  403de4:	adrp	x2, 407000 <ferror@plt+0x4640>
  403de8:	add	x2, x2, #0xe2a
  403dec:	b	403e3c <ferror@plt+0x147c>
  403df0:	adrp	x2, 407000 <ferror@plt+0x4640>
  403df4:	add	x2, x2, #0x9a2
  403df8:	b	403e3c <ferror@plt+0x147c>
  403dfc:	adrp	x2, 407000 <ferror@plt+0x4640>
  403e00:	add	x2, x2, #0x990
  403e04:	b	403e3c <ferror@plt+0x147c>
  403e08:	adrp	x2, 408000 <ferror@plt+0x5640>
  403e0c:	add	x2, x2, #0x251
  403e10:	b	403e3c <ferror@plt+0x147c>
  403e14:	adrp	x2, 407000 <ferror@plt+0x4640>
  403e18:	add	x2, x2, #0x975
  403e1c:	b	403e3c <ferror@plt+0x147c>
  403e20:	mov	x2, x19
  403e24:	b	403e3c <ferror@plt+0x147c>
  403e28:	mov	x2, x26
  403e2c:	b	403e3c <ferror@plt+0x147c>
  403e30:	mov	x2, x27
  403e34:	b	403e3c <ferror@plt+0x147c>
  403e38:	mov	x2, x28
  403e3c:	ldr	x0, [x21, #896]
  403e40:	mov	x1, x20
  403e44:	bl	402960 <fprintf@plt>
  403e48:	add	x22, x22, #0x4
  403e4c:	cmp	x22, #0x3c
  403e50:	b.ne	403d88 <ferror@plt+0x13c8>  // b.any
  403e54:	ldr	x1, [x21, #896]
  403e58:	mov	w0, #0xa                   	// #10
  403e5c:	bl	402460 <fputc@plt>
  403e60:	mov	w0, #0x1                   	// #1
  403e64:	bl	402380 <exit@plt>
  403e68:	adrp	x1, 408000 <ferror@plt+0x5640>
  403e6c:	add	x1, x1, #0xa5
  403e70:	mov	w0, #0x1                   	// #1
  403e74:	mov	w2, #0xe8                  	// #232
  403e78:	bl	402990 <err@plt>
  403e7c:	adrp	x1, 408000 <ferror@plt+0x5640>
  403e80:	add	x1, x1, #0xa5
  403e84:	mov	w0, #0x1                   	// #1
  403e88:	mov	w2, #0x20                  	// #32
  403e8c:	bl	402990 <err@plt>
  403e90:	adrp	x1, 407000 <ferror@plt+0x4640>
  403e94:	add	x1, x1, #0x9f1
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	mov	x0, xzr
  403ea0:	bl	402880 <dcgettext@plt>
  403ea4:	adrp	x8, 419000 <ferror@plt+0x16640>
  403ea8:	ldr	x2, [x8, #904]
  403eac:	b	403d08 <ferror@plt+0x1348>
  403eb0:	adrp	x1, 407000 <ferror@plt+0x4640>
  403eb4:	add	x1, x1, #0xa9a
  403eb8:	mov	w2, #0x5                   	// #5
  403ebc:	bl	402880 <dcgettext@plt>
  403ec0:	mov	x1, x0
  403ec4:	mov	w0, #0x1                   	// #1
  403ec8:	bl	402990 <err@plt>
  403ecc:	adrp	x1, 407000 <ferror@plt+0x4640>
  403ed0:	add	x1, x1, #0xa51
  403ed4:	mov	w2, #0x5                   	// #5
  403ed8:	mov	x0, xzr
  403edc:	bl	402880 <dcgettext@plt>
  403ee0:	mov	x1, x0
  403ee4:	mov	w0, #0x1                   	// #1
  403ee8:	bl	4028b0 <errx@plt>
  403eec:	adrp	x1, 407000 <ferror@plt+0x4640>
  403ef0:	add	x1, x1, #0xacc
  403ef4:	mov	w2, #0x5                   	// #5
  403ef8:	bl	402880 <dcgettext@plt>
  403efc:	adrp	x2, 407000 <ferror@plt+0x4640>
  403f00:	mov	x1, x0
  403f04:	add	x2, x2, #0xab7
  403f08:	mov	w0, #0x20                  	// #32
  403f0c:	bl	402990 <err@plt>
  403f10:	stp	x29, x30, [sp, #-64]!
  403f14:	adrp	x8, 419000 <ferror@plt+0x16640>
  403f18:	stp	x20, x19, [sp, #48]
  403f1c:	ldr	x19, [x8, #920]
  403f20:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f24:	add	x1, x1, #0xb96
  403f28:	mov	w2, #0x5                   	// #5
  403f2c:	mov	x0, xzr
  403f30:	str	x23, [sp, #16]
  403f34:	stp	x22, x21, [sp, #32]
  403f38:	mov	x29, sp
  403f3c:	bl	402880 <dcgettext@plt>
  403f40:	mov	x1, x19
  403f44:	bl	402360 <fputs@plt>
  403f48:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f4c:	add	x1, x1, #0xb9f
  403f50:	mov	w2, #0x5                   	// #5
  403f54:	mov	x0, xzr
  403f58:	bl	402880 <dcgettext@plt>
  403f5c:	adrp	x8, 419000 <ferror@plt+0x16640>
  403f60:	ldr	x2, [x8, #928]
  403f64:	mov	x1, x0
  403f68:	mov	x0, x19
  403f6c:	bl	402960 <fprintf@plt>
  403f70:	mov	w0, #0xa                   	// #10
  403f74:	mov	x1, x19
  403f78:	bl	402460 <fputc@plt>
  403f7c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f80:	add	x1, x1, #0xbbc
  403f84:	mov	w2, #0x5                   	// #5
  403f88:	mov	x0, xzr
  403f8c:	bl	402880 <dcgettext@plt>
  403f90:	mov	x1, x19
  403f94:	bl	402360 <fputs@plt>
  403f98:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f9c:	add	x1, x1, #0xbd5
  403fa0:	mov	w2, #0x5                   	// #5
  403fa4:	mov	x0, xzr
  403fa8:	bl	402880 <dcgettext@plt>
  403fac:	mov	x1, x19
  403fb0:	bl	402360 <fputs@plt>
  403fb4:	adrp	x1, 407000 <ferror@plt+0x4640>
  403fb8:	add	x1, x1, #0xbe0
  403fbc:	mov	w2, #0x5                   	// #5
  403fc0:	mov	x0, xzr
  403fc4:	bl	402880 <dcgettext@plt>
  403fc8:	mov	x1, x19
  403fcc:	bl	402360 <fputs@plt>
  403fd0:	adrp	x1, 407000 <ferror@plt+0x4640>
  403fd4:	add	x1, x1, #0xc10
  403fd8:	mov	w2, #0x5                   	// #5
  403fdc:	mov	x0, xzr
  403fe0:	bl	402880 <dcgettext@plt>
  403fe4:	mov	x1, x19
  403fe8:	bl	402360 <fputs@plt>
  403fec:	adrp	x1, 407000 <ferror@plt+0x4640>
  403ff0:	add	x1, x1, #0xc40
  403ff4:	mov	w2, #0x5                   	// #5
  403ff8:	mov	x0, xzr
  403ffc:	bl	402880 <dcgettext@plt>
  404000:	mov	x1, x19
  404004:	bl	402360 <fputs@plt>
  404008:	adrp	x1, 407000 <ferror@plt+0x4640>
  40400c:	add	x1, x1, #0xc6e
  404010:	mov	w2, #0x5                   	// #5
  404014:	mov	x0, xzr
  404018:	bl	402880 <dcgettext@plt>
  40401c:	mov	x1, x19
  404020:	bl	402360 <fputs@plt>
  404024:	adrp	x1, 407000 <ferror@plt+0x4640>
  404028:	add	x1, x1, #0xcaa
  40402c:	mov	w2, #0x5                   	// #5
  404030:	mov	x0, xzr
  404034:	bl	402880 <dcgettext@plt>
  404038:	mov	x1, x19
  40403c:	bl	402360 <fputs@plt>
  404040:	adrp	x1, 407000 <ferror@plt+0x4640>
  404044:	add	x1, x1, #0xcd6
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x0, xzr
  404050:	bl	402880 <dcgettext@plt>
  404054:	mov	x1, x19
  404058:	bl	402360 <fputs@plt>
  40405c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404060:	add	x1, x1, #0xd08
  404064:	mov	w2, #0x5                   	// #5
  404068:	mov	x0, xzr
  40406c:	bl	402880 <dcgettext@plt>
  404070:	mov	x1, x19
  404074:	bl	402360 <fputs@plt>
  404078:	adrp	x1, 407000 <ferror@plt+0x4640>
  40407c:	add	x1, x1, #0xd3b
  404080:	mov	w2, #0x5                   	// #5
  404084:	mov	x0, xzr
  404088:	bl	402880 <dcgettext@plt>
  40408c:	mov	x1, x19
  404090:	bl	402360 <fputs@plt>
  404094:	adrp	x1, 407000 <ferror@plt+0x4640>
  404098:	add	x1, x1, #0xd73
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	mov	x0, xzr
  4040a4:	bl	402880 <dcgettext@plt>
  4040a8:	mov	x1, x19
  4040ac:	bl	402360 <fputs@plt>
  4040b0:	adrp	x1, 407000 <ferror@plt+0x4640>
  4040b4:	add	x1, x1, #0xdb0
  4040b8:	mov	w2, #0x5                   	// #5
  4040bc:	mov	x0, xzr
  4040c0:	bl	402880 <dcgettext@plt>
  4040c4:	mov	x1, x19
  4040c8:	bl	402360 <fputs@plt>
  4040cc:	mov	w0, #0xa                   	// #10
  4040d0:	mov	x1, x19
  4040d4:	bl	402460 <fputc@plt>
  4040d8:	adrp	x1, 407000 <ferror@plt+0x4640>
  4040dc:	add	x1, x1, #0xe1d
  4040e0:	mov	w2, #0x5                   	// #5
  4040e4:	mov	x0, xzr
  4040e8:	bl	402880 <dcgettext@plt>
  4040ec:	adrp	x1, 407000 <ferror@plt+0x4640>
  4040f0:	mov	x20, x0
  4040f4:	add	x1, x1, #0xe3e
  4040f8:	mov	w2, #0x5                   	// #5
  4040fc:	mov	x0, xzr
  404100:	bl	402880 <dcgettext@plt>
  404104:	mov	x4, x0
  404108:	adrp	x0, 407000 <ferror@plt+0x4640>
  40410c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404110:	adrp	x3, 407000 <ferror@plt+0x4640>
  404114:	add	x0, x0, #0xe00
  404118:	add	x1, x1, #0xe11
  40411c:	add	x3, x3, #0xe2f
  404120:	mov	x2, x20
  404124:	bl	4028f0 <printf@plt>
  404128:	adrp	x1, 407000 <ferror@plt+0x4640>
  40412c:	add	x1, x1, #0xe4e
  404130:	mov	w2, #0x5                   	// #5
  404134:	mov	x0, xzr
  404138:	bl	402880 <dcgettext@plt>
  40413c:	mov	x1, x19
  404140:	bl	402360 <fputs@plt>
  404144:	adrp	x23, 407000 <ferror@plt+0x4640>
  404148:	adrp	x20, 407000 <ferror@plt+0x4640>
  40414c:	mov	x22, xzr
  404150:	add	x23, x23, #0x7b8
  404154:	add	x20, x20, #0xe6a
  404158:	add	x8, x23, x22
  40415c:	ldr	x1, [x8, #24]
  404160:	ldr	x21, [x8]
  404164:	mov	w2, #0x5                   	// #5
  404168:	mov	x0, xzr
  40416c:	bl	402880 <dcgettext@plt>
  404170:	mov	x3, x0
  404174:	mov	x0, x19
  404178:	mov	x1, x20
  40417c:	mov	x2, x21
  404180:	bl	402960 <fprintf@plt>
  404184:	add	x22, x22, #0x28
  404188:	cmp	x22, #0x1b8
  40418c:	b.ne	404158 <ferror@plt+0x1798>  // b.any
  404190:	adrp	x1, 407000 <ferror@plt+0x4640>
  404194:	add	x1, x1, #0xe75
  404198:	mov	w2, #0x5                   	// #5
  40419c:	mov	x0, xzr
  4041a0:	bl	402880 <dcgettext@plt>
  4041a4:	adrp	x1, 407000 <ferror@plt+0x4640>
  4041a8:	add	x1, x1, #0xe90
  4041ac:	bl	4028f0 <printf@plt>
  4041b0:	mov	w0, wzr
  4041b4:	bl	402380 <exit@plt>
  4041b8:	stp	x29, x30, [sp, #-32]!
  4041bc:	stp	x20, x19, [sp, #16]
  4041c0:	mov	x29, sp
  4041c4:	cbz	x0, 4043b0 <ferror@plt+0x19f0>
  4041c8:	mov	x20, x1
  4041cc:	adrp	x1, 407000 <ferror@plt+0x4640>
  4041d0:	add	x1, x1, #0xe98
  4041d4:	mov	x2, x20
  4041d8:	mov	x19, x0
  4041dc:	bl	402760 <strncasecmp@plt>
  4041e0:	cbnz	w0, 4041f4 <ferror@plt+0x1834>
  4041e4:	cmp	x20, #0x2
  4041e8:	b.ne	4041f4 <ferror@plt+0x1834>  // b.any
  4041ec:	mov	w0, wzr
  4041f0:	b	4043a4 <ferror@plt+0x19e4>
  4041f4:	adrp	x1, 407000 <ferror@plt+0x4640>
  4041f8:	add	x1, x1, #0xebf
  4041fc:	mov	x0, x19
  404200:	mov	x2, x20
  404204:	bl	402760 <strncasecmp@plt>
  404208:	cbnz	w0, 40421c <ferror@plt+0x185c>
  40420c:	cmp	x20, #0x4
  404210:	b.ne	40421c <ferror@plt+0x185c>  // b.any
  404214:	mov	w0, #0x1                   	// #1
  404218:	b	4043a4 <ferror@plt+0x19e4>
  40421c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404220:	add	x1, x1, #0xed6
  404224:	mov	x0, x19
  404228:	mov	x2, x20
  40422c:	bl	402760 <strncasecmp@plt>
  404230:	cbnz	w0, 404244 <ferror@plt+0x1884>
  404234:	cmp	x20, #0x4
  404238:	b.ne	404244 <ferror@plt+0x1884>  // b.any
  40423c:	mov	w0, #0x2                   	// #2
  404240:	b	4043a4 <ferror@plt+0x19e4>
  404244:	adrp	x1, 407000 <ferror@plt+0x4640>
  404248:	add	x1, x1, #0xef1
  40424c:	mov	x0, x19
  404250:	mov	x2, x20
  404254:	bl	402760 <strncasecmp@plt>
  404258:	cbnz	w0, 40426c <ferror@plt+0x18ac>
  40425c:	cmp	x20, #0x6
  404260:	b.ne	40426c <ferror@plt+0x18ac>  // b.any
  404264:	mov	w0, #0x3                   	// #3
  404268:	b	4043a4 <ferror@plt+0x19e4>
  40426c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404270:	add	x1, x1, #0xf4a
  404274:	mov	x0, x19
  404278:	mov	x2, x20
  40427c:	bl	402760 <strncasecmp@plt>
  404280:	cbnz	w0, 404294 <ferror@plt+0x18d4>
  404284:	cmp	x20, #0x3
  404288:	b.ne	404294 <ferror@plt+0x18d4>  // b.any
  40428c:	mov	w0, #0x4                   	// #4
  404290:	b	4043a4 <ferror@plt+0x19e4>
  404294:	adrp	x1, 407000 <ferror@plt+0x4640>
  404298:	add	x1, x1, #0xf39
  40429c:	mov	x0, x19
  4042a0:	mov	x2, x20
  4042a4:	bl	402760 <strncasecmp@plt>
  4042a8:	cbnz	w0, 4042bc <ferror@plt+0x18fc>
  4042ac:	cmp	x20, #0x4
  4042b0:	b.ne	4042bc <ferror@plt+0x18fc>  // b.any
  4042b4:	mov	w0, #0x5                   	// #5
  4042b8:	b	4043a4 <ferror@plt+0x19e4>
  4042bc:	adrp	x1, 407000 <ferror@plt+0x4640>
  4042c0:	add	x1, x1, #0xf4e
  4042c4:	mov	x0, x19
  4042c8:	mov	x2, x20
  4042cc:	bl	402760 <strncasecmp@plt>
  4042d0:	cbnz	w0, 4042e4 <ferror@plt+0x1924>
  4042d4:	cmp	x20, #0x7
  4042d8:	b.ne	4042e4 <ferror@plt+0x1924>  // b.any
  4042dc:	mov	w0, #0x6                   	// #6
  4042e0:	b	4043a4 <ferror@plt+0x19e4>
  4042e4:	adrp	x1, 407000 <ferror@plt+0x4640>
  4042e8:	add	x1, x1, #0xf6e
  4042ec:	mov	x0, x19
  4042f0:	mov	x2, x20
  4042f4:	bl	402760 <strncasecmp@plt>
  4042f8:	cbnz	w0, 40430c <ferror@plt+0x194c>
  4042fc:	cmp	x20, #0x3
  404300:	b.ne	40430c <ferror@plt+0x194c>  // b.any
  404304:	mov	w0, #0x7                   	// #7
  404308:	b	4043a4 <ferror@plt+0x19e4>
  40430c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404310:	add	x1, x1, #0xf81
  404314:	mov	x0, x19
  404318:	mov	x2, x20
  40431c:	bl	402760 <strncasecmp@plt>
  404320:	cbnz	w0, 404334 <ferror@plt+0x1974>
  404324:	cmp	x20, #0x4
  404328:	b.ne	404334 <ferror@plt+0x1974>  // b.any
  40432c:	mov	w0, #0x8                   	// #8
  404330:	b	4043a4 <ferror@plt+0x19e4>
  404334:	adrp	x1, 407000 <ferror@plt+0x4640>
  404338:	add	x1, x1, #0xf9a
  40433c:	mov	x0, x19
  404340:	mov	x2, x20
  404344:	bl	402760 <strncasecmp@plt>
  404348:	cbnz	w0, 40435c <ferror@plt+0x199c>
  40434c:	cmp	x20, #0x7
  404350:	b.ne	40435c <ferror@plt+0x199c>  // b.any
  404354:	mov	w0, #0x9                   	// #9
  404358:	b	4043a4 <ferror@plt+0x19e4>
  40435c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404360:	add	x1, x1, #0xfcc
  404364:	mov	x0, x19
  404368:	mov	x2, x20
  40436c:	bl	402760 <strncasecmp@plt>
  404370:	cbnz	w0, 404384 <ferror@plt+0x19c4>
  404374:	cmp	x20, #0x4
  404378:	b.ne	404384 <ferror@plt+0x19c4>  // b.any
  40437c:	mov	w0, #0xa                   	// #10
  404380:	b	4043a4 <ferror@plt+0x19e4>
  404384:	adrp	x1, 408000 <ferror@plt+0x5640>
  404388:	add	x1, x1, #0x44
  40438c:	mov	w2, #0x5                   	// #5
  404390:	mov	x0, xzr
  404394:	bl	402880 <dcgettext@plt>
  404398:	mov	x1, x19
  40439c:	bl	402820 <warnx@plt>
  4043a0:	mov	w0, #0xffffffff            	// #-1
  4043a4:	ldp	x20, x19, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #32
  4043ac:	ret
  4043b0:	adrp	x0, 408000 <ferror@plt+0x5640>
  4043b4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4043b8:	adrp	x3, 408000 <ferror@plt+0x5640>
  4043bc:	add	x0, x0, #0x2
  4043c0:	add	x1, x1, #0x7
  4043c4:	add	x3, x3, #0x18
  4043c8:	mov	w2, #0xd7                  	// #215
  4043cc:	bl	402900 <__assert_fail@plt>
  4043d0:	stp	x29, x30, [sp, #-32]!
  4043d4:	adrp	x8, 419000 <ferror@plt+0x16640>
  4043d8:	stp	x20, x19, [sp, #16]
  4043dc:	ldr	x20, [x8, #920]
  4043e0:	mov	x29, sp
  4043e4:	bl	402910 <__errno_location@plt>
  4043e8:	mov	x19, x0
  4043ec:	str	wzr, [x0]
  4043f0:	mov	x0, x20
  4043f4:	bl	4029c0 <ferror@plt>
  4043f8:	cbnz	w0, 404498 <ferror@plt+0x1ad8>
  4043fc:	mov	x0, x20
  404400:	bl	4027f0 <fflush@plt>
  404404:	cbz	w0, 404458 <ferror@plt+0x1a98>
  404408:	ldr	w20, [x19]
  40440c:	cmp	w20, #0x9
  404410:	b.eq	40441c <ferror@plt+0x1a5c>  // b.none
  404414:	cmp	w20, #0x20
  404418:	b.ne	4044b0 <ferror@plt+0x1af0>  // b.any
  40441c:	adrp	x8, 419000 <ferror@plt+0x16640>
  404420:	ldr	x20, [x8, #896]
  404424:	str	wzr, [x19]
  404428:	mov	x0, x20
  40442c:	bl	4029c0 <ferror@plt>
  404430:	cbnz	w0, 4044d8 <ferror@plt+0x1b18>
  404434:	mov	x0, x20
  404438:	bl	4027f0 <fflush@plt>
  40443c:	cbz	w0, 404478 <ferror@plt+0x1ab8>
  404440:	ldr	w8, [x19]
  404444:	cmp	w8, #0x9
  404448:	b.ne	4044d8 <ferror@plt+0x1b18>  // b.any
  40444c:	ldp	x20, x19, [sp, #16]
  404450:	ldp	x29, x30, [sp], #32
  404454:	ret
  404458:	mov	x0, x20
  40445c:	bl	4024c0 <fileno@plt>
  404460:	tbnz	w0, #31, 404408 <ferror@plt+0x1a48>
  404464:	bl	402390 <dup@plt>
  404468:	tbnz	w0, #31, 404408 <ferror@plt+0x1a48>
  40446c:	bl	402650 <close@plt>
  404470:	cbnz	w0, 404408 <ferror@plt+0x1a48>
  404474:	b	40441c <ferror@plt+0x1a5c>
  404478:	mov	x0, x20
  40447c:	bl	4024c0 <fileno@plt>
  404480:	tbnz	w0, #31, 404440 <ferror@plt+0x1a80>
  404484:	bl	402390 <dup@plt>
  404488:	tbnz	w0, #31, 404440 <ferror@plt+0x1a80>
  40448c:	bl	402650 <close@plt>
  404490:	cbnz	w0, 404440 <ferror@plt+0x1a80>
  404494:	b	40444c <ferror@plt+0x1a8c>
  404498:	adrp	x1, 407000 <ferror@plt+0x4640>
  40449c:	add	x1, x1, #0xaf8
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	mov	x0, xzr
  4044a8:	bl	402880 <dcgettext@plt>
  4044ac:	b	4044c8 <ferror@plt+0x1b08>
  4044b0:	adrp	x1, 407000 <ferror@plt+0x4640>
  4044b4:	add	x1, x1, #0xaf8
  4044b8:	mov	w2, #0x5                   	// #5
  4044bc:	mov	x0, xzr
  4044c0:	bl	402880 <dcgettext@plt>
  4044c4:	cbnz	w20, 4044d4 <ferror@plt+0x1b14>
  4044c8:	bl	402820 <warnx@plt>
  4044cc:	mov	w0, #0x1                   	// #1
  4044d0:	bl	402330 <_exit@plt>
  4044d4:	bl	4026e0 <warn@plt>
  4044d8:	mov	w0, #0x1                   	// #1
  4044dc:	bl	402330 <_exit@plt>
  4044e0:	sub	sp, sp, #0x120
  4044e4:	stp	x29, x30, [sp, #256]
  4044e8:	add	x29, sp, #0x100
  4044ec:	mov	x9, #0xffffffffffffffc8    	// #-56
  4044f0:	mov	x10, sp
  4044f4:	sub	x11, x29, #0x78
  4044f8:	movk	x9, #0xff80, lsl #32
  4044fc:	add	x12, x29, #0x20
  404500:	add	x10, x10, #0x80
  404504:	add	x11, x11, #0x38
  404508:	stp	x28, x19, [sp, #272]
  40450c:	adrp	x19, 419000 <ferror@plt+0x16640>
  404510:	stp	x10, x9, [x29, #-16]
  404514:	stp	x12, x11, [x29, #-32]
  404518:	mov	x8, x0
  40451c:	stp	x1, x2, [x29, #-120]
  404520:	stp	x3, x4, [x29, #-104]
  404524:	stp	x5, x6, [x29, #-88]
  404528:	stur	x7, [x29, #-72]
  40452c:	stp	q0, q1, [sp]
  404530:	ldr	x0, [x19, #896]
  404534:	ldp	q0, q1, [x29, #-32]
  404538:	sub	x2, x29, #0x40
  40453c:	mov	x1, x8
  404540:	stp	q2, q3, [sp, #32]
  404544:	stp	q4, q5, [sp, #64]
  404548:	stp	q6, q7, [sp, #96]
  40454c:	stp	q0, q1, [x29, #-64]
  404550:	bl	4028d0 <vfprintf@plt>
  404554:	ldr	x1, [x19, #896]
  404558:	mov	w0, #0xa                   	// #10
  40455c:	bl	402460 <fputc@plt>
  404560:	ldp	x28, x19, [sp, #272]
  404564:	ldp	x29, x30, [sp, #256]
  404568:	add	sp, sp, #0x120
  40456c:	ret
  404570:	sub	sp, sp, #0x120
  404574:	stp	x29, x30, [sp, #240]
  404578:	stp	x20, x19, [sp, #272]
  40457c:	add	x29, sp, #0xf0
  404580:	mov	x19, x1
  404584:	adrp	x20, 419000 <ferror@plt+0x16640>
  404588:	str	x28, [sp, #256]
  40458c:	stp	x2, x3, [x29, #-112]
  404590:	stp	x4, x5, [x29, #-96]
  404594:	stp	x6, x7, [x29, #-80]
  404598:	stp	q1, q2, [sp, #16]
  40459c:	stp	q3, q4, [sp, #48]
  4045a0:	str	q0, [sp]
  4045a4:	stp	q5, q6, [sp, #80]
  4045a8:	str	q7, [sp, #112]
  4045ac:	cbz	x0, 4045d4 <ferror@plt+0x1c14>
  4045b0:	adrp	x9, 419000 <ferror@plt+0x16640>
  4045b4:	ldrb	w9, [x9, #1075]
  4045b8:	tbnz	w9, #0, 4045d4 <ferror@plt+0x1c14>
  4045bc:	mov	x8, x0
  4045c0:	ldr	x0, [x20, #896]
  4045c4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4045c8:	add	x1, x1, #0xd8
  4045cc:	mov	x2, x8
  4045d0:	bl	402960 <fprintf@plt>
  4045d4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4045d8:	mov	x10, sp
  4045dc:	sub	x11, x29, #0x70
  4045e0:	movk	x8, #0xff80, lsl #32
  4045e4:	add	x9, x29, #0x30
  4045e8:	add	x10, x10, #0x80
  4045ec:	add	x11, x11, #0x30
  4045f0:	stp	x10, x8, [x29, #-16]
  4045f4:	stp	x9, x11, [x29, #-32]
  4045f8:	ldp	q0, q1, [x29, #-32]
  4045fc:	ldr	x0, [x20, #896]
  404600:	sub	x2, x29, #0x40
  404604:	mov	x1, x19
  404608:	stp	q0, q1, [x29, #-64]
  40460c:	bl	4028d0 <vfprintf@plt>
  404610:	ldr	x1, [x20, #896]
  404614:	mov	w0, #0xa                   	// #10
  404618:	bl	402460 <fputc@plt>
  40461c:	ldp	x20, x19, [sp, #272]
  404620:	ldr	x28, [sp, #256]
  404624:	ldp	x29, x30, [sp, #240]
  404628:	add	sp, sp, #0x120
  40462c:	ret
  404630:	stp	x29, x30, [sp, #-96]!
  404634:	stp	x28, x27, [sp, #16]
  404638:	stp	x26, x25, [sp, #32]
  40463c:	stp	x24, x23, [sp, #48]
  404640:	stp	x22, x21, [sp, #64]
  404644:	stp	x20, x19, [sp, #80]
  404648:	mov	x29, sp
  40464c:	mov	x20, x0
  404650:	bl	4025a0 <scols_new_table@plt>
  404654:	mov	x19, x0
  404658:	cbz	x0, 4047bc <ferror@plt+0x1dfc>
  40465c:	ldrb	w8, [x20, #80]
  404660:	mov	x0, x19
  404664:	and	w1, w8, #0x1
  404668:	bl	402470 <scols_table_enable_raw@plt>
  40466c:	ldrb	w8, [x20, #80]
  404670:	mov	x0, x19
  404674:	ubfx	w1, w8, #1, #1
  404678:	bl	402750 <scols_table_enable_json@plt>
  40467c:	ldrb	w8, [x20, #80]
  404680:	mov	x0, x19
  404684:	ubfx	w1, w8, #5, #1
  404688:	bl	402400 <scols_table_enable_noheadings@plt>
  40468c:	ldrb	w8, [x20, #80]
  404690:	tbz	w8, #1, 4046a4 <ferror@plt+0x1ce4>
  404694:	adrp	x1, 408000 <ferror@plt+0x5640>
  404698:	add	x1, x1, #0x142
  40469c:	mov	x0, x19
  4046a0:	bl	4023d0 <scols_table_set_name@plt>
  4046a4:	adrp	x25, 419000 <ferror@plt+0x16640>
  4046a8:	ldr	x8, [x25, #960]
  4046ac:	cbz	x8, 4047f4 <ferror@plt+0x1e34>
  4046b0:	adrp	x28, 419000 <ferror@plt+0x16640>
  4046b4:	adrp	x22, 407000 <ferror@plt+0x4640>
  4046b8:	mov	x26, xzr
  4046bc:	mov	w27, #0x80000000            	// #-2147483648
  4046c0:	add	x28, x28, #0x3d0
  4046c4:	mov	w21, #0x28                  	// #40
  4046c8:	add	x22, x22, #0x7b8
  4046cc:	b	4046e0 <ferror@plt+0x1d20>
  4046d0:	ldr	x8, [x25, #960]
  4046d4:	add	x26, x26, #0x1
  4046d8:	cmp	x26, x8
  4046dc:	b.cs	4047f4 <ferror@plt+0x1e34>  // b.hs, b.nlast
  4046e0:	cmp	x26, x27
  4046e4:	b.eq	404854 <ferror@plt+0x1e94>  // b.none
  4046e8:	cmp	x8, x26
  4046ec:	b.ls	404814 <ferror@plt+0x1e54>  // b.plast
  4046f0:	ldrsw	x23, [x28, x26, lsl #2]
  4046f4:	cmp	w23, #0xb
  4046f8:	b.ge	404834 <ferror@plt+0x1e74>  // b.tcont
  4046fc:	madd	x8, x23, x21, x22
  404700:	ldrb	w9, [x20, #80]
  404704:	ldr	w10, [x8, #16]
  404708:	ldr	x1, [x8]
  40470c:	ldr	d0, [x8, #8]
  404710:	tst	w9, #0x10
  404714:	and	w8, w10, #0xfffffffe
  404718:	csel	w8, w10, w8, eq  // eq = none
  40471c:	cmp	w23, #0x6
  404720:	orr	w10, w8, #0x2
  404724:	csel	w10, w10, w8, eq  // eq = none
  404728:	tst	w9, #0x4
  40472c:	csel	w8, w8, w10, eq  // eq = none
  404730:	and	w10, w8, #0xffffffbf
  404734:	tst	w9, #0x40
  404738:	csel	w2, w8, w10, eq  // eq = none
  40473c:	mov	x0, x19
  404740:	bl	402410 <scols_table_new_column@plt>
  404744:	cbz	x0, 4047d4 <ferror@plt+0x1e14>
  404748:	ldrb	w8, [x20, #80]
  40474c:	mov	x24, x0
  404750:	tbz	w8, #1, 404768 <ferror@plt+0x1da8>
  404754:	madd	x8, x23, x21, x22
  404758:	ldr	w1, [x8, #32]
  40475c:	mov	x0, x24
  404760:	bl	402320 <scols_column_set_json_type@plt>
  404764:	ldrb	w8, [x20, #80]
  404768:	tbnz	w8, #6, 4046d0 <ferror@plt+0x1d10>
  40476c:	ldr	x8, [x25, #960]
  404770:	cmp	x8, x26
  404774:	b.ls	404814 <ferror@plt+0x1e54>  // b.plast
  404778:	ldr	w8, [x28, x26, lsl #2]
  40477c:	cmp	w8, #0xb
  404780:	b.ge	404834 <ferror@plt+0x1e74>  // b.tcont
  404784:	cmp	w8, #0xa
  404788:	b.ne	4046d0 <ferror@plt+0x1d10>  // b.any
  40478c:	adrp	x1, 402000 <memcpy@plt-0x310>
  404790:	adrp	x2, 402000 <memcpy@plt-0x310>
  404794:	mov	x0, x24
  404798:	add	x1, x1, #0x4d0
  40479c:	add	x2, x2, #0x5b0
  4047a0:	mov	x3, xzr
  4047a4:	bl	402850 <scols_column_set_wrapfunc@plt>
  4047a8:	adrp	x1, 407000 <ferror@plt+0x4640>
  4047ac:	mov	x0, x24
  4047b0:	add	x1, x1, #0xdfe
  4047b4:	bl	4028a0 <scols_column_set_safechars@plt>
  4047b8:	b	4046d0 <ferror@plt+0x1d10>
  4047bc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4047c0:	add	x1, x1, #0x120
  4047c4:	mov	w2, #0x5                   	// #5
  4047c8:	bl	402880 <dcgettext@plt>
  4047cc:	bl	4026e0 <warn@plt>
  4047d0:	b	4047f4 <ferror@plt+0x1e34>
  4047d4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4047d8:	add	x1, x1, #0x14d
  4047dc:	mov	w2, #0x5                   	// #5
  4047e0:	bl	402880 <dcgettext@plt>
  4047e4:	bl	402820 <warnx@plt>
  4047e8:	mov	x0, x19
  4047ec:	bl	402640 <scols_unref_table@plt>
  4047f0:	mov	x19, xzr
  4047f4:	mov	x0, x19
  4047f8:	ldp	x20, x19, [sp, #80]
  4047fc:	ldp	x22, x21, [sp, #64]
  404800:	ldp	x24, x23, [sp, #48]
  404804:	ldp	x26, x25, [sp, #32]
  404808:	ldp	x28, x27, [sp, #16]
  40480c:	ldp	x29, x30, [sp], #96
  404810:	ret
  404814:	adrp	x0, 408000 <ferror@plt+0x5640>
  404818:	adrp	x1, 408000 <ferror@plt+0x5640>
  40481c:	adrp	x3, 408000 <ferror@plt+0x5640>
  404820:	add	x0, x0, #0x190
  404824:	add	x1, x1, #0x7
  404828:	add	x3, x3, #0x179
  40482c:	mov	w2, #0xf1                  	// #241
  404830:	bl	402900 <__assert_fail@plt>
  404834:	adrp	x0, 408000 <ferror@plt+0x5640>
  404838:	adrp	x1, 408000 <ferror@plt+0x5640>
  40483c:	adrp	x3, 408000 <ferror@plt+0x5640>
  404840:	add	x0, x0, #0x1a8
  404844:	add	x1, x1, #0x7
  404848:	add	x3, x3, #0x179
  40484c:	mov	w2, #0xf2                  	// #242
  404850:	bl	402900 <__assert_fail@plt>
  404854:	adrp	x0, 408000 <ferror@plt+0x5640>
  404858:	adrp	x1, 408000 <ferror@plt+0x5640>
  40485c:	adrp	x3, 408000 <ferror@plt+0x5640>
  404860:	add	x0, x0, #0x170
  404864:	add	x1, x1, #0x7
  404868:	add	x3, x3, #0x179
  40486c:	mov	w2, #0xf0                  	// #240
  404870:	bl	402900 <__assert_fail@plt>
  404874:	stp	x29, x30, [sp, #-48]!
  404878:	stp	x22, x21, [sp, #16]
  40487c:	stp	x20, x19, [sp, #32]
  404880:	ldrb	w8, [x0, #80]
  404884:	mov	x20, x3
  404888:	mov	x19, x2
  40488c:	mov	x21, x0
  404890:	mov	x22, x1
  404894:	mov	x29, sp
  404898:	tbz	w8, #2, 4048dc <ferror@plt+0x1f1c>
  40489c:	ldr	x2, [x19, #216]
  4048a0:	cbz	x2, 4048dc <ferror@plt+0x1f1c>
  4048a4:	ldr	x8, [x2, #208]
  4048a8:	cbnz	x8, 4048dc <ferror@plt+0x1f1c>
  4048ac:	ldrsw	x8, [x20, #8]
  4048b0:	lsl	x8, x8, #3
  4048b4:	add	x9, x2, x8
  4048b8:	add	x8, x19, x8
  4048bc:	ldr	x9, [x9, #24]
  4048c0:	ldr	x8, [x8, #24]
  4048c4:	cmp	x9, x8
  4048c8:	b.ne	4048dc <ferror@plt+0x1f1c>  // b.any
  4048cc:	mov	x0, x21
  4048d0:	mov	x1, x22
  4048d4:	mov	x3, x20
  4048d8:	bl	404874 <ferror@plt+0x1eb4>
  4048dc:	mov	x0, x21
  4048e0:	mov	x1, x22
  4048e4:	mov	x2, x20
  4048e8:	mov	x3, x19
  4048ec:	ldp	x20, x19, [sp, #32]
  4048f0:	ldp	x22, x21, [sp, #16]
  4048f4:	ldp	x29, x30, [sp], #48
  4048f8:	b	4048fc <ferror@plt+0x1f3c>
  4048fc:	sub	sp, sp, #0x90
  404900:	stp	x29, x30, [sp, #48]
  404904:	stp	x28, x27, [sp, #64]
  404908:	stp	x26, x25, [sp, #80]
  40490c:	stp	x24, x23, [sp, #96]
  404910:	stp	x22, x21, [sp, #112]
  404914:	stp	x20, x19, [sp, #128]
  404918:	add	x29, sp, #0x30
  40491c:	cbz	x2, 404d3c <ferror@plt+0x237c>
  404920:	mov	x8, x1
  404924:	cbz	x1, 404d5c <ferror@plt+0x239c>
  404928:	ldrb	w9, [x0, #80]
  40492c:	mov	x19, x3
  404930:	mov	x20, x2
  404934:	mov	x21, x0
  404938:	tbz	w9, #2, 40494c <ferror@plt+0x1f8c>
  40493c:	ldr	x9, [x19, #216]
  404940:	cbz	x9, 40494c <ferror@plt+0x1f8c>
  404944:	ldr	x1, [x9, #208]
  404948:	b	404950 <ferror@plt+0x1f90>
  40494c:	mov	x1, xzr
  404950:	mov	x0, x8
  404954:	bl	402620 <scols_table_new_line@plt>
  404958:	cbz	x0, 404ca8 <ferror@plt+0x22e8>
  40495c:	adrp	x24, 419000 <ferror@plt+0x16640>
  404960:	ldr	x8, [x24, #960]
  404964:	mov	x22, x0
  404968:	cbz	x8, 404c84 <ferror@plt+0x22c4>
  40496c:	adrp	x26, 419000 <ferror@plt+0x16640>
  404970:	adrp	x27, 407000 <ferror@plt+0x4640>
  404974:	adrp	x28, 408000 <ferror@plt+0x5640>
  404978:	mov	x23, xzr
  40497c:	mov	w25, #0x80000000            	// #-2147483648
  404980:	add	x26, x26, #0x3d0
  404984:	add	x27, x27, #0x550
  404988:	add	x28, x28, #0x8e
  40498c:	stp	x21, x19, [sp]
  404990:	b	4049f0 <ferror@plt+0x2030>
  404994:	ldur	x0, [x29, #-8]
  404998:	bl	402720 <free@plt>
  40499c:	mov	x0, x26
  4049a0:	bl	402710 <mnt_free_iter@plt>
  4049a4:	ldp	x21, x19, [sp]
  4049a8:	adrp	x26, 419000 <ferror@plt+0x16640>
  4049ac:	adrp	x27, 407000 <ferror@plt+0x4640>
  4049b0:	adrp	x28, 408000 <ferror@plt+0x5640>
  4049b4:	adrp	x24, 419000 <ferror@plt+0x16640>
  4049b8:	mov	w25, #0x80000000            	// #-2147483648
  4049bc:	add	x26, x26, #0x3d0
  4049c0:	add	x27, x27, #0x550
  4049c4:	add	x28, x28, #0x8e
  4049c8:	ldr	x2, [sp, #16]
  4049cc:	cbz	x2, 4049e0 <ferror@plt+0x2020>
  4049d0:	mov	x0, x22
  4049d4:	mov	x1, x23
  4049d8:	bl	4023a0 <scols_line_refer_data@plt>
  4049dc:	cbnz	w0, 404d38 <ferror@plt+0x2378>
  4049e0:	ldr	x8, [x24, #960]
  4049e4:	add	x23, x23, #0x1
  4049e8:	cmp	x23, x8
  4049ec:	b.cs	404c84 <ferror@plt+0x22c4>  // b.hs, b.nlast
  4049f0:	cmp	x23, x25
  4049f4:	str	xzr, [sp, #16]
  4049f8:	b.eq	404cd8 <ferror@plt+0x2318>  // b.none
  4049fc:	cmp	x8, x23
  404a00:	b.ls	404cf8 <ferror@plt+0x2338>  // b.plast
  404a04:	ldr	w8, [x26, x23, lsl #2]
  404a08:	cmp	w8, #0xb
  404a0c:	b.ge	404d18 <ferror@plt+0x2358>  // b.tcont
  404a10:	cmp	w8, #0xa
  404a14:	b.hi	4049c8 <ferror@plt+0x2008>  // b.pmore
  404a18:	mov	w8, w8
  404a1c:	adr	x9, 404a2c <ferror@plt+0x206c>
  404a20:	ldrb	w10, [x27, x8]
  404a24:	add	x9, x9, x10, lsl #2
  404a28:	br	x9
  404a2c:	ldr	x2, [x20]
  404a30:	adrp	x1, 407000 <ferror@plt+0x4640>
  404a34:	add	x0, sp, #0x10
  404a38:	add	x1, x1, #0xaf4
  404a3c:	b	404b38 <ferror@plt+0x2178>
  404a40:	ldr	w2, [x19]
  404a44:	b	404ad4 <ferror@plt+0x2114>
  404a48:	ldr	w8, [x20, #8]
  404a4c:	cmp	w8, #0x1
  404a50:	b.ne	4049c8 <ferror@plt+0x2008>  // b.any
  404a54:	ldr	w2, [x19, #224]
  404a58:	tbz	w2, #31, 404ad4 <ferror@plt+0x2114>
  404a5c:	cmn	w2, #0x1
  404a60:	b.ne	4049c8 <ferror@plt+0x2008>  // b.any
  404a64:	adrp	x1, 407000 <ferror@plt+0x4640>
  404a68:	adrp	x2, 408000 <ferror@plt+0x5640>
  404a6c:	add	x0, sp, #0x10
  404a70:	add	x1, x1, #0xa09
  404a74:	add	x2, x2, #0x27e
  404a78:	b	404b38 <ferror@plt+0x2178>
  404a7c:	ldrsw	x8, [x20, #8]
  404a80:	adrp	x9, 407000 <ferror@plt+0x4640>
  404a84:	add	x9, x9, #0x780
  404a88:	ldr	w2, [x19]
  404a8c:	ldr	x3, [x9, x8, lsl #3]
  404a90:	adrp	x1, 408000 <ferror@plt+0x5640>
  404a94:	add	x0, sp, #0x10
  404a98:	add	x1, x1, #0x258
  404a9c:	bl	404d7c <ferror@plt+0x23bc>
  404aa0:	ldr	x2, [sp, #16]
  404aa4:	cbnz	x2, 4049d0 <ferror@plt+0x2010>
  404aa8:	b	4049e0 <ferror@plt+0x2020>
  404aac:	ldr	w2, [x20, #12]
  404ab0:	b	404ad4 <ferror@plt+0x2114>
  404ab4:	ldr	w2, [x19, #16]
  404ab8:	b	404ad4 <ferror@plt+0x2114>
  404abc:	ldrsw	x8, [x20, #8]
  404ac0:	adrp	x9, 407000 <ferror@plt+0x4640>
  404ac4:	add	x9, x9, #0x780
  404ac8:	ldr	x2, [x9, x8, lsl #3]
  404acc:	b	404b2c <ferror@plt+0x216c>
  404ad0:	ldr	w2, [x19, #4]
  404ad4:	add	x0, sp, #0x10
  404ad8:	mov	x1, x28
  404adc:	bl	404d7c <ferror@plt+0x23bc>
  404ae0:	ldr	x2, [sp, #16]
  404ae4:	cbnz	x2, 4049d0 <ferror@plt+0x2010>
  404ae8:	b	4049e0 <ferror@plt+0x2020>
  404aec:	ldr	w0, [x19]
  404af0:	bl	406e04 <ferror@plt+0x4444>
  404af4:	mov	x2, x0
  404af8:	str	x0, [sp, #16]
  404afc:	cbnz	x0, 4049d0 <ferror@plt+0x2010>
  404b00:	ldr	w0, [x19]
  404b04:	bl	407080 <ferror@plt+0x46c0>
  404b08:	mov	x2, x0
  404b0c:	str	x0, [sp, #16]
  404b10:	cbnz	x2, 4049d0 <ferror@plt+0x2010>
  404b14:	b	4049e0 <ferror@plt+0x2020>
  404b18:	adrp	x8, 419000 <ferror@plt+0x16640>
  404b1c:	ldr	x0, [x8, #1064]
  404b20:	ldr	w1, [x19, #16]
  404b24:	bl	404e74 <ferror@plt+0x24b4>
  404b28:	ldr	x2, [x0, #8]
  404b2c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404b30:	add	x0, sp, #0x10
  404b34:	add	x1, x1, #0xa09
  404b38:	bl	404d7c <ferror@plt+0x23bc>
  404b3c:	ldr	x2, [sp, #16]
  404b40:	cbnz	x2, 4049d0 <ferror@plt+0x2010>
  404b44:	b	4049e0 <ferror@plt+0x2020>
  404b48:	ldrb	w8, [x21, #80]
  404b4c:	ldr	x28, [x21, #88]
  404b50:	mov	w9, #0xa                   	// #10
  404b54:	mov	w0, wzr
  404b58:	tst	w8, #0x40
  404b5c:	mov	w8, #0x2c                  	// #44
  404b60:	csel	w27, w9, w8, eq  // eq = none
  404b64:	bl	402490 <mnt_new_iter@plt>
  404b68:	stur	xzr, [x29, #-16]
  404b6c:	ldrsw	x8, [x20, #8]
  404b70:	adrp	x9, 407000 <ferror@plt+0x4640>
  404b74:	add	x9, x9, #0x780
  404b78:	ldr	x3, [x20]
  404b7c:	ldr	x2, [x9, x8, lsl #3]
  404b80:	adrp	x1, 408000 <ferror@plt+0x5640>
  404b84:	mov	x26, x0
  404b88:	sub	x0, x29, #0x8
  404b8c:	add	x1, x1, #0x289
  404b90:	bl	404d7c <ferror@plt+0x23bc>
  404b94:	ldur	x3, [x29, #-8]
  404b98:	str	xzr, [sp, #16]
  404b9c:	b	404bb8 <ferror@plt+0x21f8>
  404ba0:	adrp	x1, 407000 <ferror@plt+0x4640>
  404ba4:	add	x0, sp, #0x10
  404ba8:	add	x1, x1, #0xa09
  404bac:	mov	x2, x21
  404bb0:	bl	404d7c <ferror@plt+0x23bc>
  404bb4:	ldur	x3, [x29, #-8]
  404bb8:	adrp	x2, 404000 <ferror@plt+0x1640>
  404bbc:	sub	x4, x29, #0x10
  404bc0:	mov	x0, x28
  404bc4:	mov	x1, x26
  404bc8:	add	x2, x2, #0xe20
  404bcc:	bl	402740 <mnt_table_find_next_fs@plt>
  404bd0:	cbnz	w0, 404994 <ferror@plt+0x1fd4>
  404bd4:	ldur	x0, [x29, #-16]
  404bd8:	bl	4025e0 <mnt_fs_get_target@plt>
  404bdc:	ldr	x25, [sp, #16]
  404be0:	mov	x21, x0
  404be4:	cbz	x25, 404ba0 <ferror@plt+0x21e0>
  404be8:	mov	x0, x25
  404bec:	mov	x1, x21
  404bf0:	bl	402870 <strstr@plt>
  404bf4:	cbz	x0, 404c2c <ferror@plt+0x226c>
  404bf8:	mov	x24, x0
  404bfc:	mov	x0, x21
  404c00:	bl	402350 <strlen@plt>
  404c04:	cmp	x24, x25
  404c08:	mov	x19, x0
  404c0c:	b.eq	404c64 <ferror@plt+0x22a4>  // b.none
  404c10:	ldurb	w8, [x24, #-1]
  404c14:	cmp	w8, w27
  404c18:	b.ne	404c2c <ferror@plt+0x226c>  // b.any
  404c1c:	ldrb	w8, [x24, x19]
  404c20:	cmp	w8, w27
  404c24:	b.eq	404c5c <ferror@plt+0x229c>  // b.none
  404c28:	cbz	w8, 404c5c <ferror@plt+0x229c>
  404c2c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404c30:	add	x0, sp, #0x18
  404c34:	add	x1, x1, #0x292
  404c38:	mov	x2, x25
  404c3c:	mov	w3, w27
  404c40:	mov	x4, x21
  404c44:	str	xzr, [sp, #24]
  404c48:	bl	404d7c <ferror@plt+0x23bc>
  404c4c:	ldr	x0, [sp, #16]
  404c50:	bl	402720 <free@plt>
  404c54:	ldr	x8, [sp, #24]
  404c58:	str	x8, [sp, #16]
  404c5c:	ldur	x3, [x29, #-8]
  404c60:	b	404bb8 <ferror@plt+0x21f8>
  404c64:	mov	x0, x25
  404c68:	bl	402350 <strlen@plt>
  404c6c:	cmp	x0, x19
  404c70:	b.eq	404c5c <ferror@plt+0x229c>  // b.none
  404c74:	ldrb	w8, [x25, x19]
  404c78:	cmp	w8, w27
  404c7c:	b.ne	404c10 <ferror@plt+0x2250>  // b.any
  404c80:	b	404c5c <ferror@plt+0x229c>
  404c84:	str	x22, [x19, #208]
  404c88:	ldp	x20, x19, [sp, #128]
  404c8c:	ldp	x22, x21, [sp, #112]
  404c90:	ldp	x24, x23, [sp, #96]
  404c94:	ldp	x26, x25, [sp, #80]
  404c98:	ldp	x28, x27, [sp, #64]
  404c9c:	ldp	x29, x30, [sp, #48]
  404ca0:	add	sp, sp, #0x90
  404ca4:	ret
  404ca8:	adrp	x1, 408000 <ferror@plt+0x5640>
  404cac:	add	x1, x1, #0x23b
  404cb0:	mov	w2, #0x5                   	// #5
  404cb4:	bl	402880 <dcgettext@plt>
  404cb8:	ldp	x20, x19, [sp, #128]
  404cbc:	ldp	x22, x21, [sp, #112]
  404cc0:	ldp	x24, x23, [sp, #96]
  404cc4:	ldp	x26, x25, [sp, #80]
  404cc8:	ldp	x28, x27, [sp, #64]
  404ccc:	ldp	x29, x30, [sp, #48]
  404cd0:	add	sp, sp, #0x90
  404cd4:	b	4026e0 <warn@plt>
  404cd8:	adrp	x0, 408000 <ferror@plt+0x5640>
  404cdc:	adrp	x1, 408000 <ferror@plt+0x5640>
  404ce0:	adrp	x3, 408000 <ferror@plt+0x5640>
  404ce4:	add	x0, x0, #0x170
  404ce8:	add	x1, x1, #0x7
  404cec:	add	x3, x3, #0x179
  404cf0:	mov	w2, #0xf0                  	// #240
  404cf4:	bl	402900 <__assert_fail@plt>
  404cf8:	adrp	x0, 408000 <ferror@plt+0x5640>
  404cfc:	adrp	x1, 408000 <ferror@plt+0x5640>
  404d00:	adrp	x3, 408000 <ferror@plt+0x5640>
  404d04:	add	x0, x0, #0x190
  404d08:	add	x1, x1, #0x7
  404d0c:	add	x3, x3, #0x179
  404d10:	mov	w2, #0xf1                  	// #241
  404d14:	bl	402900 <__assert_fail@plt>
  404d18:	adrp	x0, 408000 <ferror@plt+0x5640>
  404d1c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404d20:	adrp	x3, 408000 <ferror@plt+0x5640>
  404d24:	add	x0, x0, #0x1a8
  404d28:	add	x1, x1, #0x7
  404d2c:	add	x3, x3, #0x179
  404d30:	mov	w2, #0xf2                  	// #242
  404d34:	bl	402900 <__assert_fail@plt>
  404d38:	bl	404dfc <ferror@plt+0x243c>
  404d3c:	adrp	x0, 408000 <ferror@plt+0x5640>
  404d40:	adrp	x1, 408000 <ferror@plt+0x5640>
  404d44:	adrp	x3, 408000 <ferror@plt+0x5640>
  404d48:	add	x0, x0, #0x1a5
  404d4c:	add	x1, x1, #0x7
  404d50:	add	x3, x3, #0x1cf
  404d54:	mov	w2, #0x2c9                 	// #713
  404d58:	bl	402900 <__assert_fail@plt>
  404d5c:	adrp	x0, 408000 <ferror@plt+0x5640>
  404d60:	adrp	x1, 408000 <ferror@plt+0x5640>
  404d64:	adrp	x3, 408000 <ferror@plt+0x5640>
  404d68:	add	x0, x0, #0x13c
  404d6c:	add	x1, x1, #0x7
  404d70:	add	x3, x3, #0x1cf
  404d74:	mov	w2, #0x2ca                 	// #714
  404d78:	bl	402900 <__assert_fail@plt>
  404d7c:	sub	sp, sp, #0x100
  404d80:	stp	x29, x30, [sp, #240]
  404d84:	add	x29, sp, #0xf0
  404d88:	mov	x8, #0xffffffffffffffd0    	// #-48
  404d8c:	mov	x9, sp
  404d90:	sub	x10, x29, #0x70
  404d94:	movk	x8, #0xff80, lsl #32
  404d98:	add	x11, x29, #0x10
  404d9c:	add	x9, x9, #0x80
  404da0:	add	x10, x10, #0x30
  404da4:	stp	x9, x8, [x29, #-16]
  404da8:	stp	x11, x10, [x29, #-32]
  404dac:	stp	x2, x3, [x29, #-112]
  404db0:	stp	x4, x5, [x29, #-96]
  404db4:	stp	x6, x7, [x29, #-80]
  404db8:	stp	q1, q2, [sp, #16]
  404dbc:	str	q0, [sp]
  404dc0:	ldp	q0, q1, [x29, #-32]
  404dc4:	sub	x2, x29, #0x40
  404dc8:	stp	q3, q4, [sp, #48]
  404dcc:	stp	q5, q6, [sp, #80]
  404dd0:	str	q7, [sp, #112]
  404dd4:	stp	q0, q1, [x29, #-64]
  404dd8:	bl	402780 <vasprintf@plt>
  404ddc:	tbnz	w0, #31, 404dec <ferror@plt+0x242c>
  404de0:	ldp	x29, x30, [sp, #240]
  404de4:	add	sp, sp, #0x100
  404de8:	ret
  404dec:	adrp	x1, 408000 <ferror@plt+0x5640>
  404df0:	add	x1, x1, #0x267
  404df4:	mov	w0, #0x1                   	// #1
  404df8:	bl	402990 <err@plt>
  404dfc:	stp	x29, x30, [sp, #-16]!
  404e00:	adrp	x1, 408000 <ferror@plt+0x5640>
  404e04:	adrp	x2, 408000 <ferror@plt+0x5640>
  404e08:	add	x1, x1, #0x29e
  404e0c:	add	x2, x2, #0x7
  404e10:	mov	w0, #0x1                   	// #1
  404e14:	mov	w3, #0x300                 	// #768
  404e18:	mov	x29, sp
  404e1c:	bl	402990 <err@plt>
  404e20:	stp	x29, x30, [sp, #-32]!
  404e24:	stp	x20, x19, [sp, #16]
  404e28:	mov	x19, x1
  404e2c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404e30:	add	x1, x1, #0x299
  404e34:	mov	x29, sp
  404e38:	mov	x20, x0
  404e3c:	bl	4027d0 <mnt_fs_match_fstype@plt>
  404e40:	cbz	w0, 404e68 <ferror@plt+0x24a8>
  404e44:	mov	x0, x20
  404e48:	bl	4025f0 <mnt_fs_get_root@plt>
  404e4c:	cbz	x0, 404e68 <ferror@plt+0x24a8>
  404e50:	mov	x0, x20
  404e54:	bl	4025f0 <mnt_fs_get_root@plt>
  404e58:	mov	x1, x19
  404e5c:	bl	4026c0 <strcmp@plt>
  404e60:	cmp	w0, #0x0
  404e64:	cset	w0, eq  // eq = none
  404e68:	ldp	x20, x19, [sp, #16]
  404e6c:	ldp	x29, x30, [sp], #32
  404e70:	ret
  404e74:	cbz	x0, 404e94 <ferror@plt+0x24d4>
  404e78:	ldr	x0, [x0]
  404e7c:	cbz	x0, 404e94 <ferror@plt+0x24d4>
  404e80:	ldr	x8, [x0]
  404e84:	cmp	x8, x1
  404e88:	b.eq	404e94 <ferror@plt+0x24d4>  // b.none
  404e8c:	ldr	x0, [x0, #16]
  404e90:	cbnz	x0, 404e80 <ferror@plt+0x24c0>
  404e94:	ret
  404e98:	mov	w0, #0x1                   	// #1
  404e9c:	mov	w1, #0x10                  	// #16
  404ea0:	b	4025d0 <calloc@plt>
  404ea4:	stp	x29, x30, [sp, #-48]!
  404ea8:	stp	x20, x19, [sp, #32]
  404eac:	ldr	x20, [x0]
  404eb0:	mov	x19, x0
  404eb4:	str	x21, [sp, #16]
  404eb8:	mov	x29, sp
  404ebc:	cbz	x20, 404ed8 <ferror@plt+0x2518>
  404ec0:	ldp	x0, x21, [x20, #8]
  404ec4:	bl	402720 <free@plt>
  404ec8:	mov	x0, x20
  404ecc:	bl	402720 <free@plt>
  404ed0:	mov	x20, x21
  404ed4:	cbnz	x21, 404ec0 <ferror@plt+0x2500>
  404ed8:	mov	x0, x19
  404edc:	ldp	x20, x19, [sp, #32]
  404ee0:	ldr	x21, [sp, #16]
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	b	402720 <free@plt>
  404eec:	stp	x29, x30, [sp, #-32]!
  404ef0:	stp	x20, x19, [sp, #16]
  404ef4:	mov	x19, x1
  404ef8:	mov	x20, x0
  404efc:	mov	x29, sp
  404f00:	cbz	x0, 404f20 <ferror@plt+0x2560>
  404f04:	ldr	x8, [x20]
  404f08:	cbz	x8, 404f20 <ferror@plt+0x2560>
  404f0c:	ldr	x9, [x8]
  404f10:	cmp	x9, x19
  404f14:	b.eq	404f4c <ferror@plt+0x258c>  // b.none
  404f18:	ldr	x8, [x8, #16]
  404f1c:	cbnz	x8, 404f0c <ferror@plt+0x254c>
  404f20:	mov	w0, w19
  404f24:	bl	4026d0 <getpwuid@plt>
  404f28:	cbz	x0, 404f34 <ferror@plt+0x2574>
  404f2c:	ldr	x1, [x0]
  404f30:	b	404f38 <ferror@plt+0x2578>
  404f34:	mov	x1, xzr
  404f38:	mov	x0, x20
  404f3c:	mov	x2, x19
  404f40:	ldp	x20, x19, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #32
  404f48:	b	404f58 <ferror@plt+0x2598>
  404f4c:	ldp	x20, x19, [sp, #16]
  404f50:	ldp	x29, x30, [sp], #32
  404f54:	ret
  404f58:	stp	x29, x30, [sp, #-64]!
  404f5c:	stp	x28, x23, [sp, #16]
  404f60:	stp	x22, x21, [sp, #32]
  404f64:	stp	x20, x19, [sp, #48]
  404f68:	mov	x29, sp
  404f6c:	sub	sp, sp, #0x410
  404f70:	mov	x23, x1
  404f74:	mov	x19, x0
  404f78:	mov	w0, #0x1                   	// #1
  404f7c:	mov	w1, #0x18                  	// #24
  404f80:	mov	x22, x2
  404f84:	bl	4025d0 <calloc@plt>
  404f88:	cbz	x0, 40506c <ferror@plt+0x26ac>
  404f8c:	mov	x20, x0
  404f90:	str	x22, [x0]
  404f94:	cbz	x23, 404fcc <ferror@plt+0x260c>
  404f98:	add	x0, sp, #0xc
  404f9c:	mov	w2, #0x100                 	// #256
  404fa0:	mov	x1, x23
  404fa4:	bl	402370 <mbstowcs@plt>
  404fa8:	cbz	x0, 405028 <ferror@plt+0x2668>
  404fac:	add	x0, sp, #0xc
  404fb0:	mov	w1, #0x100                 	// #256
  404fb4:	str	wzr, [sp, #1036]
  404fb8:	bl	402520 <wcswidth@plt>
  404fbc:	mov	w21, w0
  404fc0:	cmp	w21, #0x1
  404fc4:	b.ge	40503c <ferror@plt+0x267c>  // b.tcont
  404fc8:	b	404fd0 <ferror@plt+0x2610>
  404fcc:	mov	w21, wzr
  404fd0:	adrp	x1, 408000 <ferror@plt+0x5640>
  404fd4:	add	x0, x20, #0x8
  404fd8:	add	x1, x1, #0x2bd
  404fdc:	mov	x2, x22
  404fe0:	bl	402480 <asprintf@plt>
  404fe4:	tbnz	w0, #31, 40504c <ferror@plt+0x268c>
  404fe8:	ldr	x9, [x19]
  404fec:	cbz	x9, 405004 <ferror@plt+0x2644>
  404ff0:	mov	x8, x9
  404ff4:	ldr	x9, [x9, #16]
  404ff8:	cbnz	x9, 404fec <ferror@plt+0x262c>
  404ffc:	add	x8, x8, #0x10
  405000:	b	405008 <ferror@plt+0x2648>
  405004:	mov	x8, x19
  405008:	cmp	w21, #0x0
  40500c:	str	x20, [x8]
  405010:	b.gt	40505c <ferror@plt+0x269c>
  405014:	ldr	x0, [x20, #8]
  405018:	cbz	x0, 405058 <ferror@plt+0x2698>
  40501c:	bl	402350 <strlen@plt>
  405020:	mov	x21, x0
  405024:	b	40505c <ferror@plt+0x269c>
  405028:	mov	x0, x23
  40502c:	bl	402350 <strlen@plt>
  405030:	mov	x21, x0
  405034:	cmp	w21, #0x1
  405038:	b.lt	404fd0 <ferror@plt+0x2610>  // b.tstop
  40503c:	mov	x0, x23
  405040:	bl	402610 <strdup@plt>
  405044:	str	x0, [x20, #8]
  405048:	cbnz	x0, 404fe8 <ferror@plt+0x2628>
  40504c:	mov	x0, x20
  405050:	bl	402720 <free@plt>
  405054:	b	40506c <ferror@plt+0x26ac>
  405058:	mov	w21, wzr
  40505c:	ldr	w8, [x19, #8]
  405060:	cmp	w8, w21
  405064:	csel	w8, w21, w8, lt  // lt = tstop
  405068:	str	w8, [x19, #8]
  40506c:	add	sp, sp, #0x410
  405070:	ldp	x20, x19, [sp, #48]
  405074:	ldp	x22, x21, [sp, #32]
  405078:	ldp	x28, x23, [sp, #16]
  40507c:	ldp	x29, x30, [sp], #64
  405080:	ret
  405084:	stp	x29, x30, [sp, #-32]!
  405088:	stp	x20, x19, [sp, #16]
  40508c:	mov	x19, x1
  405090:	mov	x20, x0
  405094:	mov	x29, sp
  405098:	cbz	x0, 4050b8 <ferror@plt+0x26f8>
  40509c:	ldr	x8, [x20]
  4050a0:	cbz	x8, 4050b8 <ferror@plt+0x26f8>
  4050a4:	ldr	x9, [x8]
  4050a8:	cmp	x9, x19
  4050ac:	b.eq	4050e4 <ferror@plt+0x2724>  // b.none
  4050b0:	ldr	x8, [x8, #16]
  4050b4:	cbnz	x8, 4050a4 <ferror@plt+0x26e4>
  4050b8:	mov	w0, w19
  4050bc:	bl	402940 <getgrgid@plt>
  4050c0:	cbz	x0, 4050cc <ferror@plt+0x270c>
  4050c4:	ldr	x1, [x0]
  4050c8:	b	4050d0 <ferror@plt+0x2710>
  4050cc:	mov	x1, xzr
  4050d0:	mov	x0, x20
  4050d4:	mov	x2, x19
  4050d8:	ldp	x20, x19, [sp, #16]
  4050dc:	ldp	x29, x30, [sp], #32
  4050e0:	b	404f58 <ferror@plt+0x2598>
  4050e4:	ldp	x20, x19, [sp, #16]
  4050e8:	ldp	x29, x30, [sp], #32
  4050ec:	ret
  4050f0:	adrp	x8, 419000 <ferror@plt+0x16640>
  4050f4:	str	w0, [x8, #884]
  4050f8:	ret
  4050fc:	sub	sp, sp, #0x70
  405100:	stp	x29, x30, [sp, #16]
  405104:	stp	x28, x27, [sp, #32]
  405108:	stp	x26, x25, [sp, #48]
  40510c:	stp	x24, x23, [sp, #64]
  405110:	stp	x22, x21, [sp, #80]
  405114:	stp	x20, x19, [sp, #96]
  405118:	add	x29, sp, #0x10
  40511c:	str	xzr, [x1]
  405120:	cbz	x0, 405164 <ferror@plt+0x27a4>
  405124:	ldrb	w22, [x0]
  405128:	mov	x20, x0
  40512c:	cbz	x22, 405164 <ferror@plt+0x27a4>
  405130:	mov	x21, x2
  405134:	mov	x19, x1
  405138:	bl	4026f0 <__ctype_b_loc@plt>
  40513c:	ldr	x8, [x0]
  405140:	mov	x23, x0
  405144:	ldrh	w9, [x8, x22, lsl #1]
  405148:	tbz	w9, #13, 40515c <ferror@plt+0x279c>
  40514c:	add	x9, x20, #0x1
  405150:	ldrb	w22, [x9], #1
  405154:	ldrh	w10, [x8, x22, lsl #1]
  405158:	tbnz	w10, #13, 405150 <ferror@plt+0x2790>
  40515c:	cmp	w22, #0x2d
  405160:	b.ne	405198 <ferror@plt+0x27d8>  // b.any
  405164:	mov	w22, #0xffffffea            	// #-22
  405168:	neg	w19, w22
  40516c:	bl	402910 <__errno_location@plt>
  405170:	str	w19, [x0]
  405174:	mov	w0, w22
  405178:	ldp	x20, x19, [sp, #96]
  40517c:	ldp	x22, x21, [sp, #80]
  405180:	ldp	x24, x23, [sp, #64]
  405184:	ldp	x26, x25, [sp, #48]
  405188:	ldp	x28, x27, [sp, #32]
  40518c:	ldp	x29, x30, [sp, #16]
  405190:	add	sp, sp, #0x70
  405194:	ret
  405198:	bl	402910 <__errno_location@plt>
  40519c:	mov	x24, x0
  4051a0:	str	wzr, [x0]
  4051a4:	add	x1, sp, #0x8
  4051a8:	mov	x0, x20
  4051ac:	mov	w2, wzr
  4051b0:	mov	w3, wzr
  4051b4:	str	xzr, [sp, #8]
  4051b8:	bl	4025c0 <__strtoul_internal@plt>
  4051bc:	ldr	x25, [sp, #8]
  4051c0:	ldr	w8, [x24]
  4051c4:	cmp	x25, x20
  4051c8:	b.eq	405348 <ferror@plt+0x2988>  // b.none
  4051cc:	add	x9, x0, #0x1
  4051d0:	mov	x20, x0
  4051d4:	cmp	x9, #0x1
  4051d8:	b.hi	4051e0 <ferror@plt+0x2820>  // b.pmore
  4051dc:	cbnz	w8, 40534c <ferror@plt+0x298c>
  4051e0:	cbz	x25, 405358 <ferror@plt+0x2998>
  4051e4:	ldrb	w8, [x25]
  4051e8:	cbz	w8, 405358 <ferror@plt+0x2998>
  4051ec:	mov	w27, wzr
  4051f0:	mov	x28, xzr
  4051f4:	b	405204 <ferror@plt+0x2844>
  4051f8:	mov	x28, xzr
  4051fc:	str	x22, [sp, #8]
  405200:	mov	x25, x22
  405204:	ldrb	w8, [x25, #1]
  405208:	cmp	w8, #0x61
  40520c:	b.le	40523c <ferror@plt+0x287c>
  405210:	cmp	w8, #0x62
  405214:	b.eq	405244 <ferror@plt+0x2884>  // b.none
  405218:	cmp	w8, #0x69
  40521c:	b.ne	405254 <ferror@plt+0x2894>  // b.any
  405220:	ldrb	w8, [x25, #2]
  405224:	orr	w8, w8, #0x20
  405228:	cmp	w8, #0x62
  40522c:	b.ne	405254 <ferror@plt+0x2894>  // b.any
  405230:	ldrb	w8, [x25, #3]
  405234:	cbnz	w8, 405254 <ferror@plt+0x2894>
  405238:	b	405368 <ferror@plt+0x29a8>
  40523c:	cmp	w8, #0x42
  405240:	b.ne	405250 <ferror@plt+0x2890>  // b.any
  405244:	ldrb	w8, [x25, #2]
  405248:	cbnz	w8, 405254 <ferror@plt+0x2894>
  40524c:	b	405370 <ferror@plt+0x29b0>
  405250:	cbz	w8, 405368 <ferror@plt+0x29a8>
  405254:	bl	4024b0 <localeconv@plt>
  405258:	cbz	x0, 405278 <ferror@plt+0x28b8>
  40525c:	ldr	x22, [x0]
  405260:	cbz	x22, 405284 <ferror@plt+0x28c4>
  405264:	mov	x0, x22
  405268:	bl	402350 <strlen@plt>
  40526c:	mov	x26, x0
  405270:	mov	w8, #0x1                   	// #1
  405274:	b	40528c <ferror@plt+0x28cc>
  405278:	mov	w8, wzr
  40527c:	mov	x22, xzr
  405280:	b	405288 <ferror@plt+0x28c8>
  405284:	mov	w8, wzr
  405288:	mov	x26, xzr
  40528c:	cbnz	x28, 405164 <ferror@plt+0x27a4>
  405290:	ldrb	w9, [x25]
  405294:	eor	w8, w8, #0x1
  405298:	cmp	w9, #0x0
  40529c:	cset	w9, eq  // eq = none
  4052a0:	orr	w8, w8, w9
  4052a4:	tbnz	w8, #0, 405164 <ferror@plt+0x27a4>
  4052a8:	mov	x0, x22
  4052ac:	mov	x1, x25
  4052b0:	mov	x2, x26
  4052b4:	bl	402540 <strncmp@plt>
  4052b8:	cbnz	w0, 405164 <ferror@plt+0x27a4>
  4052bc:	add	x22, x25, x26
  4052c0:	ldrb	w8, [x22]
  4052c4:	cmp	w8, #0x30
  4052c8:	b.ne	4052dc <ferror@plt+0x291c>  // b.any
  4052cc:	ldrb	w8, [x22, #1]!
  4052d0:	add	w27, w27, #0x1
  4052d4:	cmp	w8, #0x30
  4052d8:	b.eq	4052cc <ferror@plt+0x290c>  // b.none
  4052dc:	ldr	x9, [x23]
  4052e0:	sxtb	x8, w8
  4052e4:	ldrh	w8, [x9, x8, lsl #1]
  4052e8:	tbz	w8, #11, 4051f8 <ferror@plt+0x2838>
  4052ec:	add	x1, sp, #0x8
  4052f0:	mov	x0, x22
  4052f4:	mov	w2, wzr
  4052f8:	mov	w3, wzr
  4052fc:	str	wzr, [x24]
  405300:	str	xzr, [sp, #8]
  405304:	bl	4025c0 <__strtoul_internal@plt>
  405308:	ldr	x25, [sp, #8]
  40530c:	ldr	w8, [x24]
  405310:	cmp	x25, x22
  405314:	b.eq	405348 <ferror@plt+0x2988>  // b.none
  405318:	add	x9, x0, #0x1
  40531c:	cmp	x9, #0x1
  405320:	b.hi	405328 <ferror@plt+0x2968>  // b.pmore
  405324:	cbnz	w8, 40534c <ferror@plt+0x298c>
  405328:	mov	x28, xzr
  40532c:	cbz	x0, 405204 <ferror@plt+0x2844>
  405330:	cbz	x25, 405164 <ferror@plt+0x27a4>
  405334:	ldrb	w8, [x25]
  405338:	mov	w22, #0xffffffea            	// #-22
  40533c:	mov	x28, x0
  405340:	cbnz	w8, 405204 <ferror@plt+0x2844>
  405344:	b	405168 <ferror@plt+0x27a8>
  405348:	cbz	w8, 405164 <ferror@plt+0x27a4>
  40534c:	neg	w22, w8
  405350:	tbz	w22, #31, 405174 <ferror@plt+0x27b4>
  405354:	b	405168 <ferror@plt+0x27a8>
  405358:	mov	w22, wzr
  40535c:	str	x20, [x19]
  405360:	tbz	w22, #31, 405174 <ferror@plt+0x27b4>
  405364:	b	405168 <ferror@plt+0x27a8>
  405368:	mov	w24, #0x400                 	// #1024
  40536c:	b	405374 <ferror@plt+0x29b4>
  405370:	mov	w24, #0x3e8                 	// #1000
  405374:	ldrsb	w22, [x25]
  405378:	adrp	x23, 408000 <ferror@plt+0x5640>
  40537c:	add	x23, x23, #0x2cd
  405380:	mov	w2, #0x9                   	// #9
  405384:	mov	x0, x23
  405388:	mov	w1, w22
  40538c:	bl	402840 <memchr@plt>
  405390:	cbnz	x0, 4053b0 <ferror@plt+0x29f0>
  405394:	adrp	x23, 408000 <ferror@plt+0x5640>
  405398:	add	x23, x23, #0x2d6
  40539c:	mov	w2, #0x9                   	// #9
  4053a0:	mov	x0, x23
  4053a4:	mov	w1, w22
  4053a8:	bl	402840 <memchr@plt>
  4053ac:	cbz	x0, 405164 <ferror@plt+0x27a4>
  4053b0:	sub	w8, w0, w23
  4053b4:	adds	w8, w8, #0x1
  4053b8:	b.cs	4053dc <ferror@plt+0x2a1c>  // b.hs, b.nlast
  4053bc:	mvn	w9, w0
  4053c0:	add	w9, w9, w23
  4053c4:	umulh	x10, x24, x20
  4053c8:	cmp	xzr, x10
  4053cc:	b.ne	4053e4 <ferror@plt+0x2a24>  // b.any
  4053d0:	adds	w9, w9, #0x1
  4053d4:	mul	x20, x20, x24
  4053d8:	b.cc	4053c4 <ferror@plt+0x2a04>  // b.lo, b.ul, b.last
  4053dc:	mov	w22, wzr
  4053e0:	b	4053e8 <ferror@plt+0x2a28>
  4053e4:	mov	w22, #0xffffffde            	// #-34
  4053e8:	cbz	x21, 4053f0 <ferror@plt+0x2a30>
  4053ec:	str	w8, [x21]
  4053f0:	cbz	x28, 40535c <ferror@plt+0x299c>
  4053f4:	cbz	w8, 40535c <ferror@plt+0x299c>
  4053f8:	mvn	w8, w0
  4053fc:	add	w9, w8, w23
  405400:	mov	w8, #0x1                   	// #1
  405404:	umulh	x10, x24, x8
  405408:	cmp	xzr, x10
  40540c:	b.ne	40541c <ferror@plt+0x2a5c>  // b.any
  405410:	adds	w9, w9, #0x1
  405414:	mul	x8, x8, x24
  405418:	b.cc	405404 <ferror@plt+0x2a44>  // b.lo, b.ul, b.last
  40541c:	mov	w9, #0xa                   	// #10
  405420:	cmp	x28, #0xb
  405424:	b.cc	405438 <ferror@plt+0x2a78>  // b.lo, b.ul, b.last
  405428:	add	x9, x9, x9, lsl #2
  40542c:	lsl	x9, x9, #1
  405430:	cmp	x9, x28
  405434:	b.cc	405428 <ferror@plt+0x2a68>  // b.lo, b.ul, b.last
  405438:	cmp	w27, #0x1
  40543c:	b.lt	4054e8 <ferror@plt+0x2b28>  // b.tstop
  405440:	cmp	w27, #0x3
  405444:	b.hi	405450 <ferror@plt+0x2a90>  // b.pmore
  405448:	mov	w10, wzr
  40544c:	b	4054d4 <ferror@plt+0x2b14>
  405450:	mov	w10, #0x1                   	// #1
  405454:	dup	v0.2d, x10
  405458:	and	w10, w27, #0xfffffffc
  40545c:	mov	v1.16b, v0.16b
  405460:	mov	v1.d[0], x9
  405464:	mov	w9, w10
  405468:	fmov	x12, d1
  40546c:	mov	x11, v1.d[1]
  405470:	add	x12, x12, x12, lsl #2
  405474:	fmov	x13, d0
  405478:	lsl	x12, x12, #1
  40547c:	add	x11, x11, x11, lsl #2
  405480:	add	x13, x13, x13, lsl #2
  405484:	mov	x14, v0.d[1]
  405488:	fmov	d1, x12
  40548c:	lsl	x11, x11, #1
  405490:	lsl	x13, x13, #1
  405494:	mov	v1.d[1], x11
  405498:	add	x11, x14, x14, lsl #2
  40549c:	fmov	d0, x13
  4054a0:	lsl	x11, x11, #1
  4054a4:	subs	w9, w9, #0x4
  4054a8:	mov	v0.d[1], x11
  4054ac:	b.ne	405468 <ferror@plt+0x2aa8>  // b.any
  4054b0:	mov	x9, v1.d[1]
  4054b4:	mov	x11, v0.d[1]
  4054b8:	fmov	x12, d1
  4054bc:	fmov	x13, d0
  4054c0:	mul	x12, x13, x12
  4054c4:	mul	x9, x11, x9
  4054c8:	cmp	w27, w10
  4054cc:	mul	x9, x12, x9
  4054d0:	b.eq	4054e8 <ferror@plt+0x2b28>  // b.none
  4054d4:	sub	w10, w27, w10
  4054d8:	add	x9, x9, x9, lsl #2
  4054dc:	subs	w10, w10, #0x1
  4054e0:	lsl	x9, x9, #1
  4054e4:	b.ne	4054d8 <ferror@plt+0x2b18>  // b.any
  4054e8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4054ec:	mov	w12, #0x1                   	// #1
  4054f0:	movk	x10, #0xcccd
  4054f4:	mov	w11, #0xa                   	// #10
  4054f8:	b	40550c <ferror@plt+0x2b4c>
  4054fc:	cmp	x28, #0x9
  405500:	mov	x28, x13
  405504:	mov	x12, x14
  405508:	b.ls	40535c <ferror@plt+0x299c>  // b.plast
  40550c:	umulh	x13, x28, x10
  405510:	lsr	x13, x13, #3
  405514:	add	x14, x12, x12, lsl #2
  405518:	msub	x15, x13, x11, x28
  40551c:	lsl	x14, x14, #1
  405520:	cbz	x15, 4054fc <ferror@plt+0x2b3c>
  405524:	udiv	x12, x9, x12
  405528:	udiv	x12, x12, x15
  40552c:	udiv	x12, x8, x12
  405530:	add	x20, x12, x20
  405534:	b	4054fc <ferror@plt+0x2b3c>
  405538:	mov	x2, xzr
  40553c:	b	4050fc <ferror@plt+0x273c>
  405540:	stp	x29, x30, [sp, #-48]!
  405544:	stp	x20, x19, [sp, #32]
  405548:	mov	x20, x1
  40554c:	mov	x19, x0
  405550:	str	x21, [sp, #16]
  405554:	mov	x29, sp
  405558:	cbz	x0, 40558c <ferror@plt+0x2bcc>
  40555c:	ldrb	w21, [x19]
  405560:	mov	x8, x19
  405564:	cbz	w21, 405590 <ferror@plt+0x2bd0>
  405568:	bl	4026f0 <__ctype_b_loc@plt>
  40556c:	ldr	x9, [x0]
  405570:	mov	x8, x19
  405574:	and	x10, x21, #0xff
  405578:	ldrh	w10, [x9, x10, lsl #1]
  40557c:	tbz	w10, #11, 405590 <ferror@plt+0x2bd0>
  405580:	ldrb	w21, [x8, #1]!
  405584:	cbnz	w21, 405574 <ferror@plt+0x2bb4>
  405588:	b	405590 <ferror@plt+0x2bd0>
  40558c:	mov	x8, xzr
  405590:	cbz	x20, 405598 <ferror@plt+0x2bd8>
  405594:	str	x8, [x20]
  405598:	cmp	x8, x19
  40559c:	b.ls	4055b0 <ferror@plt+0x2bf0>  // b.plast
  4055a0:	ldrb	w8, [x8]
  4055a4:	cmp	w8, #0x0
  4055a8:	cset	w0, eq  // eq = none
  4055ac:	b	4055b4 <ferror@plt+0x2bf4>
  4055b0:	mov	w0, wzr
  4055b4:	ldp	x20, x19, [sp, #32]
  4055b8:	ldr	x21, [sp, #16]
  4055bc:	ldp	x29, x30, [sp], #48
  4055c0:	ret
  4055c4:	stp	x29, x30, [sp, #-48]!
  4055c8:	stp	x20, x19, [sp, #32]
  4055cc:	mov	x20, x1
  4055d0:	mov	x19, x0
  4055d4:	str	x21, [sp, #16]
  4055d8:	mov	x29, sp
  4055dc:	cbz	x0, 405610 <ferror@plt+0x2c50>
  4055e0:	ldrb	w21, [x19]
  4055e4:	mov	x8, x19
  4055e8:	cbz	w21, 405614 <ferror@plt+0x2c54>
  4055ec:	bl	4026f0 <__ctype_b_loc@plt>
  4055f0:	ldr	x9, [x0]
  4055f4:	mov	x8, x19
  4055f8:	and	x10, x21, #0xff
  4055fc:	ldrh	w10, [x9, x10, lsl #1]
  405600:	tbz	w10, #12, 405614 <ferror@plt+0x2c54>
  405604:	ldrb	w21, [x8, #1]!
  405608:	cbnz	w21, 4055f8 <ferror@plt+0x2c38>
  40560c:	b	405614 <ferror@plt+0x2c54>
  405610:	mov	x8, xzr
  405614:	cbz	x20, 40561c <ferror@plt+0x2c5c>
  405618:	str	x8, [x20]
  40561c:	cmp	x8, x19
  405620:	b.ls	405634 <ferror@plt+0x2c74>  // b.plast
  405624:	ldrb	w8, [x8]
  405628:	cmp	w8, #0x0
  40562c:	cset	w0, eq  // eq = none
  405630:	b	405638 <ferror@plt+0x2c78>
  405634:	mov	w0, wzr
  405638:	ldp	x20, x19, [sp, #32]
  40563c:	ldr	x21, [sp, #16]
  405640:	ldp	x29, x30, [sp], #48
  405644:	ret
  405648:	sub	sp, sp, #0x110
  40564c:	stp	x29, x30, [sp, #208]
  405650:	add	x29, sp, #0xd0
  405654:	mov	x8, #0xffffffffffffffd0    	// #-48
  405658:	mov	x9, sp
  40565c:	sub	x10, x29, #0x50
  405660:	stp	x28, x23, [sp, #224]
  405664:	stp	x22, x21, [sp, #240]
  405668:	stp	x20, x19, [sp, #256]
  40566c:	mov	x20, x1
  405670:	mov	x19, x0
  405674:	movk	x8, #0xff80, lsl #32
  405678:	add	x11, x29, #0x40
  40567c:	add	x9, x9, #0x80
  405680:	add	x22, x10, #0x30
  405684:	mov	w23, #0xffffffd0            	// #-48
  405688:	stp	x2, x3, [x29, #-80]
  40568c:	stp	x4, x5, [x29, #-64]
  405690:	stp	x6, x7, [x29, #-48]
  405694:	stp	q1, q2, [sp, #16]
  405698:	stp	q3, q4, [sp, #48]
  40569c:	str	q0, [sp]
  4056a0:	stp	q5, q6, [sp, #80]
  4056a4:	str	q7, [sp, #112]
  4056a8:	stp	x9, x8, [x29, #-16]
  4056ac:	stp	x11, x22, [x29, #-32]
  4056b0:	tbnz	w23, #31, 4056bc <ferror@plt+0x2cfc>
  4056b4:	mov	w8, w23
  4056b8:	b	4056d4 <ferror@plt+0x2d14>
  4056bc:	add	w8, w23, #0x8
  4056c0:	cmn	w23, #0x8
  4056c4:	stur	w8, [x29, #-8]
  4056c8:	b.gt	4056d4 <ferror@plt+0x2d14>
  4056cc:	add	x9, x22, w23, sxtw
  4056d0:	b	4056e0 <ferror@plt+0x2d20>
  4056d4:	ldur	x9, [x29, #-32]
  4056d8:	add	x10, x9, #0x8
  4056dc:	stur	x10, [x29, #-32]
  4056e0:	ldr	x1, [x9]
  4056e4:	cbz	x1, 40575c <ferror@plt+0x2d9c>
  4056e8:	tbnz	w8, #31, 4056f4 <ferror@plt+0x2d34>
  4056ec:	mov	w23, w8
  4056f0:	b	40570c <ferror@plt+0x2d4c>
  4056f4:	add	w23, w8, #0x8
  4056f8:	cmn	w8, #0x8
  4056fc:	stur	w23, [x29, #-8]
  405700:	b.gt	40570c <ferror@plt+0x2d4c>
  405704:	add	x8, x22, w8, sxtw
  405708:	b	405718 <ferror@plt+0x2d58>
  40570c:	ldur	x8, [x29, #-32]
  405710:	add	x9, x8, #0x8
  405714:	stur	x9, [x29, #-32]
  405718:	ldr	x21, [x8]
  40571c:	cbz	x21, 40575c <ferror@plt+0x2d9c>
  405720:	mov	x0, x19
  405724:	bl	4026c0 <strcmp@plt>
  405728:	cbz	w0, 405740 <ferror@plt+0x2d80>
  40572c:	mov	x0, x19
  405730:	mov	x1, x21
  405734:	bl	4026c0 <strcmp@plt>
  405738:	cbnz	w0, 4056b0 <ferror@plt+0x2cf0>
  40573c:	b	405744 <ferror@plt+0x2d84>
  405740:	mov	w0, #0x1                   	// #1
  405744:	ldp	x20, x19, [sp, #256]
  405748:	ldp	x22, x21, [sp, #240]
  40574c:	ldp	x28, x23, [sp, #224]
  405750:	ldp	x29, x30, [sp, #208]
  405754:	add	sp, sp, #0x110
  405758:	ret
  40575c:	adrp	x8, 419000 <ferror@plt+0x16640>
  405760:	ldr	w0, [x8, #884]
  405764:	adrp	x1, 408000 <ferror@plt+0x5640>
  405768:	add	x1, x1, #0x2df
  40576c:	mov	x2, x20
  405770:	mov	x3, x19
  405774:	bl	4028b0 <errx@plt>
  405778:	cbz	x1, 40579c <ferror@plt+0x2ddc>
  40577c:	sxtb	w8, w2
  405780:	ldrsb	w9, [x0]
  405784:	cbz	w9, 40579c <ferror@plt+0x2ddc>
  405788:	cmp	w8, w9
  40578c:	b.eq	4057a0 <ferror@plt+0x2de0>  // b.none
  405790:	sub	x1, x1, #0x1
  405794:	add	x0, x0, #0x1
  405798:	cbnz	x1, 405780 <ferror@plt+0x2dc0>
  40579c:	mov	x0, xzr
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-32]!
  4057a8:	stp	x20, x19, [sp, #16]
  4057ac:	mov	x29, sp
  4057b0:	mov	x20, x1
  4057b4:	mov	x19, x0
  4057b8:	bl	405914 <ferror@plt+0x2f54>
  4057bc:	cmp	x0, w0, sxtw
  4057c0:	b.ne	4057d8 <ferror@plt+0x2e18>  // b.any
  4057c4:	cmp	w0, w0, sxth
  4057c8:	b.ne	4057d8 <ferror@plt+0x2e18>  // b.any
  4057cc:	ldp	x20, x19, [sp, #16]
  4057d0:	ldp	x29, x30, [sp], #32
  4057d4:	ret
  4057d8:	bl	402910 <__errno_location@plt>
  4057dc:	mov	w8, #0x22                  	// #34
  4057e0:	str	w8, [x0]
  4057e4:	adrp	x8, 419000 <ferror@plt+0x16640>
  4057e8:	ldr	w0, [x8, #884]
  4057ec:	adrp	x1, 408000 <ferror@plt+0x5640>
  4057f0:	add	x1, x1, #0x2df
  4057f4:	mov	x2, x20
  4057f8:	mov	x3, x19
  4057fc:	bl	402990 <err@plt>
  405800:	stp	x29, x30, [sp, #-32]!
  405804:	stp	x20, x19, [sp, #16]
  405808:	mov	x29, sp
  40580c:	mov	x20, x1
  405810:	mov	x19, x0
  405814:	bl	405914 <ferror@plt+0x2f54>
  405818:	cmp	x0, w0, sxtw
  40581c:	b.ne	40582c <ferror@plt+0x2e6c>  // b.any
  405820:	ldp	x20, x19, [sp, #16]
  405824:	ldp	x29, x30, [sp], #32
  405828:	ret
  40582c:	bl	402910 <__errno_location@plt>
  405830:	mov	w8, #0x22                  	// #34
  405834:	str	w8, [x0]
  405838:	adrp	x8, 419000 <ferror@plt+0x16640>
  40583c:	ldr	w0, [x8, #884]
  405840:	adrp	x1, 408000 <ferror@plt+0x5640>
  405844:	add	x1, x1, #0x2df
  405848:	mov	x2, x20
  40584c:	mov	x3, x19
  405850:	bl	402990 <err@plt>
  405854:	stp	x29, x30, [sp, #-32]!
  405858:	mov	w2, #0xa                   	// #10
  40585c:	stp	x20, x19, [sp, #16]
  405860:	mov	x29, sp
  405864:	mov	x20, x1
  405868:	mov	x19, x0
  40586c:	bl	405a84 <ferror@plt+0x30c4>
  405870:	lsr	x8, x0, #32
  405874:	cbnz	x8, 40588c <ferror@plt+0x2ecc>
  405878:	cmp	w0, #0x10, lsl #12
  40587c:	b.cs	40588c <ferror@plt+0x2ecc>  // b.hs, b.nlast
  405880:	ldp	x20, x19, [sp, #16]
  405884:	ldp	x29, x30, [sp], #32
  405888:	ret
  40588c:	bl	402910 <__errno_location@plt>
  405890:	mov	w8, #0x22                  	// #34
  405894:	str	w8, [x0]
  405898:	adrp	x8, 419000 <ferror@plt+0x16640>
  40589c:	ldr	w0, [x8, #884]
  4058a0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4058a4:	add	x1, x1, #0x2df
  4058a8:	mov	x2, x20
  4058ac:	mov	x3, x19
  4058b0:	bl	402990 <err@plt>
  4058b4:	stp	x29, x30, [sp, #-32]!
  4058b8:	mov	w2, #0x10                  	// #16
  4058bc:	stp	x20, x19, [sp, #16]
  4058c0:	mov	x29, sp
  4058c4:	mov	x20, x1
  4058c8:	mov	x19, x0
  4058cc:	bl	405a84 <ferror@plt+0x30c4>
  4058d0:	lsr	x8, x0, #32
  4058d4:	cbnz	x8, 4058ec <ferror@plt+0x2f2c>
  4058d8:	cmp	w0, #0x10, lsl #12
  4058dc:	b.cs	4058ec <ferror@plt+0x2f2c>  // b.hs, b.nlast
  4058e0:	ldp	x20, x19, [sp, #16]
  4058e4:	ldp	x29, x30, [sp], #32
  4058e8:	ret
  4058ec:	bl	402910 <__errno_location@plt>
  4058f0:	mov	w8, #0x22                  	// #34
  4058f4:	str	w8, [x0]
  4058f8:	adrp	x8, 419000 <ferror@plt+0x16640>
  4058fc:	ldr	w0, [x8, #884]
  405900:	adrp	x1, 408000 <ferror@plt+0x5640>
  405904:	add	x1, x1, #0x2df
  405908:	mov	x2, x20
  40590c:	mov	x3, x19
  405910:	bl	402990 <err@plt>
  405914:	stp	x29, x30, [sp, #-48]!
  405918:	mov	x29, sp
  40591c:	str	x21, [sp, #16]
  405920:	stp	x20, x19, [sp, #32]
  405924:	mov	x20, x1
  405928:	mov	x19, x0
  40592c:	str	xzr, [x29, #24]
  405930:	bl	402910 <__errno_location@plt>
  405934:	str	wzr, [x0]
  405938:	cbz	x19, 40598c <ferror@plt+0x2fcc>
  40593c:	ldrb	w8, [x19]
  405940:	cbz	w8, 40598c <ferror@plt+0x2fcc>
  405944:	mov	x21, x0
  405948:	add	x1, x29, #0x18
  40594c:	mov	w2, #0xa                   	// #10
  405950:	mov	x0, x19
  405954:	mov	w3, wzr
  405958:	bl	402530 <__strtol_internal@plt>
  40595c:	ldr	w8, [x21]
  405960:	cbnz	w8, 4059a8 <ferror@plt+0x2fe8>
  405964:	ldr	x8, [x29, #24]
  405968:	cmp	x8, x19
  40596c:	b.eq	40598c <ferror@plt+0x2fcc>  // b.none
  405970:	cbz	x8, 40597c <ferror@plt+0x2fbc>
  405974:	ldrb	w8, [x8]
  405978:	cbnz	w8, 40598c <ferror@plt+0x2fcc>
  40597c:	ldp	x20, x19, [sp, #32]
  405980:	ldr	x21, [sp, #16]
  405984:	ldp	x29, x30, [sp], #48
  405988:	ret
  40598c:	adrp	x8, 419000 <ferror@plt+0x16640>
  405990:	ldr	w0, [x8, #884]
  405994:	adrp	x1, 408000 <ferror@plt+0x5640>
  405998:	add	x1, x1, #0x2df
  40599c:	mov	x2, x20
  4059a0:	mov	x3, x19
  4059a4:	bl	4028b0 <errx@plt>
  4059a8:	adrp	x9, 419000 <ferror@plt+0x16640>
  4059ac:	ldr	w0, [x9, #884]
  4059b0:	cmp	w8, #0x22
  4059b4:	b.ne	405994 <ferror@plt+0x2fd4>  // b.any
  4059b8:	adrp	x1, 408000 <ferror@plt+0x5640>
  4059bc:	add	x1, x1, #0x2df
  4059c0:	mov	x2, x20
  4059c4:	mov	x3, x19
  4059c8:	bl	402990 <err@plt>
  4059cc:	stp	x29, x30, [sp, #-32]!
  4059d0:	mov	w2, #0xa                   	// #10
  4059d4:	stp	x20, x19, [sp, #16]
  4059d8:	mov	x29, sp
  4059dc:	mov	x20, x1
  4059e0:	mov	x19, x0
  4059e4:	bl	405a84 <ferror@plt+0x30c4>
  4059e8:	lsr	x8, x0, #32
  4059ec:	cbnz	x8, 4059fc <ferror@plt+0x303c>
  4059f0:	ldp	x20, x19, [sp, #16]
  4059f4:	ldp	x29, x30, [sp], #32
  4059f8:	ret
  4059fc:	bl	402910 <__errno_location@plt>
  405a00:	mov	w8, #0x22                  	// #34
  405a04:	str	w8, [x0]
  405a08:	adrp	x8, 419000 <ferror@plt+0x16640>
  405a0c:	ldr	w0, [x8, #884]
  405a10:	adrp	x1, 408000 <ferror@plt+0x5640>
  405a14:	add	x1, x1, #0x2df
  405a18:	mov	x2, x20
  405a1c:	mov	x3, x19
  405a20:	bl	402990 <err@plt>
  405a24:	stp	x29, x30, [sp, #-32]!
  405a28:	mov	w2, #0x10                  	// #16
  405a2c:	stp	x20, x19, [sp, #16]
  405a30:	mov	x29, sp
  405a34:	mov	x20, x1
  405a38:	mov	x19, x0
  405a3c:	bl	405a84 <ferror@plt+0x30c4>
  405a40:	lsr	x8, x0, #32
  405a44:	cbnz	x8, 405a54 <ferror@plt+0x3094>
  405a48:	ldp	x20, x19, [sp, #16]
  405a4c:	ldp	x29, x30, [sp], #32
  405a50:	ret
  405a54:	bl	402910 <__errno_location@plt>
  405a58:	mov	w8, #0x22                  	// #34
  405a5c:	str	w8, [x0]
  405a60:	adrp	x8, 419000 <ferror@plt+0x16640>
  405a64:	ldr	w0, [x8, #884]
  405a68:	adrp	x1, 408000 <ferror@plt+0x5640>
  405a6c:	add	x1, x1, #0x2df
  405a70:	mov	x2, x20
  405a74:	mov	x3, x19
  405a78:	bl	402990 <err@plt>
  405a7c:	mov	w2, #0xa                   	// #10
  405a80:	b	405a84 <ferror@plt+0x30c4>
  405a84:	sub	sp, sp, #0x40
  405a88:	stp	x29, x30, [sp, #16]
  405a8c:	stp	x22, x21, [sp, #32]
  405a90:	stp	x20, x19, [sp, #48]
  405a94:	add	x29, sp, #0x10
  405a98:	mov	w21, w2
  405a9c:	mov	x20, x1
  405aa0:	mov	x19, x0
  405aa4:	str	xzr, [sp, #8]
  405aa8:	bl	402910 <__errno_location@plt>
  405aac:	str	wzr, [x0]
  405ab0:	cbz	x19, 405b08 <ferror@plt+0x3148>
  405ab4:	ldrb	w8, [x19]
  405ab8:	cbz	w8, 405b08 <ferror@plt+0x3148>
  405abc:	mov	x22, x0
  405ac0:	add	x1, sp, #0x8
  405ac4:	mov	x0, x19
  405ac8:	mov	w2, w21
  405acc:	mov	w3, wzr
  405ad0:	bl	4025c0 <__strtoul_internal@plt>
  405ad4:	ldr	w8, [x22]
  405ad8:	cbnz	w8, 405b24 <ferror@plt+0x3164>
  405adc:	ldr	x8, [sp, #8]
  405ae0:	cmp	x8, x19
  405ae4:	b.eq	405b08 <ferror@plt+0x3148>  // b.none
  405ae8:	cbz	x8, 405af4 <ferror@plt+0x3134>
  405aec:	ldrb	w8, [x8]
  405af0:	cbnz	w8, 405b08 <ferror@plt+0x3148>
  405af4:	ldp	x20, x19, [sp, #48]
  405af8:	ldp	x22, x21, [sp, #32]
  405afc:	ldp	x29, x30, [sp, #16]
  405b00:	add	sp, sp, #0x40
  405b04:	ret
  405b08:	adrp	x8, 419000 <ferror@plt+0x16640>
  405b0c:	ldr	w0, [x8, #884]
  405b10:	adrp	x1, 408000 <ferror@plt+0x5640>
  405b14:	add	x1, x1, #0x2df
  405b18:	mov	x2, x20
  405b1c:	mov	x3, x19
  405b20:	bl	4028b0 <errx@plt>
  405b24:	adrp	x9, 419000 <ferror@plt+0x16640>
  405b28:	ldr	w0, [x9, #884]
  405b2c:	cmp	w8, #0x22
  405b30:	b.ne	405b10 <ferror@plt+0x3150>  // b.any
  405b34:	adrp	x1, 408000 <ferror@plt+0x5640>
  405b38:	add	x1, x1, #0x2df
  405b3c:	mov	x2, x20
  405b40:	mov	x3, x19
  405b44:	bl	402990 <err@plt>
  405b48:	mov	w2, #0x10                  	// #16
  405b4c:	b	405a84 <ferror@plt+0x30c4>
  405b50:	stp	x29, x30, [sp, #-48]!
  405b54:	mov	x29, sp
  405b58:	str	x21, [sp, #16]
  405b5c:	stp	x20, x19, [sp, #32]
  405b60:	mov	x20, x1
  405b64:	mov	x19, x0
  405b68:	str	xzr, [x29, #24]
  405b6c:	bl	402910 <__errno_location@plt>
  405b70:	str	wzr, [x0]
  405b74:	cbz	x19, 405bc0 <ferror@plt+0x3200>
  405b78:	ldrb	w8, [x19]
  405b7c:	cbz	w8, 405bc0 <ferror@plt+0x3200>
  405b80:	mov	x21, x0
  405b84:	add	x1, x29, #0x18
  405b88:	mov	x0, x19
  405b8c:	bl	4023e0 <strtod@plt>
  405b90:	ldr	w8, [x21]
  405b94:	cbnz	w8, 405bdc <ferror@plt+0x321c>
  405b98:	ldr	x8, [x29, #24]
  405b9c:	cmp	x8, x19
  405ba0:	b.eq	405bc0 <ferror@plt+0x3200>  // b.none
  405ba4:	cbz	x8, 405bb0 <ferror@plt+0x31f0>
  405ba8:	ldrb	w8, [x8]
  405bac:	cbnz	w8, 405bc0 <ferror@plt+0x3200>
  405bb0:	ldp	x20, x19, [sp, #32]
  405bb4:	ldr	x21, [sp, #16]
  405bb8:	ldp	x29, x30, [sp], #48
  405bbc:	ret
  405bc0:	adrp	x8, 419000 <ferror@plt+0x16640>
  405bc4:	ldr	w0, [x8, #884]
  405bc8:	adrp	x1, 408000 <ferror@plt+0x5640>
  405bcc:	add	x1, x1, #0x2df
  405bd0:	mov	x2, x20
  405bd4:	mov	x3, x19
  405bd8:	bl	4028b0 <errx@plt>
  405bdc:	adrp	x9, 419000 <ferror@plt+0x16640>
  405be0:	ldr	w0, [x9, #884]
  405be4:	cmp	w8, #0x22
  405be8:	b.ne	405bc8 <ferror@plt+0x3208>  // b.any
  405bec:	adrp	x1, 408000 <ferror@plt+0x5640>
  405bf0:	add	x1, x1, #0x2df
  405bf4:	mov	x2, x20
  405bf8:	mov	x3, x19
  405bfc:	bl	402990 <err@plt>
  405c00:	stp	x29, x30, [sp, #-48]!
  405c04:	mov	x29, sp
  405c08:	str	x21, [sp, #16]
  405c0c:	stp	x20, x19, [sp, #32]
  405c10:	mov	x20, x1
  405c14:	mov	x19, x0
  405c18:	str	xzr, [x29, #24]
  405c1c:	bl	402910 <__errno_location@plt>
  405c20:	str	wzr, [x0]
  405c24:	cbz	x19, 405c74 <ferror@plt+0x32b4>
  405c28:	ldrb	w8, [x19]
  405c2c:	cbz	w8, 405c74 <ferror@plt+0x32b4>
  405c30:	mov	x21, x0
  405c34:	add	x1, x29, #0x18
  405c38:	mov	w2, #0xa                   	// #10
  405c3c:	mov	x0, x19
  405c40:	bl	402700 <strtol@plt>
  405c44:	ldr	w8, [x21]
  405c48:	cbnz	w8, 405c90 <ferror@plt+0x32d0>
  405c4c:	ldr	x8, [x29, #24]
  405c50:	cmp	x8, x19
  405c54:	b.eq	405c74 <ferror@plt+0x32b4>  // b.none
  405c58:	cbz	x8, 405c64 <ferror@plt+0x32a4>
  405c5c:	ldrb	w8, [x8]
  405c60:	cbnz	w8, 405c74 <ferror@plt+0x32b4>
  405c64:	ldp	x20, x19, [sp, #32]
  405c68:	ldr	x21, [sp, #16]
  405c6c:	ldp	x29, x30, [sp], #48
  405c70:	ret
  405c74:	adrp	x8, 419000 <ferror@plt+0x16640>
  405c78:	ldr	w0, [x8, #884]
  405c7c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405c80:	add	x1, x1, #0x2df
  405c84:	mov	x2, x20
  405c88:	mov	x3, x19
  405c8c:	bl	4028b0 <errx@plt>
  405c90:	adrp	x9, 419000 <ferror@plt+0x16640>
  405c94:	ldr	w0, [x9, #884]
  405c98:	cmp	w8, #0x22
  405c9c:	b.ne	405c7c <ferror@plt+0x32bc>  // b.any
  405ca0:	adrp	x1, 408000 <ferror@plt+0x5640>
  405ca4:	add	x1, x1, #0x2df
  405ca8:	mov	x2, x20
  405cac:	mov	x3, x19
  405cb0:	bl	402990 <err@plt>
  405cb4:	stp	x29, x30, [sp, #-48]!
  405cb8:	mov	x29, sp
  405cbc:	str	x21, [sp, #16]
  405cc0:	stp	x20, x19, [sp, #32]
  405cc4:	mov	x20, x1
  405cc8:	mov	x19, x0
  405ccc:	str	xzr, [x29, #24]
  405cd0:	bl	402910 <__errno_location@plt>
  405cd4:	str	wzr, [x0]
  405cd8:	cbz	x19, 405d28 <ferror@plt+0x3368>
  405cdc:	ldrb	w8, [x19]
  405ce0:	cbz	w8, 405d28 <ferror@plt+0x3368>
  405ce4:	mov	x21, x0
  405ce8:	add	x1, x29, #0x18
  405cec:	mov	w2, #0xa                   	// #10
  405cf0:	mov	x0, x19
  405cf4:	bl	402340 <strtoul@plt>
  405cf8:	ldr	w8, [x21]
  405cfc:	cbnz	w8, 405d44 <ferror@plt+0x3384>
  405d00:	ldr	x8, [x29, #24]
  405d04:	cmp	x8, x19
  405d08:	b.eq	405d28 <ferror@plt+0x3368>  // b.none
  405d0c:	cbz	x8, 405d18 <ferror@plt+0x3358>
  405d10:	ldrb	w8, [x8]
  405d14:	cbnz	w8, 405d28 <ferror@plt+0x3368>
  405d18:	ldp	x20, x19, [sp, #32]
  405d1c:	ldr	x21, [sp, #16]
  405d20:	ldp	x29, x30, [sp], #48
  405d24:	ret
  405d28:	adrp	x8, 419000 <ferror@plt+0x16640>
  405d2c:	ldr	w0, [x8, #884]
  405d30:	adrp	x1, 408000 <ferror@plt+0x5640>
  405d34:	add	x1, x1, #0x2df
  405d38:	mov	x2, x20
  405d3c:	mov	x3, x19
  405d40:	bl	4028b0 <errx@plt>
  405d44:	adrp	x9, 419000 <ferror@plt+0x16640>
  405d48:	ldr	w0, [x9, #884]
  405d4c:	cmp	w8, #0x22
  405d50:	b.ne	405d30 <ferror@plt+0x3370>  // b.any
  405d54:	adrp	x1, 408000 <ferror@plt+0x5640>
  405d58:	add	x1, x1, #0x2df
  405d5c:	mov	x2, x20
  405d60:	mov	x3, x19
  405d64:	bl	402990 <err@plt>
  405d68:	sub	sp, sp, #0x30
  405d6c:	stp	x20, x19, [sp, #32]
  405d70:	mov	x20, x1
  405d74:	add	x1, sp, #0x8
  405d78:	mov	x2, xzr
  405d7c:	stp	x29, x30, [sp, #16]
  405d80:	add	x29, sp, #0x10
  405d84:	mov	x19, x0
  405d88:	bl	4050fc <ferror@plt+0x273c>
  405d8c:	cbnz	w0, 405da4 <ferror@plt+0x33e4>
  405d90:	ldr	x0, [sp, #8]
  405d94:	ldp	x20, x19, [sp, #32]
  405d98:	ldp	x29, x30, [sp, #16]
  405d9c:	add	sp, sp, #0x30
  405da0:	ret
  405da4:	bl	402910 <__errno_location@plt>
  405da8:	adrp	x9, 419000 <ferror@plt+0x16640>
  405dac:	ldr	w8, [x0]
  405db0:	ldr	w0, [x9, #884]
  405db4:	adrp	x1, 408000 <ferror@plt+0x5640>
  405db8:	add	x1, x1, #0x2df
  405dbc:	mov	x2, x20
  405dc0:	mov	x3, x19
  405dc4:	cbnz	w8, 405dcc <ferror@plt+0x340c>
  405dc8:	bl	4028b0 <errx@plt>
  405dcc:	bl	402990 <err@plt>
  405dd0:	stp	x29, x30, [sp, #-32]!
  405dd4:	str	x19, [sp, #16]
  405dd8:	mov	x19, x1
  405ddc:	mov	x1, x2
  405de0:	mov	x29, sp
  405de4:	bl	405b50 <ferror@plt+0x3190>
  405de8:	fcvtzs	x8, d0
  405dec:	mov	x9, #0x848000000000        	// #145685290680320
  405df0:	movk	x9, #0x412e, lsl #48
  405df4:	scvtf	d1, x8
  405df8:	fmov	d2, x9
  405dfc:	fsub	d0, d0, d1
  405e00:	fmul	d0, d0, d2
  405e04:	fcvtzs	x9, d0
  405e08:	stp	x8, x9, [x19]
  405e0c:	ldr	x19, [sp, #16]
  405e10:	ldp	x29, x30, [sp], #32
  405e14:	ret
  405e18:	and	w8, w0, #0xf000
  405e1c:	sub	w8, w8, #0x1, lsl #12
  405e20:	lsr	w9, w8, #12
  405e24:	cmp	w9, #0xb
  405e28:	mov	w8, wzr
  405e2c:	b.hi	405e80 <ferror@plt+0x34c0>  // b.pmore
  405e30:	adrp	x10, 408000 <ferror@plt+0x5640>
  405e34:	add	x10, x10, #0x2c1
  405e38:	adr	x11, 405e4c <ferror@plt+0x348c>
  405e3c:	ldrb	w12, [x10, x9]
  405e40:	add	x11, x11, x12, lsl #2
  405e44:	mov	w9, #0x64                  	// #100
  405e48:	br	x11
  405e4c:	mov	w9, #0x70                  	// #112
  405e50:	b	405e78 <ferror@plt+0x34b8>
  405e54:	mov	w9, #0x63                  	// #99
  405e58:	b	405e78 <ferror@plt+0x34b8>
  405e5c:	mov	w9, #0x62                  	// #98
  405e60:	b	405e78 <ferror@plt+0x34b8>
  405e64:	mov	w9, #0x6c                  	// #108
  405e68:	b	405e78 <ferror@plt+0x34b8>
  405e6c:	mov	w9, #0x73                  	// #115
  405e70:	b	405e78 <ferror@plt+0x34b8>
  405e74:	mov	w9, #0x2d                  	// #45
  405e78:	mov	w8, #0x1                   	// #1
  405e7c:	strb	w9, [x1]
  405e80:	tst	w0, #0x100
  405e84:	mov	w9, #0x72                  	// #114
  405e88:	mov	w10, #0x2d                  	// #45
  405e8c:	add	x11, x1, x8
  405e90:	mov	w12, #0x77                  	// #119
  405e94:	csel	w17, w10, w9, eq  // eq = none
  405e98:	tst	w0, #0x80
  405e9c:	mov	w14, #0x53                  	// #83
  405ea0:	mov	w15, #0x73                  	// #115
  405ea4:	mov	w16, #0x78                  	// #120
  405ea8:	strb	w17, [x11]
  405eac:	csel	w17, w10, w12, eq  // eq = none
  405eb0:	tst	w0, #0x40
  405eb4:	orr	x13, x8, #0x2
  405eb8:	strb	w17, [x11, #1]
  405ebc:	csel	w11, w15, w14, ne  // ne = any
  405ec0:	csel	w17, w16, w10, ne  // ne = any
  405ec4:	tst	w0, #0x800
  405ec8:	csel	w11, w17, w11, eq  // eq = none
  405ecc:	add	x13, x13, x1
  405ed0:	tst	w0, #0x20
  405ed4:	strb	w11, [x13]
  405ed8:	csel	w11, w10, w9, eq  // eq = none
  405edc:	tst	w0, #0x10
  405ee0:	strb	w11, [x13, #1]
  405ee4:	csel	w11, w10, w12, eq  // eq = none
  405ee8:	tst	w0, #0x8
  405eec:	csel	w14, w15, w14, ne  // ne = any
  405ef0:	csel	w15, w16, w10, ne  // ne = any
  405ef4:	tst	w0, #0x400
  405ef8:	orr	x8, x8, #0x6
  405efc:	csel	w14, w15, w14, eq  // eq = none
  405f00:	tst	w0, #0x4
  405f04:	add	x8, x8, x1
  405f08:	csel	w9, w10, w9, eq  // eq = none
  405f0c:	tst	w0, #0x2
  405f10:	mov	w17, #0x54                  	// #84
  405f14:	strb	w11, [x13, #2]
  405f18:	mov	w11, #0x74                  	// #116
  405f1c:	strb	w14, [x13, #3]
  405f20:	strb	w9, [x8]
  405f24:	csel	w9, w10, w12, eq  // eq = none
  405f28:	tst	w0, #0x1
  405f2c:	strb	w9, [x8, #1]
  405f30:	csel	w9, w11, w17, ne  // ne = any
  405f34:	csel	w10, w16, w10, ne  // ne = any
  405f38:	tst	w0, #0x200
  405f3c:	csel	w9, w10, w9, eq  // eq = none
  405f40:	mov	x0, x1
  405f44:	strb	w9, [x8, #2]
  405f48:	strb	wzr, [x8, #3]
  405f4c:	ret
  405f50:	sub	sp, sp, #0x50
  405f54:	add	x8, sp, #0x8
  405f58:	stp	x29, x30, [sp, #48]
  405f5c:	stp	x20, x19, [sp, #64]
  405f60:	add	x29, sp, #0x30
  405f64:	tbz	w0, #1, 405f74 <ferror@plt+0x35b4>
  405f68:	orr	x8, x8, #0x1
  405f6c:	mov	w9, #0x20                  	// #32
  405f70:	strb	w9, [sp, #8]
  405f74:	cmp	x1, #0x400
  405f78:	b.cs	405f8c <ferror@plt+0x35cc>  // b.hs, b.nlast
  405f7c:	mov	w9, #0x42                  	// #66
  405f80:	mov	w19, w1
  405f84:	strh	w9, [x8]
  405f88:	b	4060ec <ferror@plt+0x372c>
  405f8c:	cmp	x1, #0x100, lsl #12
  405f90:	b.cs	405f9c <ferror@plt+0x35dc>  // b.hs, b.nlast
  405f94:	mov	w9, #0xa                   	// #10
  405f98:	b	405fe0 <ferror@plt+0x3620>
  405f9c:	lsr	x9, x1, #30
  405fa0:	cbnz	x9, 405fac <ferror@plt+0x35ec>
  405fa4:	mov	w9, #0x14                  	// #20
  405fa8:	b	405fe0 <ferror@plt+0x3620>
  405fac:	lsr	x9, x1, #40
  405fb0:	cbnz	x9, 405fbc <ferror@plt+0x35fc>
  405fb4:	mov	w9, #0x1e                  	// #30
  405fb8:	b	405fe0 <ferror@plt+0x3620>
  405fbc:	lsr	x9, x1, #50
  405fc0:	cbnz	x9, 405fcc <ferror@plt+0x360c>
  405fc4:	mov	w9, #0x28                  	// #40
  405fc8:	b	405fe0 <ferror@plt+0x3620>
  405fcc:	lsr	x9, x1, #60
  405fd0:	mov	w10, #0x3c                  	// #60
  405fd4:	cmp	x9, #0x0
  405fd8:	mov	w9, #0x32                  	// #50
  405fdc:	csel	w9, w9, w10, eq  // eq = none
  405fe0:	mov	w10, #0xcccd                	// #52429
  405fe4:	movk	w10, #0xcccc, lsl #16
  405fe8:	adrp	x11, 408000 <ferror@plt+0x5640>
  405fec:	umull	x10, w9, w10
  405ff0:	add	x11, x11, #0x2e8
  405ff4:	lsr	x10, x10, #35
  405ff8:	ldrb	w12, [x11, x10]
  405ffc:	mov	x10, #0xffffffffffffffff    	// #-1
  406000:	lsl	x10, x10, x9
  406004:	mov	x11, x8
  406008:	lsr	x19, x1, x9
  40600c:	bic	x10, x1, x10
  406010:	strb	w12, [x11], #1
  406014:	tbz	w0, #0, 40602c <ferror@plt+0x366c>
  406018:	cmp	w9, #0xa
  40601c:	b.cc	40602c <ferror@plt+0x366c>  // b.lo, b.ul, b.last
  406020:	mov	w11, #0x4269                	// #17001
  406024:	sturh	w11, [x8, #1]
  406028:	add	x11, x8, #0x3
  40602c:	strb	wzr, [x11]
  406030:	cbz	x10, 4060ec <ferror@plt+0x372c>
  406034:	sub	w8, w9, #0xa
  406038:	lsr	x8, x10, x8
  40603c:	tbnz	w0, #2, 406054 <ferror@plt+0x3694>
  406040:	sub	x9, x8, #0x3b6
  406044:	cmp	x9, #0x64
  406048:	b.cs	4060c8 <ferror@plt+0x3708>  // b.hs, b.nlast
  40604c:	add	w19, w19, #0x1
  406050:	b	4060ec <ferror@plt+0x372c>
  406054:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406058:	add	x8, x8, #0x5
  40605c:	movk	x9, #0xcccd
  406060:	umulh	x10, x8, x9
  406064:	lsr	x20, x10, #3
  406068:	mul	x9, x20, x9
  40606c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406070:	ror	x9, x9, #1
  406074:	movk	x10, #0x1999, lsl #48
  406078:	cmp	x9, x10
  40607c:	b.ls	4060cc <ferror@plt+0x370c>  // b.plast
  406080:	cbz	x20, 4060ec <ferror@plt+0x372c>
  406084:	bl	4024b0 <localeconv@plt>
  406088:	cbz	x0, 40609c <ferror@plt+0x36dc>
  40608c:	ldr	x4, [x0]
  406090:	cbz	x4, 40609c <ferror@plt+0x36dc>
  406094:	ldrb	w8, [x4]
  406098:	cbnz	w8, 4060a4 <ferror@plt+0x36e4>
  40609c:	adrp	x4, 408000 <ferror@plt+0x5640>
  4060a0:	add	x4, x4, #0x2f0
  4060a4:	adrp	x2, 408000 <ferror@plt+0x5640>
  4060a8:	add	x2, x2, #0x2f2
  4060ac:	add	x0, sp, #0x10
  4060b0:	add	x6, sp, #0x8
  4060b4:	mov	w1, #0x20                  	// #32
  4060b8:	mov	w3, w19
  4060bc:	mov	x5, x20
  4060c0:	bl	4024a0 <snprintf@plt>
  4060c4:	b	406108 <ferror@plt+0x3748>
  4060c8:	add	x8, x8, #0x32
  4060cc:	mov	x9, #0xf5c3                	// #62915
  4060d0:	movk	x9, #0x5c28, lsl #16
  4060d4:	movk	x9, #0xc28f, lsl #32
  4060d8:	lsr	x8, x8, #2
  4060dc:	movk	x9, #0x28f5, lsl #48
  4060e0:	umulh	x8, x8, x9
  4060e4:	lsr	x20, x8, #2
  4060e8:	cbnz	x20, 406084 <ferror@plt+0x36c4>
  4060ec:	adrp	x2, 408000 <ferror@plt+0x5640>
  4060f0:	add	x2, x2, #0x2fc
  4060f4:	add	x0, sp, #0x10
  4060f8:	add	x4, sp, #0x8
  4060fc:	mov	w1, #0x20                  	// #32
  406100:	mov	w3, w19
  406104:	bl	4024a0 <snprintf@plt>
  406108:	add	x0, sp, #0x10
  40610c:	bl	402610 <strdup@plt>
  406110:	ldp	x20, x19, [sp, #64]
  406114:	ldp	x29, x30, [sp, #48]
  406118:	add	sp, sp, #0x50
  40611c:	ret
  406120:	stp	x29, x30, [sp, #-64]!
  406124:	stp	x24, x23, [sp, #16]
  406128:	stp	x22, x21, [sp, #32]
  40612c:	stp	x20, x19, [sp, #48]
  406130:	mov	x29, sp
  406134:	cbz	x0, 4061e8 <ferror@plt+0x3828>
  406138:	mov	x19, x3
  40613c:	mov	x9, x0
  406140:	mov	w0, #0xffffffff            	// #-1
  406144:	cbz	x3, 4061ec <ferror@plt+0x382c>
  406148:	mov	x20, x2
  40614c:	cbz	x2, 4061ec <ferror@plt+0x382c>
  406150:	mov	x21, x1
  406154:	cbz	x1, 4061ec <ferror@plt+0x382c>
  406158:	ldrb	w10, [x9]
  40615c:	cbz	w10, 4061ec <ferror@plt+0x382c>
  406160:	mov	x23, xzr
  406164:	mov	x8, xzr
  406168:	add	x22, x9, #0x1
  40616c:	b	406180 <ferror@plt+0x37c0>
  406170:	mov	x0, x23
  406174:	add	x22, x22, #0x1
  406178:	mov	x23, x0
  40617c:	cbz	w10, 4061ec <ferror@plt+0x382c>
  406180:	cmp	x23, x20
  406184:	b.cs	406200 <ferror@plt+0x3840>  // b.hs, b.nlast
  406188:	and	w11, w10, #0xff
  40618c:	ldrb	w10, [x22]
  406190:	sub	x9, x22, #0x1
  406194:	cmp	x8, #0x0
  406198:	csel	x8, x9, x8, eq  // eq = none
  40619c:	cmp	w11, #0x2c
  4061a0:	csel	x9, x9, xzr, eq  // eq = none
  4061a4:	cmp	w10, #0x0
  4061a8:	csel	x24, x22, x9, eq  // eq = none
  4061ac:	cbz	x8, 406170 <ferror@plt+0x37b0>
  4061b0:	cbz	x24, 406170 <ferror@plt+0x37b0>
  4061b4:	subs	x1, x24, x8
  4061b8:	b.ls	4061e8 <ferror@plt+0x3828>  // b.plast
  4061bc:	mov	x0, x8
  4061c0:	blr	x19
  4061c4:	cmn	w0, #0x1
  4061c8:	b.eq	4061e8 <ferror@plt+0x3828>  // b.none
  4061cc:	str	w0, [x21, x23, lsl #2]
  4061d0:	ldrb	w8, [x24]
  4061d4:	add	x0, x23, #0x1
  4061d8:	cbz	w8, 4061ec <ferror@plt+0x382c>
  4061dc:	ldrb	w10, [x22]
  4061e0:	mov	x8, xzr
  4061e4:	b	406174 <ferror@plt+0x37b4>
  4061e8:	mov	w0, #0xffffffff            	// #-1
  4061ec:	ldp	x20, x19, [sp, #48]
  4061f0:	ldp	x22, x21, [sp, #32]
  4061f4:	ldp	x24, x23, [sp, #16]
  4061f8:	ldp	x29, x30, [sp], #64
  4061fc:	ret
  406200:	mov	w0, #0xfffffffe            	// #-2
  406204:	b	4061ec <ferror@plt+0x382c>
  406208:	stp	x29, x30, [sp, #-80]!
  40620c:	str	x25, [sp, #16]
  406210:	stp	x24, x23, [sp, #32]
  406214:	stp	x22, x21, [sp, #48]
  406218:	stp	x20, x19, [sp, #64]
  40621c:	mov	x29, sp
  406220:	cbz	x0, 406248 <ferror@plt+0x3888>
  406224:	mov	x19, x3
  406228:	mov	x9, x0
  40622c:	mov	w0, #0xffffffff            	// #-1
  406230:	cbz	x3, 40624c <ferror@plt+0x388c>
  406234:	ldrb	w8, [x9]
  406238:	cbz	w8, 40624c <ferror@plt+0x388c>
  40623c:	ldr	x11, [x19]
  406240:	cmp	x11, x2
  406244:	b.ls	406264 <ferror@plt+0x38a4>  // b.plast
  406248:	mov	w0, #0xffffffff            	// #-1
  40624c:	ldp	x20, x19, [sp, #64]
  406250:	ldp	x22, x21, [sp, #48]
  406254:	ldp	x24, x23, [sp, #32]
  406258:	ldr	x25, [sp, #16]
  40625c:	ldp	x29, x30, [sp], #80
  406260:	ret
  406264:	mov	x20, x4
  406268:	cmp	w8, #0x2b
  40626c:	b.ne	406278 <ferror@plt+0x38b8>  // b.any
  406270:	add	x9, x9, #0x1
  406274:	b	406280 <ferror@plt+0x38c0>
  406278:	mov	x11, xzr
  40627c:	str	xzr, [x19]
  406280:	mov	w0, #0xffffffff            	// #-1
  406284:	cbz	x20, 40624c <ferror@plt+0x388c>
  406288:	sub	x21, x2, x11
  40628c:	cbz	x21, 40624c <ferror@plt+0x388c>
  406290:	cbz	x1, 40624c <ferror@plt+0x388c>
  406294:	ldrb	w10, [x9]
  406298:	cbz	w10, 40624c <ferror@plt+0x388c>
  40629c:	mov	x24, xzr
  4062a0:	mov	x8, xzr
  4062a4:	add	x22, x1, x11, lsl #2
  4062a8:	add	x23, x9, #0x1
  4062ac:	b	4062c0 <ferror@plt+0x3900>
  4062b0:	mov	x0, x24
  4062b4:	add	x23, x23, #0x1
  4062b8:	mov	x24, x0
  4062bc:	cbz	w10, 406328 <ferror@plt+0x3968>
  4062c0:	cmp	x24, x21
  4062c4:	b.cs	406340 <ferror@plt+0x3980>  // b.hs, b.nlast
  4062c8:	and	w11, w10, #0xff
  4062cc:	ldrb	w10, [x23]
  4062d0:	sub	x9, x23, #0x1
  4062d4:	cmp	x8, #0x0
  4062d8:	csel	x8, x9, x8, eq  // eq = none
  4062dc:	cmp	w11, #0x2c
  4062e0:	csel	x9, x9, xzr, eq  // eq = none
  4062e4:	cmp	w10, #0x0
  4062e8:	csel	x25, x23, x9, eq  // eq = none
  4062ec:	cbz	x8, 4062b0 <ferror@plt+0x38f0>
  4062f0:	cbz	x25, 4062b0 <ferror@plt+0x38f0>
  4062f4:	subs	x1, x25, x8
  4062f8:	b.ls	406248 <ferror@plt+0x3888>  // b.plast
  4062fc:	mov	x0, x8
  406300:	blr	x20
  406304:	cmn	w0, #0x1
  406308:	b.eq	406248 <ferror@plt+0x3888>  // b.none
  40630c:	str	w0, [x22, x24, lsl #2]
  406310:	ldrb	w8, [x25]
  406314:	add	x0, x24, #0x1
  406318:	cbz	w8, 406328 <ferror@plt+0x3968>
  40631c:	ldrb	w10, [x23]
  406320:	mov	x8, xzr
  406324:	b	4062b4 <ferror@plt+0x38f4>
  406328:	cmp	w0, #0x1
  40632c:	b.lt	40624c <ferror@plt+0x388c>  // b.tstop
  406330:	ldr	x8, [x19]
  406334:	add	x8, x8, w0, uxtw
  406338:	str	x8, [x19]
  40633c:	b	40624c <ferror@plt+0x388c>
  406340:	mov	w0, #0xfffffffe            	// #-2
  406344:	b	40624c <ferror@plt+0x388c>
  406348:	stp	x29, x30, [sp, #-64]!
  40634c:	mov	x8, x0
  406350:	mov	w0, #0xffffffea            	// #-22
  406354:	str	x23, [sp, #16]
  406358:	stp	x22, x21, [sp, #32]
  40635c:	stp	x20, x19, [sp, #48]
  406360:	mov	x29, sp
  406364:	cbz	x1, 40640c <ferror@plt+0x3a4c>
  406368:	cbz	x8, 40640c <ferror@plt+0x3a4c>
  40636c:	mov	x19, x2
  406370:	cbz	x2, 40640c <ferror@plt+0x3a4c>
  406374:	ldrb	w9, [x8]
  406378:	cbz	w9, 406408 <ferror@plt+0x3a48>
  40637c:	mov	x20, x1
  406380:	mov	x0, xzr
  406384:	add	x21, x8, #0x1
  406388:	mov	w22, #0x1                   	// #1
  40638c:	b	406398 <ferror@plt+0x39d8>
  406390:	add	x21, x21, #0x1
  406394:	cbz	w9, 406408 <ferror@plt+0x3a48>
  406398:	mov	x8, x21
  40639c:	ldrb	w10, [x8], #-1
  4063a0:	and	w9, w9, #0xff
  4063a4:	cmp	x0, #0x0
  4063a8:	csel	x0, x8, x0, eq  // eq = none
  4063ac:	cmp	w9, #0x2c
  4063b0:	csel	x8, x8, xzr, eq  // eq = none
  4063b4:	cmp	w10, #0x0
  4063b8:	mov	w9, w10
  4063bc:	csel	x23, x21, x8, eq  // eq = none
  4063c0:	cbz	x0, 406390 <ferror@plt+0x39d0>
  4063c4:	cbz	x23, 406390 <ferror@plt+0x39d0>
  4063c8:	subs	x1, x23, x0
  4063cc:	b.ls	406420 <ferror@plt+0x3a60>  // b.plast
  4063d0:	blr	x19
  4063d4:	tbnz	w0, #31, 40640c <ferror@plt+0x3a4c>
  4063d8:	mov	w8, w0
  4063dc:	lsr	x8, x8, #3
  4063e0:	ldrb	w9, [x20, x8]
  4063e4:	and	w10, w0, #0x7
  4063e8:	lsl	w10, w22, w10
  4063ec:	orr	w9, w9, w10
  4063f0:	strb	w9, [x20, x8]
  4063f4:	ldrb	w8, [x23]
  4063f8:	cbz	w8, 406408 <ferror@plt+0x3a48>
  4063fc:	ldrb	w9, [x21]
  406400:	mov	x0, xzr
  406404:	b	406390 <ferror@plt+0x39d0>
  406408:	mov	w0, wzr
  40640c:	ldp	x20, x19, [sp, #48]
  406410:	ldp	x22, x21, [sp, #32]
  406414:	ldr	x23, [sp, #16]
  406418:	ldp	x29, x30, [sp], #64
  40641c:	ret
  406420:	mov	w0, #0xffffffff            	// #-1
  406424:	b	40640c <ferror@plt+0x3a4c>
  406428:	stp	x29, x30, [sp, #-48]!
  40642c:	mov	x8, x0
  406430:	mov	w0, #0xffffffea            	// #-22
  406434:	stp	x22, x21, [sp, #16]
  406438:	stp	x20, x19, [sp, #32]
  40643c:	mov	x29, sp
  406440:	cbz	x1, 4064d4 <ferror@plt+0x3b14>
  406444:	cbz	x8, 4064d4 <ferror@plt+0x3b14>
  406448:	mov	x19, x2
  40644c:	cbz	x2, 4064d4 <ferror@plt+0x3b14>
  406450:	ldrb	w9, [x8]
  406454:	cbz	w9, 4064d0 <ferror@plt+0x3b10>
  406458:	mov	x20, x1
  40645c:	mov	x0, xzr
  406460:	add	x21, x8, #0x1
  406464:	b	406470 <ferror@plt+0x3ab0>
  406468:	add	x21, x21, #0x1
  40646c:	cbz	w9, 4064d0 <ferror@plt+0x3b10>
  406470:	mov	x8, x21
  406474:	ldrb	w10, [x8], #-1
  406478:	and	w9, w9, #0xff
  40647c:	cmp	x0, #0x0
  406480:	csel	x0, x8, x0, eq  // eq = none
  406484:	cmp	w9, #0x2c
  406488:	csel	x8, x8, xzr, eq  // eq = none
  40648c:	cmp	w10, #0x0
  406490:	mov	w9, w10
  406494:	csel	x22, x21, x8, eq  // eq = none
  406498:	cbz	x0, 406468 <ferror@plt+0x3aa8>
  40649c:	cbz	x22, 406468 <ferror@plt+0x3aa8>
  4064a0:	subs	x1, x22, x0
  4064a4:	b.ls	4064e4 <ferror@plt+0x3b24>  // b.plast
  4064a8:	blr	x19
  4064ac:	tbnz	x0, #63, 4064d4 <ferror@plt+0x3b14>
  4064b0:	ldr	x8, [x20]
  4064b4:	orr	x8, x8, x0
  4064b8:	str	x8, [x20]
  4064bc:	ldrb	w8, [x22]
  4064c0:	cbz	w8, 4064d0 <ferror@plt+0x3b10>
  4064c4:	ldrb	w9, [x21]
  4064c8:	mov	x0, xzr
  4064cc:	b	406468 <ferror@plt+0x3aa8>
  4064d0:	mov	w0, wzr
  4064d4:	ldp	x20, x19, [sp, #32]
  4064d8:	ldp	x22, x21, [sp, #16]
  4064dc:	ldp	x29, x30, [sp], #48
  4064e0:	ret
  4064e4:	mov	w0, #0xffffffff            	// #-1
  4064e8:	b	4064d4 <ferror@plt+0x3b14>
  4064ec:	stp	x29, x30, [sp, #-64]!
  4064f0:	mov	x29, sp
  4064f4:	str	x23, [sp, #16]
  4064f8:	stp	x22, x21, [sp, #32]
  4064fc:	stp	x20, x19, [sp, #48]
  406500:	str	xzr, [x29, #24]
  406504:	cbz	x0, 4065dc <ferror@plt+0x3c1c>
  406508:	mov	w21, w3
  40650c:	mov	x19, x2
  406510:	mov	x23, x1
  406514:	mov	x22, x0
  406518:	str	w3, [x1]
  40651c:	str	w3, [x2]
  406520:	bl	402910 <__errno_location@plt>
  406524:	str	wzr, [x0]
  406528:	ldrb	w8, [x22]
  40652c:	mov	x20, x0
  406530:	cmp	w8, #0x3a
  406534:	b.ne	406540 <ferror@plt+0x3b80>  // b.any
  406538:	add	x21, x22, #0x1
  40653c:	b	40659c <ferror@plt+0x3bdc>
  406540:	add	x1, x29, #0x18
  406544:	mov	w2, #0xa                   	// #10
  406548:	mov	x0, x22
  40654c:	bl	402700 <strtol@plt>
  406550:	str	w0, [x23]
  406554:	str	w0, [x19]
  406558:	ldr	x8, [x29, #24]
  40655c:	mov	w0, #0xffffffff            	// #-1
  406560:	cmp	x8, x22
  406564:	b.eq	4065dc <ferror@plt+0x3c1c>  // b.none
  406568:	ldr	w9, [x20]
  40656c:	cbnz	w9, 4065dc <ferror@plt+0x3c1c>
  406570:	cbz	x8, 4065dc <ferror@plt+0x3c1c>
  406574:	ldrb	w9, [x8]
  406578:	cmp	w9, #0x2d
  40657c:	b.eq	406590 <ferror@plt+0x3bd0>  // b.none
  406580:	cmp	w9, #0x3a
  406584:	b.ne	4065d8 <ferror@plt+0x3c18>  // b.any
  406588:	ldrb	w9, [x8, #1]
  40658c:	cbz	w9, 4065f0 <ferror@plt+0x3c30>
  406590:	add	x21, x8, #0x1
  406594:	str	xzr, [x29, #24]
  406598:	str	wzr, [x20]
  40659c:	add	x1, x29, #0x18
  4065a0:	mov	w2, #0xa                   	// #10
  4065a4:	mov	x0, x21
  4065a8:	bl	402700 <strtol@plt>
  4065ac:	str	w0, [x19]
  4065b0:	ldr	w8, [x20]
  4065b4:	mov	w0, #0xffffffff            	// #-1
  4065b8:	cbnz	w8, 4065dc <ferror@plt+0x3c1c>
  4065bc:	ldr	x8, [x29, #24]
  4065c0:	cbz	x8, 4065dc <ferror@plt+0x3c1c>
  4065c4:	cmp	x8, x21
  4065c8:	mov	w0, #0xffffffff            	// #-1
  4065cc:	b.eq	4065dc <ferror@plt+0x3c1c>  // b.none
  4065d0:	ldrb	w8, [x8]
  4065d4:	cbnz	w8, 4065dc <ferror@plt+0x3c1c>
  4065d8:	mov	w0, wzr
  4065dc:	ldp	x20, x19, [sp, #48]
  4065e0:	ldp	x22, x21, [sp, #32]
  4065e4:	ldr	x23, [sp, #16]
  4065e8:	ldp	x29, x30, [sp], #64
  4065ec:	ret
  4065f0:	str	w21, [x19]
  4065f4:	b	4065d8 <ferror@plt+0x3c18>
  4065f8:	stp	x29, x30, [sp, #-48]!
  4065fc:	mov	w8, wzr
  406600:	str	x21, [sp, #16]
  406604:	stp	x20, x19, [sp, #32]
  406608:	mov	x29, sp
  40660c:	cbz	x1, 406740 <ferror@plt+0x3d80>
  406610:	cbz	x0, 406740 <ferror@plt+0x3d80>
  406614:	ldrb	w8, [x0]
  406618:	and	w8, w8, #0xff
  40661c:	cmp	w8, #0x2f
  406620:	mov	x19, x0
  406624:	b.ne	406640 <ferror@plt+0x3c80>  // b.any
  406628:	mov	x0, x19
  40662c:	ldrb	w8, [x0, #1]!
  406630:	cmp	w8, #0x2f
  406634:	mov	w8, #0x2f                  	// #47
  406638:	b.eq	406618 <ferror@plt+0x3c58>  // b.none
  40663c:	b	406650 <ferror@plt+0x3c90>
  406640:	cbnz	w8, 406650 <ferror@plt+0x3c90>
  406644:	mov	x20, xzr
  406648:	mov	x19, xzr
  40664c:	b	406670 <ferror@plt+0x3cb0>
  406650:	mov	w20, #0x1                   	// #1
  406654:	ldrb	w8, [x19, x20]
  406658:	cbz	w8, 406670 <ferror@plt+0x3cb0>
  40665c:	cmp	w8, #0x2f
  406660:	b.eq	406670 <ferror@plt+0x3cb0>  // b.none
  406664:	add	x20, x20, #0x1
  406668:	ldrb	w8, [x19, x20]
  40666c:	cbnz	w8, 40665c <ferror@plt+0x3c9c>
  406670:	ldrb	w8, [x1]
  406674:	and	w8, w8, #0xff
  406678:	cmp	w8, #0x2f
  40667c:	mov	x21, x1
  406680:	b.ne	40669c <ferror@plt+0x3cdc>  // b.any
  406684:	mov	x1, x21
  406688:	ldrb	w8, [x1, #1]!
  40668c:	cmp	w8, #0x2f
  406690:	mov	w8, #0x2f                  	// #47
  406694:	b.eq	406674 <ferror@plt+0x3cb4>  // b.none
  406698:	b	4066ac <ferror@plt+0x3cec>
  40669c:	cbnz	w8, 4066ac <ferror@plt+0x3cec>
  4066a0:	mov	x8, xzr
  4066a4:	mov	x21, xzr
  4066a8:	b	4066cc <ferror@plt+0x3d0c>
  4066ac:	mov	w8, #0x1                   	// #1
  4066b0:	ldrb	w9, [x21, x8]
  4066b4:	cbz	w9, 4066cc <ferror@plt+0x3d0c>
  4066b8:	cmp	w9, #0x2f
  4066bc:	b.eq	4066cc <ferror@plt+0x3d0c>  // b.none
  4066c0:	add	x8, x8, #0x1
  4066c4:	ldrb	w9, [x21, x8]
  4066c8:	cbnz	w9, 4066b8 <ferror@plt+0x3cf8>
  4066cc:	add	x9, x8, x20
  4066d0:	cmp	x9, #0x1
  4066d4:	b.eq	4066e0 <ferror@plt+0x3d20>  // b.none
  4066d8:	cbnz	x9, 406700 <ferror@plt+0x3d40>
  4066dc:	b	406734 <ferror@plt+0x3d74>
  4066e0:	cbz	x19, 4066f0 <ferror@plt+0x3d30>
  4066e4:	ldrb	w9, [x19]
  4066e8:	cmp	w9, #0x2f
  4066ec:	b.eq	406734 <ferror@plt+0x3d74>  // b.none
  4066f0:	cbz	x21, 40673c <ferror@plt+0x3d7c>
  4066f4:	ldrb	w9, [x21]
  4066f8:	cmp	w9, #0x2f
  4066fc:	b.eq	406734 <ferror@plt+0x3d74>  // b.none
  406700:	cmp	x20, x8
  406704:	mov	w8, wzr
  406708:	b.ne	406740 <ferror@plt+0x3d80>  // b.any
  40670c:	cbz	x19, 406740 <ferror@plt+0x3d80>
  406710:	cbz	x21, 406740 <ferror@plt+0x3d80>
  406714:	mov	x0, x19
  406718:	mov	x1, x21
  40671c:	mov	x2, x20
  406720:	bl	402540 <strncmp@plt>
  406724:	cbnz	w0, 40673c <ferror@plt+0x3d7c>
  406728:	add	x0, x19, x20
  40672c:	add	x1, x21, x20
  406730:	b	406614 <ferror@plt+0x3c54>
  406734:	mov	w8, #0x1                   	// #1
  406738:	b	406740 <ferror@plt+0x3d80>
  40673c:	mov	w8, wzr
  406740:	ldp	x20, x19, [sp, #32]
  406744:	ldr	x21, [sp, #16]
  406748:	mov	w0, w8
  40674c:	ldp	x29, x30, [sp], #48
  406750:	ret
  406754:	stp	x29, x30, [sp, #-64]!
  406758:	orr	x8, x0, x1
  40675c:	stp	x24, x23, [sp, #16]
  406760:	stp	x22, x21, [sp, #32]
  406764:	stp	x20, x19, [sp, #48]
  406768:	mov	x29, sp
  40676c:	cbz	x8, 4067a0 <ferror@plt+0x3de0>
  406770:	mov	x19, x1
  406774:	mov	x21, x0
  406778:	mov	x20, x2
  40677c:	cbz	x0, 4067bc <ferror@plt+0x3dfc>
  406780:	cbz	x19, 4067d8 <ferror@plt+0x3e18>
  406784:	mov	x0, x21
  406788:	bl	402350 <strlen@plt>
  40678c:	mvn	x8, x0
  406790:	cmp	x8, x20
  406794:	b.cs	4067e0 <ferror@plt+0x3e20>  // b.hs, b.nlast
  406798:	mov	x22, xzr
  40679c:	b	40681c <ferror@plt+0x3e5c>
  4067a0:	adrp	x0, 407000 <ferror@plt+0x4640>
  4067a4:	add	x0, x0, #0xdff
  4067a8:	ldp	x20, x19, [sp, #48]
  4067ac:	ldp	x22, x21, [sp, #32]
  4067b0:	ldp	x24, x23, [sp, #16]
  4067b4:	ldp	x29, x30, [sp], #64
  4067b8:	b	402610 <strdup@plt>
  4067bc:	mov	x0, x19
  4067c0:	mov	x1, x20
  4067c4:	ldp	x20, x19, [sp, #48]
  4067c8:	ldp	x22, x21, [sp, #32]
  4067cc:	ldp	x24, x23, [sp, #16]
  4067d0:	ldp	x29, x30, [sp], #64
  4067d4:	b	4027a0 <strndup@plt>
  4067d8:	mov	x0, x21
  4067dc:	b	4067a8 <ferror@plt+0x3de8>
  4067e0:	add	x24, x0, x20
  4067e4:	mov	x23, x0
  4067e8:	add	x0, x24, #0x1
  4067ec:	bl	402500 <malloc@plt>
  4067f0:	mov	x22, x0
  4067f4:	cbz	x0, 40681c <ferror@plt+0x3e5c>
  4067f8:	mov	x0, x22
  4067fc:	mov	x1, x21
  406800:	mov	x2, x23
  406804:	bl	402310 <memcpy@plt>
  406808:	add	x0, x22, x23
  40680c:	mov	x1, x19
  406810:	mov	x2, x20
  406814:	bl	402310 <memcpy@plt>
  406818:	strb	wzr, [x22, x24]
  40681c:	mov	x0, x22
  406820:	ldp	x20, x19, [sp, #48]
  406824:	ldp	x22, x21, [sp, #32]
  406828:	ldp	x24, x23, [sp, #16]
  40682c:	ldp	x29, x30, [sp], #64
  406830:	ret
  406834:	stp	x29, x30, [sp, #-64]!
  406838:	stp	x20, x19, [sp, #48]
  40683c:	mov	x20, x0
  406840:	stp	x24, x23, [sp, #16]
  406844:	stp	x22, x21, [sp, #32]
  406848:	mov	x29, sp
  40684c:	cbz	x1, 406880 <ferror@plt+0x3ec0>
  406850:	mov	x0, x1
  406854:	mov	x19, x1
  406858:	bl	402350 <strlen@plt>
  40685c:	mov	x21, x0
  406860:	cbz	x20, 40688c <ferror@plt+0x3ecc>
  406864:	mov	x0, x20
  406868:	bl	402350 <strlen@plt>
  40686c:	mvn	x8, x0
  406870:	cmp	x21, x8
  406874:	b.ls	4068a8 <ferror@plt+0x3ee8>  // b.plast
  406878:	mov	x22, xzr
  40687c:	b	4068e4 <ferror@plt+0x3f24>
  406880:	cbz	x20, 4068fc <ferror@plt+0x3f3c>
  406884:	mov	x0, x20
  406888:	b	406904 <ferror@plt+0x3f44>
  40688c:	mov	x0, x19
  406890:	mov	x1, x21
  406894:	ldp	x20, x19, [sp, #48]
  406898:	ldp	x22, x21, [sp, #32]
  40689c:	ldp	x24, x23, [sp, #16]
  4068a0:	ldp	x29, x30, [sp], #64
  4068a4:	b	4027a0 <strndup@plt>
  4068a8:	add	x24, x0, x21
  4068ac:	mov	x23, x0
  4068b0:	add	x0, x24, #0x1
  4068b4:	bl	402500 <malloc@plt>
  4068b8:	mov	x22, x0
  4068bc:	cbz	x0, 4068e4 <ferror@plt+0x3f24>
  4068c0:	mov	x0, x22
  4068c4:	mov	x1, x20
  4068c8:	mov	x2, x23
  4068cc:	bl	402310 <memcpy@plt>
  4068d0:	add	x0, x22, x23
  4068d4:	mov	x1, x19
  4068d8:	mov	x2, x21
  4068dc:	bl	402310 <memcpy@plt>
  4068e0:	strb	wzr, [x22, x24]
  4068e4:	mov	x0, x22
  4068e8:	ldp	x20, x19, [sp, #48]
  4068ec:	ldp	x22, x21, [sp, #32]
  4068f0:	ldp	x24, x23, [sp, #16]
  4068f4:	ldp	x29, x30, [sp], #64
  4068f8:	ret
  4068fc:	adrp	x0, 407000 <ferror@plt+0x4640>
  406900:	add	x0, x0, #0xdff
  406904:	ldp	x20, x19, [sp, #48]
  406908:	ldp	x22, x21, [sp, #32]
  40690c:	ldp	x24, x23, [sp, #16]
  406910:	ldp	x29, x30, [sp], #64
  406914:	b	402610 <strdup@plt>
  406918:	sub	sp, sp, #0x140
  40691c:	stp	x29, x30, [sp, #240]
  406920:	add	x29, sp, #0xf0
  406924:	sub	x9, x29, #0x70
  406928:	mov	x10, sp
  40692c:	mov	x11, #0xffffffffffffffd0    	// #-48
  406930:	add	x8, x29, #0x50
  406934:	movk	x11, #0xff80, lsl #32
  406938:	add	x9, x9, #0x30
  40693c:	add	x10, x10, #0x80
  406940:	stp	x8, x9, [x29, #-32]
  406944:	stp	x10, x11, [x29, #-16]
  406948:	stp	x2, x3, [x29, #-112]
  40694c:	stp	x4, x5, [x29, #-96]
  406950:	stp	x6, x7, [x29, #-80]
  406954:	stp	q1, q2, [sp, #16]
  406958:	str	q0, [sp]
  40695c:	ldp	q0, q1, [x29, #-32]
  406960:	stp	x20, x19, [sp, #304]
  406964:	mov	x19, x0
  406968:	add	x0, x29, #0x18
  40696c:	sub	x2, x29, #0x40
  406970:	str	x28, [sp, #256]
  406974:	stp	x24, x23, [sp, #272]
  406978:	stp	x22, x21, [sp, #288]
  40697c:	stp	q3, q4, [sp, #48]
  406980:	stp	q5, q6, [sp, #80]
  406984:	str	q7, [sp, #112]
  406988:	stp	q0, q1, [x29, #-64]
  40698c:	bl	402780 <vasprintf@plt>
  406990:	tbnz	w0, #31, 4069c8 <ferror@plt+0x4008>
  406994:	ldr	x21, [x29, #24]
  406998:	orr	x8, x19, x21
  40699c:	cbz	x8, 4069d0 <ferror@plt+0x4010>
  4069a0:	mov	w22, w0
  4069a4:	cbz	x19, 4069e4 <ferror@plt+0x4024>
  4069a8:	cbz	x21, 4069f8 <ferror@plt+0x4038>
  4069ac:	mov	x0, x19
  4069b0:	bl	402350 <strlen@plt>
  4069b4:	mvn	x8, x0
  4069b8:	cmp	x8, x22
  4069bc:	b.cs	406a00 <ferror@plt+0x4040>  // b.hs, b.nlast
  4069c0:	mov	x20, xzr
  4069c4:	b	406a3c <ferror@plt+0x407c>
  4069c8:	mov	x20, xzr
  4069cc:	b	406a44 <ferror@plt+0x4084>
  4069d0:	adrp	x0, 407000 <ferror@plt+0x4640>
  4069d4:	add	x0, x0, #0xdff
  4069d8:	bl	402610 <strdup@plt>
  4069dc:	mov	x20, x0
  4069e0:	b	406a3c <ferror@plt+0x407c>
  4069e4:	mov	x0, x21
  4069e8:	mov	x1, x22
  4069ec:	bl	4027a0 <strndup@plt>
  4069f0:	mov	x20, x0
  4069f4:	b	406a3c <ferror@plt+0x407c>
  4069f8:	mov	x0, x19
  4069fc:	b	4069d8 <ferror@plt+0x4018>
  406a00:	add	x24, x0, x22
  406a04:	mov	x23, x0
  406a08:	add	x0, x24, #0x1
  406a0c:	bl	402500 <malloc@plt>
  406a10:	mov	x20, x0
  406a14:	cbz	x0, 406a3c <ferror@plt+0x407c>
  406a18:	mov	x0, x20
  406a1c:	mov	x1, x19
  406a20:	mov	x2, x23
  406a24:	bl	402310 <memcpy@plt>
  406a28:	add	x0, x20, x23
  406a2c:	mov	x1, x21
  406a30:	mov	x2, x22
  406a34:	bl	402310 <memcpy@plt>
  406a38:	strb	wzr, [x20, x24]
  406a3c:	ldr	x0, [x29, #24]
  406a40:	bl	402720 <free@plt>
  406a44:	mov	x0, x20
  406a48:	ldp	x20, x19, [sp, #304]
  406a4c:	ldp	x22, x21, [sp, #288]
  406a50:	ldp	x24, x23, [sp, #272]
  406a54:	ldr	x28, [sp, #256]
  406a58:	ldp	x29, x30, [sp, #240]
  406a5c:	add	sp, sp, #0x140
  406a60:	ret
  406a64:	sub	sp, sp, #0x60
  406a68:	stp	x29, x30, [sp, #16]
  406a6c:	stp	x26, x25, [sp, #32]
  406a70:	stp	x24, x23, [sp, #48]
  406a74:	stp	x22, x21, [sp, #64]
  406a78:	stp	x20, x19, [sp, #80]
  406a7c:	ldr	x23, [x0]
  406a80:	add	x29, sp, #0x10
  406a84:	ldrb	w8, [x23]
  406a88:	cbz	w8, 406c38 <ferror@plt+0x4278>
  406a8c:	mov	x20, x0
  406a90:	mov	x22, x1
  406a94:	mov	x0, x23
  406a98:	mov	x1, x2
  406a9c:	mov	w24, w3
  406aa0:	mov	x21, x2
  406aa4:	bl	4027b0 <strspn@plt>
  406aa8:	add	x19, x23, x0
  406aac:	ldrb	w25, [x19]
  406ab0:	cbz	x25, 406c34 <ferror@plt+0x4274>
  406ab4:	cbz	w24, 406b38 <ferror@plt+0x4178>
  406ab8:	cmp	w25, #0x3f
  406abc:	b.hi	406b54 <ferror@plt+0x4194>  // b.pmore
  406ac0:	mov	w8, #0x1                   	// #1
  406ac4:	mov	x9, #0x1                   	// #1
  406ac8:	lsl	x8, x8, x25
  406acc:	movk	x9, #0x84, lsl #32
  406ad0:	and	x8, x8, x9
  406ad4:	cbz	x8, 406b54 <ferror@plt+0x4194>
  406ad8:	sturb	w25, [x29, #-4]
  406adc:	sturb	wzr, [x29, #-3]
  406ae0:	mov	x24, x19
  406ae4:	ldrb	w9, [x24, #1]!
  406ae8:	cbz	w9, 406bd0 <ferror@plt+0x4210>
  406aec:	add	x10, x0, x23
  406af0:	mov	x26, xzr
  406af4:	mov	w8, wzr
  406af8:	add	x23, x10, #0x2
  406afc:	b	406b20 <ferror@plt+0x4160>
  406b00:	sxtb	w1, w9
  406b04:	sub	x0, x29, #0x4
  406b08:	bl	4027c0 <strchr@plt>
  406b0c:	cbnz	x0, 406be4 <ferror@plt+0x4224>
  406b10:	mov	w8, wzr
  406b14:	ldrb	w9, [x23, x26]
  406b18:	add	x26, x26, #0x1
  406b1c:	cbz	w9, 406bcc <ferror@plt+0x420c>
  406b20:	cbnz	w8, 406b10 <ferror@plt+0x4150>
  406b24:	and	w8, w9, #0xff
  406b28:	cmp	w8, #0x5c
  406b2c:	b.ne	406b00 <ferror@plt+0x4140>  // b.any
  406b30:	mov	w8, #0x1                   	// #1
  406b34:	b	406b14 <ferror@plt+0x4154>
  406b38:	mov	x0, x19
  406b3c:	mov	x1, x21
  406b40:	bl	4028c0 <strcspn@plt>
  406b44:	add	x8, x19, x0
  406b48:	str	x0, [x22]
  406b4c:	str	x8, [x20]
  406b50:	b	406c3c <ferror@plt+0x427c>
  406b54:	add	x9, x0, x23
  406b58:	mov	x24, xzr
  406b5c:	mov	w8, wzr
  406b60:	add	x23, x9, #0x1
  406b64:	b	406b88 <ferror@plt+0x41c8>
  406b68:	sxtb	w1, w25
  406b6c:	mov	x0, x21
  406b70:	bl	4027c0 <strchr@plt>
  406b74:	cbnz	x0, 406bdc <ferror@plt+0x421c>
  406b78:	mov	w8, wzr
  406b7c:	ldrb	w25, [x23, x24]
  406b80:	add	x24, x24, #0x1
  406b84:	cbz	w25, 406ba0 <ferror@plt+0x41e0>
  406b88:	cbnz	w8, 406b78 <ferror@plt+0x41b8>
  406b8c:	and	w8, w25, #0xff
  406b90:	cmp	w8, #0x5c
  406b94:	b.ne	406b68 <ferror@plt+0x41a8>  // b.any
  406b98:	mov	w8, #0x1                   	// #1
  406b9c:	b	406b7c <ferror@plt+0x41bc>
  406ba0:	sub	w8, w24, w8
  406ba4:	sxtw	x8, w8
  406ba8:	str	x8, [x22]
  406bac:	add	x22, x19, x8
  406bb0:	ldrsb	w1, [x22]
  406bb4:	cbz	w1, 406bc4 <ferror@plt+0x4204>
  406bb8:	mov	x0, x21
  406bbc:	bl	4027c0 <strchr@plt>
  406bc0:	cbz	x0, 406c34 <ferror@plt+0x4274>
  406bc4:	str	x22, [x20]
  406bc8:	b	406c3c <ferror@plt+0x427c>
  406bcc:	b	406be8 <ferror@plt+0x4228>
  406bd0:	mov	w8, wzr
  406bd4:	mov	w26, wzr
  406bd8:	b	406be8 <ferror@plt+0x4228>
  406bdc:	mov	w8, wzr
  406be0:	b	406ba0 <ferror@plt+0x41e0>
  406be4:	mov	w8, wzr
  406be8:	sub	w8, w26, w8
  406bec:	sxtw	x23, w8
  406bf0:	str	x23, [x22]
  406bf4:	add	x8, x23, x19
  406bf8:	ldrb	w8, [x8, #1]
  406bfc:	cbz	w8, 406c34 <ferror@plt+0x4274>
  406c00:	cmp	w8, w25
  406c04:	b.ne	406c34 <ferror@plt+0x4274>  // b.any
  406c08:	add	x8, x23, x19
  406c0c:	ldrsb	w1, [x8, #2]
  406c10:	cbz	w1, 406c20 <ferror@plt+0x4260>
  406c14:	mov	x0, x21
  406c18:	bl	4027c0 <strchr@plt>
  406c1c:	cbz	x0, 406c34 <ferror@plt+0x4274>
  406c20:	add	x8, x19, x23
  406c24:	add	x8, x8, #0x2
  406c28:	str	x8, [x20]
  406c2c:	mov	x19, x24
  406c30:	b	406c3c <ferror@plt+0x427c>
  406c34:	str	x19, [x20]
  406c38:	mov	x19, xzr
  406c3c:	mov	x0, x19
  406c40:	ldp	x20, x19, [sp, #80]
  406c44:	ldp	x22, x21, [sp, #64]
  406c48:	ldp	x24, x23, [sp, #48]
  406c4c:	ldp	x26, x25, [sp, #32]
  406c50:	ldp	x29, x30, [sp, #16]
  406c54:	add	sp, sp, #0x60
  406c58:	ret
  406c5c:	stp	x29, x30, [sp, #-32]!
  406c60:	str	x19, [sp, #16]
  406c64:	mov	x19, x0
  406c68:	mov	x29, sp
  406c6c:	mov	x0, x19
  406c70:	bl	402570 <fgetc@plt>
  406c74:	cmp	w0, #0xa
  406c78:	b.eq	406c8c <ferror@plt+0x42cc>  // b.none
  406c7c:	cmn	w0, #0x1
  406c80:	b.ne	406c6c <ferror@plt+0x42ac>  // b.any
  406c84:	mov	w0, #0x1                   	// #1
  406c88:	b	406c90 <ferror@plt+0x42d0>
  406c8c:	mov	w0, wzr
  406c90:	ldr	x19, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #32
  406c98:	ret
  406c9c:	stp	x29, x30, [sp, #-32]!
  406ca0:	stp	x28, x19, [sp, #16]
  406ca4:	mov	x29, sp
  406ca8:	sub	sp, sp, #0x1, lsl #12
  406cac:	adrp	x1, 408000 <ferror@plt+0x5640>
  406cb0:	mov	w2, w0
  406cb4:	add	x1, x1, #0x320
  406cb8:	mov	x0, sp
  406cbc:	bl	402420 <sprintf@plt>
  406cc0:	mov	w0, #0x8                   	// #8
  406cc4:	bl	402500 <malloc@plt>
  406cc8:	mov	x19, x0
  406ccc:	cbz	x0, 406ce0 <ferror@plt+0x4320>
  406cd0:	mov	x0, sp
  406cd4:	bl	402440 <opendir@plt>
  406cd8:	str	x0, [x19]
  406cdc:	cbnz	x0, 406cec <ferror@plt+0x432c>
  406ce0:	mov	x0, x19
  406ce4:	bl	402720 <free@plt>
  406ce8:	mov	x19, xzr
  406cec:	mov	x0, x19
  406cf0:	add	sp, sp, #0x1, lsl #12
  406cf4:	ldp	x28, x19, [sp, #16]
  406cf8:	ldp	x29, x30, [sp], #32
  406cfc:	ret
  406d00:	stp	x29, x30, [sp, #-32]!
  406d04:	str	x19, [sp, #16]
  406d08:	mov	x19, x0
  406d0c:	mov	x29, sp
  406d10:	cbz	x0, 406d20 <ferror@plt+0x4360>
  406d14:	ldr	x0, [x19]
  406d18:	cbz	x0, 406d20 <ferror@plt+0x4360>
  406d1c:	bl	402630 <closedir@plt>
  406d20:	mov	x0, x19
  406d24:	ldr	x19, [sp, #16]
  406d28:	ldp	x29, x30, [sp], #32
  406d2c:	b	402720 <free@plt>
  406d30:	sub	sp, sp, #0x40
  406d34:	stp	x20, x19, [sp, #48]
  406d38:	mov	x20, x0
  406d3c:	mov	w0, #0xffffffea            	// #-22
  406d40:	stp	x29, x30, [sp, #16]
  406d44:	stp	x22, x21, [sp, #32]
  406d48:	add	x29, sp, #0x10
  406d4c:	cbz	x20, 406df0 <ferror@plt+0x4430>
  406d50:	mov	x19, x1
  406d54:	cbz	x1, 406df0 <ferror@plt+0x4430>
  406d58:	str	wzr, [x19]
  406d5c:	bl	402910 <__errno_location@plt>
  406d60:	mov	x21, x0
  406d64:	str	wzr, [x0]
  406d68:	b	406d74 <ferror@plt+0x43b4>
  406d6c:	ldr	w0, [x19]
  406d70:	cbnz	w0, 406dd8 <ferror@plt+0x4418>
  406d74:	ldr	x0, [x20]
  406d78:	bl	402600 <readdir@plt>
  406d7c:	cbz	x0, 406de0 <ferror@plt+0x4420>
  406d80:	mov	x22, x0
  406d84:	bl	4026f0 <__ctype_b_loc@plt>
  406d88:	ldr	x8, [x0]
  406d8c:	ldrb	w9, [x22, #19]!
  406d90:	ldrh	w8, [x8, x9, lsl #1]
  406d94:	tbz	w8, #11, 406d6c <ferror@plt+0x43ac>
  406d98:	add	x1, sp, #0x8
  406d9c:	mov	w2, #0xa                   	// #10
  406da0:	mov	x0, x22
  406da4:	str	wzr, [x21]
  406da8:	bl	402700 <strtol@plt>
  406dac:	str	w0, [x19]
  406db0:	ldr	w8, [x21]
  406db4:	cbnz	w8, 406dd0 <ferror@plt+0x4410>
  406db8:	ldr	x8, [sp, #8]
  406dbc:	cmp	x22, x8
  406dc0:	b.eq	406dd0 <ferror@plt+0x4410>  // b.none
  406dc4:	cbz	x8, 406d70 <ferror@plt+0x43b0>
  406dc8:	ldrb	w8, [x8]
  406dcc:	cbz	w8, 406d70 <ferror@plt+0x43b0>
  406dd0:	mov	w0, #0xffffffff            	// #-1
  406dd4:	b	406df0 <ferror@plt+0x4430>
  406dd8:	mov	w0, wzr
  406ddc:	b	406df0 <ferror@plt+0x4430>
  406de0:	ldr	w8, [x21]
  406de4:	cmp	w8, #0x0
  406de8:	mov	w8, #0x1                   	// #1
  406dec:	cneg	w0, w8, ne  // ne = any
  406df0:	ldp	x20, x19, [sp, #48]
  406df4:	ldp	x22, x21, [sp, #32]
  406df8:	ldp	x29, x30, [sp, #16]
  406dfc:	add	sp, sp, #0x40
  406e00:	ret
  406e04:	adrp	x1, 408000 <ferror@plt+0x5640>
  406e08:	add	x1, x1, #0x32f
  406e0c:	b	406e10 <ferror@plt+0x4450>
  406e10:	stp	x29, x30, [sp, #-64]!
  406e14:	stp	x28, x23, [sp, #16]
  406e18:	stp	x22, x21, [sp, #32]
  406e1c:	stp	x20, x19, [sp, #48]
  406e20:	mov	x29, sp
  406e24:	sub	sp, sp, #0x2, lsl #12
  406e28:	sub	sp, sp, #0x20
  406e2c:	adrp	x2, 408000 <ferror@plt+0x5640>
  406e30:	mov	x4, x1
  406e34:	mov	w3, w0
  406e38:	add	x2, x2, #0x353
  406e3c:	add	x0, sp, #0x10
  406e40:	mov	w1, #0x2000                	// #8192
  406e44:	bl	4024a0 <snprintf@plt>
  406e48:	add	x0, sp, #0x10
  406e4c:	mov	w1, wzr
  406e50:	bl	402510 <open@plt>
  406e54:	tbnz	w0, #31, 406f24 <ferror@plt+0x4564>
  406e58:	mov	w19, w0
  406e5c:	add	x0, sp, #0x10
  406e60:	mov	w2, #0x2000                	// #8192
  406e64:	mov	w1, wzr
  406e68:	add	x20, sp, #0x10
  406e6c:	mov	w21, #0x2000                	// #8192
  406e70:	bl	402580 <memset@plt>
  406e74:	adrp	x8, 408000 <ferror@plt+0x5640>
  406e78:	ldr	q0, [x8, #784]
  406e7c:	mov	x22, xzr
  406e80:	str	q0, [sp]
  406e84:	b	406e98 <ferror@plt+0x44d8>
  406e88:	subs	x21, x21, x0
  406e8c:	add	x20, x20, x0
  406e90:	add	x22, x0, x22
  406e94:	b.eq	406f0c <ferror@plt+0x454c>  // b.none
  406e98:	mov	w0, w19
  406e9c:	mov	x1, x20
  406ea0:	mov	x2, x21
  406ea4:	bl	402830 <read@plt>
  406ea8:	cmp	x0, #0x0
  406eac:	b.gt	406e88 <ferror@plt+0x44c8>
  406eb0:	mov	w23, #0x6                   	// #6
  406eb4:	tbz	x0, #63, 406f08 <ferror@plt+0x4548>
  406eb8:	bl	402910 <__errno_location@plt>
  406ebc:	ldr	w8, [x0]
  406ec0:	cmp	w8, #0xb
  406ec4:	b.eq	406ed0 <ferror@plt+0x4510>  // b.none
  406ec8:	cmp	w8, #0x4
  406ecc:	b.ne	406f08 <ferror@plt+0x4548>  // b.any
  406ed0:	subs	w23, w23, #0x1
  406ed4:	b.eq	406f08 <ferror@plt+0x4548>  // b.none
  406ed8:	ldr	q0, [sp]
  406edc:	sub	x0, x29, #0x10
  406ee0:	mov	x1, xzr
  406ee4:	stur	q0, [x29, #-16]
  406ee8:	bl	402770 <nanosleep@plt>
  406eec:	mov	w0, w19
  406ef0:	mov	x1, x20
  406ef4:	mov	x2, x21
  406ef8:	bl	402830 <read@plt>
  406efc:	cmp	x0, #0x1
  406f00:	b.lt	406eb4 <ferror@plt+0x44f4>  // b.tstop
  406f04:	b	406e88 <ferror@plt+0x44c8>
  406f08:	cbz	x22, 406f2c <ferror@plt+0x456c>
  406f0c:	cmp	x22, #0x1
  406f10:	b.lt	406f2c <ferror@plt+0x456c>  // b.tstop
  406f14:	cmp	x22, #0x8
  406f18:	b.cs	406f5c <ferror@plt+0x459c>  // b.hs, b.nlast
  406f1c:	mov	x8, xzr
  406f20:	b	407050 <ferror@plt+0x4690>
  406f24:	mov	x20, xzr
  406f28:	b	406f3c <ferror@plt+0x457c>
  406f2c:	mov	x20, xzr
  406f30:	tbnz	w19, #31, 406f3c <ferror@plt+0x457c>
  406f34:	mov	w0, w19
  406f38:	bl	402650 <close@plt>
  406f3c:	mov	x0, x20
  406f40:	add	sp, sp, #0x2, lsl #12
  406f44:	add	sp, sp, #0x20
  406f48:	ldp	x20, x19, [sp, #48]
  406f4c:	ldp	x22, x21, [sp, #32]
  406f50:	ldp	x28, x23, [sp, #16]
  406f54:	ldp	x29, x30, [sp], #64
  406f58:	ret
  406f5c:	and	x8, x22, #0xfffffffffffffff8
  406f60:	add	x9, sp, #0x10
  406f64:	orr	x9, x9, #0x3
  406f68:	mov	w10, #0x20                  	// #32
  406f6c:	mov	x11, x8
  406f70:	b	406f80 <ferror@plt+0x45c0>
  406f74:	subs	x11, x11, #0x8
  406f78:	add	x9, x9, #0x8
  406f7c:	b.eq	407028 <ferror@plt+0x4668>  // b.none
  406f80:	ldur	d0, [x9, #-3]
  406f84:	cmeq	v0.8b, v0.8b, #0
  406f88:	umov	w12, v0.b[0]
  406f8c:	tbz	w12, #0, 406fdc <ferror@plt+0x461c>
  406f90:	sturb	w10, [x9, #-3]
  406f94:	umov	w12, v0.b[1]
  406f98:	tbnz	w12, #0, 406fe4 <ferror@plt+0x4624>
  406f9c:	umov	w12, v0.b[2]
  406fa0:	tbz	w12, #0, 406ff0 <ferror@plt+0x4630>
  406fa4:	sturb	w10, [x9, #-1]
  406fa8:	umov	w12, v0.b[3]
  406fac:	tbnz	w12, #0, 406ff8 <ferror@plt+0x4638>
  406fb0:	umov	w12, v0.b[4]
  406fb4:	tbz	w12, #0, 407004 <ferror@plt+0x4644>
  406fb8:	strb	w10, [x9, #1]
  406fbc:	umov	w12, v0.b[5]
  406fc0:	tbnz	w12, #0, 40700c <ferror@plt+0x464c>
  406fc4:	umov	w12, v0.b[6]
  406fc8:	tbz	w12, #0, 407018 <ferror@plt+0x4658>
  406fcc:	strb	w10, [x9, #3]
  406fd0:	umov	w12, v0.b[7]
  406fd4:	tbz	w12, #0, 406f74 <ferror@plt+0x45b4>
  406fd8:	b	407020 <ferror@plt+0x4660>
  406fdc:	umov	w12, v0.b[1]
  406fe0:	tbz	w12, #0, 406f9c <ferror@plt+0x45dc>
  406fe4:	sturb	w10, [x9, #-2]
  406fe8:	umov	w12, v0.b[2]
  406fec:	tbnz	w12, #0, 406fa4 <ferror@plt+0x45e4>
  406ff0:	umov	w12, v0.b[3]
  406ff4:	tbz	w12, #0, 406fb0 <ferror@plt+0x45f0>
  406ff8:	strb	w10, [x9]
  406ffc:	umov	w12, v0.b[4]
  407000:	tbnz	w12, #0, 406fb8 <ferror@plt+0x45f8>
  407004:	umov	w12, v0.b[5]
  407008:	tbz	w12, #0, 406fc4 <ferror@plt+0x4604>
  40700c:	strb	w10, [x9, #2]
  407010:	umov	w12, v0.b[6]
  407014:	tbnz	w12, #0, 406fcc <ferror@plt+0x460c>
  407018:	umov	w12, v0.b[7]
  40701c:	tbz	w12, #0, 406f74 <ferror@plt+0x45b4>
  407020:	strb	w10, [x9, #4]
  407024:	b	406f74 <ferror@plt+0x45b4>
  407028:	cmp	x22, x8
  40702c:	b.ne	407050 <ferror@plt+0x4690>  // b.any
  407030:	add	x8, sp, #0x10
  407034:	add	x8, x22, x8
  407038:	add	x0, sp, #0x10
  40703c:	sturb	wzr, [x8, #-1]
  407040:	bl	402610 <strdup@plt>
  407044:	mov	x20, x0
  407048:	tbz	w19, #31, 406f34 <ferror@plt+0x4574>
  40704c:	b	406f3c <ferror@plt+0x457c>
  407050:	add	x10, sp, #0x10
  407054:	sub	x9, x22, x8
  407058:	add	x8, x10, x8
  40705c:	mov	w10, #0x20                  	// #32
  407060:	b	407070 <ferror@plt+0x46b0>
  407064:	subs	x9, x9, #0x1
  407068:	add	x8, x8, #0x1
  40706c:	b.eq	407030 <ferror@plt+0x4670>  // b.none
  407070:	ldrb	w11, [x8]
  407074:	cbnz	w11, 407064 <ferror@plt+0x46a4>
  407078:	strb	w10, [x8]
  40707c:	b	407064 <ferror@plt+0x46a4>
  407080:	adrp	x1, 408000 <ferror@plt+0x5640>
  407084:	add	x1, x1, #0x337
  407088:	b	406e10 <ferror@plt+0x4450>
  40708c:	stp	x29, x30, [sp, #-32]!
  407090:	mov	w0, #0x1                   	// #1
  407094:	mov	w1, #0x18                  	// #24
  407098:	str	x19, [sp, #16]
  40709c:	mov	x29, sp
  4070a0:	bl	4025d0 <calloc@plt>
  4070a4:	mov	x19, x0
  4070a8:	cbz	x0, 4070c0 <ferror@plt+0x4700>
  4070ac:	adrp	x0, 408000 <ferror@plt+0x5640>
  4070b0:	add	x0, x0, #0x72
  4070b4:	bl	402440 <opendir@plt>
  4070b8:	str	x0, [x19]
  4070bc:	cbnz	x0, 4070cc <ferror@plt+0x470c>
  4070c0:	mov	x0, x19
  4070c4:	bl	402720 <free@plt>
  4070c8:	mov	x19, xzr
  4070cc:	mov	x0, x19
  4070d0:	ldr	x19, [sp, #16]
  4070d4:	ldp	x29, x30, [sp], #32
  4070d8:	ret
  4070dc:	stp	x29, x30, [sp, #-32]!
  4070e0:	str	x19, [sp, #16]
  4070e4:	mov	x19, x0
  4070e8:	mov	x29, sp
  4070ec:	cbz	x0, 4070fc <ferror@plt+0x473c>
  4070f0:	ldr	x0, [x19]
  4070f4:	cbz	x0, 4070fc <ferror@plt+0x473c>
  4070f8:	bl	402630 <closedir@plt>
  4070fc:	mov	x0, x19
  407100:	ldr	x19, [sp, #16]
  407104:	ldp	x29, x30, [sp], #32
  407108:	b	402720 <free@plt>
  40710c:	ldrb	w8, [x0, #20]
  407110:	cmp	x1, #0x0
  407114:	cset	w9, ne  // ne = any
  407118:	str	x1, [x0, #8]
  40711c:	and	w8, w8, #0xfe
  407120:	orr	w8, w8, w9
  407124:	strb	w8, [x0, #20]
  407128:	ret
  40712c:	ldrb	w8, [x0, #20]
  407130:	str	w1, [x0, #16]
  407134:	orr	w8, w8, #0x2
  407138:	strb	w8, [x0, #20]
  40713c:	ret
  407140:	stp	x29, x30, [sp, #-96]!
  407144:	stp	x28, x27, [sp, #16]
  407148:	stp	x26, x25, [sp, #32]
  40714c:	stp	x24, x23, [sp, #48]
  407150:	stp	x22, x21, [sp, #64]
  407154:	stp	x20, x19, [sp, #80]
  407158:	mov	x29, sp
  40715c:	sub	sp, sp, #0x2, lsl #12
  407160:	sub	sp, sp, #0x110
  407164:	mov	x21, x0
  407168:	mov	w0, #0xffffffea            	// #-22
  40716c:	cbz	x21, 4072f8 <ferror@plt+0x4938>
  407170:	mov	x19, x1
  407174:	cbz	x1, 4072f8 <ferror@plt+0x4938>
  407178:	str	wzr, [x19]
  40717c:	bl	402910 <__errno_location@plt>
  407180:	str	wzr, [x0]
  407184:	mov	x20, x0
  407188:	ldr	x0, [x21]
  40718c:	bl	402600 <readdir@plt>
  407190:	cbz	x0, 4072e8 <ferror@plt+0x4928>
  407194:	mov	x22, x0
  407198:	bl	4026f0 <__ctype_b_loc@plt>
  40719c:	adrp	x24, 408000 <ferror@plt+0x5640>
  4071a0:	adrp	x25, 407000 <ferror@plt+0x4640>
  4071a4:	adrp	x26, 408000 <ferror@plt+0x5640>
  4071a8:	mov	x23, x0
  4071ac:	add	x24, x24, #0x33c
  4071b0:	add	x25, x25, #0xb8d
  4071b4:	add	x26, x26, #0x344
  4071b8:	b	4071f4 <ferror@plt+0x4834>
  4071bc:	ldr	x0, [x21]
  4071c0:	bl	402800 <dirfd@plt>
  4071c4:	mov	w1, w0
  4071c8:	mov	x3, sp
  4071cc:	mov	w0, wzr
  4071d0:	mov	x2, x22
  4071d4:	mov	w4, wzr
  4071d8:	bl	4029b0 <__fxstatat@plt>
  4071dc:	cbz	w0, 40729c <ferror@plt+0x48dc>
  4071e0:	str	wzr, [x20]
  4071e4:	ldr	x0, [x21]
  4071e8:	bl	402600 <readdir@plt>
  4071ec:	mov	x22, x0
  4071f0:	cbz	x0, 4072e8 <ferror@plt+0x4928>
  4071f4:	ldr	x8, [x23]
  4071f8:	ldrb	w9, [x22, #19]!
  4071fc:	ldrh	w8, [x8, x9, lsl #1]
  407200:	tbz	w8, #11, 4071e0 <ferror@plt+0x4820>
  407204:	ldrb	w8, [x21, #20]
  407208:	tbnz	w8, #1, 4071bc <ferror@plt+0x47fc>
  40720c:	tbz	w8, #0, 4072b4 <ferror@plt+0x48f4>
  407210:	add	x0, sp, #0x108
  407214:	mov	w1, #0x2000                	// #8192
  407218:	mov	x2, x24
  40721c:	mov	x3, x22
  407220:	bl	4024a0 <snprintf@plt>
  407224:	ldr	x0, [x21]
  407228:	bl	402800 <dirfd@plt>
  40722c:	add	x1, sp, #0x108
  407230:	mov	w2, #0x80000               	// #524288
  407234:	bl	4028e0 <openat@plt>
  407238:	tbnz	w0, #31, 4071e0 <ferror@plt+0x4820>
  40723c:	mov	x1, x25
  407240:	bl	402590 <fdopen@plt>
  407244:	cbz	x0, 4071e0 <ferror@plt+0x4820>
  407248:	mov	x27, x0
  40724c:	add	x0, sp, #0x108
  407250:	mov	w1, #0x2000                	// #8192
  407254:	mov	x2, x27
  407258:	bl	402970 <fgets@plt>
  40725c:	mov	x28, x0
  407260:	str	x0, [sp, #256]
  407264:	mov	x0, x27
  407268:	bl	4024e0 <fclose@plt>
  40726c:	cbz	x28, 4071e0 <ferror@plt+0x4820>
  407270:	add	x0, sp, #0x108
  407274:	mov	x2, sp
  407278:	mov	x1, x26
  40727c:	bl	402890 <__isoc99_sscanf@plt>
  407280:	cmp	w0, #0x1
  407284:	b.ne	4071e0 <ferror@plt+0x4820>  // b.any
  407288:	ldr	x1, [x21, #8]
  40728c:	mov	x0, sp
  407290:	bl	4026c0 <strcmp@plt>
  407294:	cbnz	w0, 4071e0 <ferror@plt+0x4820>
  407298:	b	4072b4 <ferror@plt+0x48f4>
  40729c:	ldr	w8, [x21, #16]
  4072a0:	ldr	w9, [sp, #24]
  4072a4:	cmp	w8, w9
  4072a8:	b.ne	4071e0 <ferror@plt+0x4820>  // b.any
  4072ac:	ldrb	w8, [x21, #20]
  4072b0:	tbnz	w8, #0, 407210 <ferror@plt+0x4850>
  4072b4:	add	x1, sp, #0x100
  4072b8:	mov	w2, #0xa                   	// #10
  4072bc:	mov	x0, x22
  4072c0:	str	xzr, [sp, #256]
  4072c4:	str	wzr, [x20]
  4072c8:	bl	402700 <strtol@plt>
  4072cc:	str	w0, [x19]
  4072d0:	ldr	w8, [x20]
  4072d4:	cbz	w8, 40731c <ferror@plt+0x495c>
  4072d8:	cmp	w8, #0x0
  4072dc:	mov	w9, #0xffffffff            	// #-1
  4072e0:	csneg	w0, w9, w8, eq  // eq = none
  4072e4:	b	4072f8 <ferror@plt+0x4938>
  4072e8:	ldr	w8, [x20]
  4072ec:	cmp	w8, #0x0
  4072f0:	mov	w8, #0x1                   	// #1
  4072f4:	cneg	w0, w8, ne  // ne = any
  4072f8:	add	sp, sp, #0x2, lsl #12
  4072fc:	add	sp, sp, #0x110
  407300:	ldp	x20, x19, [sp, #80]
  407304:	ldp	x22, x21, [sp, #64]
  407308:	ldp	x24, x23, [sp, #48]
  40730c:	ldp	x26, x25, [sp, #32]
  407310:	ldp	x28, x27, [sp, #16]
  407314:	ldp	x29, x30, [sp], #96
  407318:	ret
  40731c:	ldr	x9, [sp, #256]
  407320:	cmp	x22, x9
  407324:	b.eq	4072d8 <ferror@plt+0x4918>  // b.none
  407328:	cbz	x9, 407334 <ferror@plt+0x4974>
  40732c:	ldrb	w9, [x9]
  407330:	cbnz	w9, 4072d8 <ferror@plt+0x4918>
  407334:	mov	w0, wzr
  407338:	b	4072f8 <ferror@plt+0x4938>
  40733c:	nop
  407340:	stp	x29, x30, [sp, #-64]!
  407344:	mov	x29, sp
  407348:	stp	x19, x20, [sp, #16]
  40734c:	adrp	x20, 418000 <ferror@plt+0x15640>
  407350:	add	x20, x20, #0xdb0
  407354:	stp	x21, x22, [sp, #32]
  407358:	adrp	x21, 418000 <ferror@plt+0x15640>
  40735c:	add	x21, x21, #0xda8
  407360:	sub	x20, x20, x21
  407364:	mov	w22, w0
  407368:	stp	x23, x24, [sp, #48]
  40736c:	mov	x23, x1
  407370:	mov	x24, x2
  407374:	bl	4022d0 <memcpy@plt-0x40>
  407378:	cmp	xzr, x20, asr #3
  40737c:	b.eq	4073a8 <ferror@plt+0x49e8>  // b.none
  407380:	asr	x20, x20, #3
  407384:	mov	x19, #0x0                   	// #0
  407388:	ldr	x3, [x21, x19, lsl #3]
  40738c:	mov	x2, x24
  407390:	add	x19, x19, #0x1
  407394:	mov	x1, x23
  407398:	mov	w0, w22
  40739c:	blr	x3
  4073a0:	cmp	x20, x19
  4073a4:	b.ne	407388 <ferror@plt+0x49c8>  // b.any
  4073a8:	ldp	x19, x20, [sp, #16]
  4073ac:	ldp	x21, x22, [sp, #32]
  4073b0:	ldp	x23, x24, [sp, #48]
  4073b4:	ldp	x29, x30, [sp], #64
  4073b8:	ret
  4073bc:	nop
  4073c0:	ret
  4073c4:	nop
  4073c8:	adrp	x2, 419000 <ferror@plt+0x16640>
  4073cc:	mov	x1, #0x0                   	// #0
  4073d0:	ldr	x2, [x2, #872]
  4073d4:	b	402450 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004073d8 <.fini>:
  4073d8:	stp	x29, x30, [sp, #-16]!
  4073dc:	mov	x29, sp
  4073e0:	ldp	x29, x30, [sp], #16
  4073e4:	ret
