Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 23 16:03:57 2020
| Host         : DESKTOP-4GQKVE8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mainSrc_methodology_drc_routed.rpt -pb mainSrc_methodology_drc_routed.pb -rpx mainSrc_methodology_drc_routed.rpx
| Design       : mainSrc
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 10         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 2          |
| TIMING-20 | Warning          | Non-clocked latch             | 9          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/dispChoice_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/dispChoice_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/selectFour_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/selectOne_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/selectThree_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/selectTwo_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/tempVal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/tempVal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/tempVal_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin UUTdisp/tempVal_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell UUTRange/generateTrigger/trigVar/count_ct[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UUTRange/generateTrigger/trigVar/count_ct_reg[0]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[10]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[11]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[12]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[13]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[14]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[15]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[16]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[17]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[18]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[19]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[1]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[20]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[21]/CLR, UUTRange/generateTrigger/trigVar/count_ct_reg[22]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell UUTRange/generateTrigger/trigVar/triggerInput_OBUF_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) UUTRange/distanceCalculate/pulseCounter/count_ct_reg[0]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[10]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[11]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[12]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[13]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[14]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[15]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[16]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[17]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[18]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[19]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[1]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[20]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[21]/CLR, UUTRange/distanceCalculate/pulseCounter/count_ct_reg[2]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pulseInput relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on triggerInput relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[0] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[1] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[2] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[3] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[4] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[5] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[6] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[7] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch UUTRange/distanceCalculate/value_dist_reg[8] cannot be properly analyzed as its control pin UUTRange/distanceCalculate/value_dist_reg[8]/G is not reached by a timing clock
Related violations: <none>


