

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6'
================================================================
* Date:           Fri May 27 19:40:44 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.496 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12547|    12547|  50.188 us|  50.188 us|  12547|  12547|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- relu_VITIS_LOOP_76_6  |    12545|    12545|         3|          1|          1|  12544|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten153 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten153"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %h"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %w"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi17ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten153_load = load i14 %indvar_flatten153" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 13 'load' 'indvar_flatten153_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln75 = icmp_eq  i14 %indvar_flatten153_load, i14 12544" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 15 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln75_1 = add i14 %indvar_flatten153_load, i14 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 16 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.preheader82, void %.preheader.preheader.preheader.exitStub" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76]   --->   Operation 18 'load' 'w_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%h_load = load i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 19 'load' 'h_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln75 = add i7 %h_load, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 20 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln76 = icmp_eq  i7 %w_load, i7 112" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76]   --->   Operation 21 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i7 0, i7 %w_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 22 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %h_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 23 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %select_ln75, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76]   --->   Operation 24 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln75 = store i14 %add_ln75_1, i14 %indvar_flatten153" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 25 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln75 = store i7 %select_ln75_1, i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75]   --->   Operation 26 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76]   --->   Operation 27 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi17ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln75_1, i7 0"   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln75_1, i4 0"   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1548 = zext i11 %tmp_2"   --->   Operation 31 'zext' 'zext_ln1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1548 = sub i14 %tmp_s, i14 %zext_ln1548"   --->   Operation 32 'sub' 'sub_ln1548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1548_1 = zext i7 %select_ln75"   --->   Operation 33 'zext' 'zext_ln1548_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1548 = add i14 %sub_ln1548, i14 %zext_ln1548_1"   --->   Operation 34 'add' 'add_ln1548' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1548_2 = zext i14 %add_ln1548"   --->   Operation 35 'zext' 'zext_ln1548_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i17 %C_V, i64 0, i64 %zext_ln1548_2"   --->   Operation 36 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr"   --->   Operation 37 'load' 'C_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.49>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @relu_VITIS_LOOP_76_6_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76]   --->   Operation 41 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr"   --->   Operation 42 'load' 'C_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %C_V_load, i32 16"   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp, void %_ZltILi17ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge, void %_ZN8ap_fixedILi17ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:77]   --->   Operation 44 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.24ns)   --->   "%store_ln77 = store i17 0, i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:77]   --->   Operation 45 'store' 'store_ln77' <Predicate = (tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZltILi17ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:77]   --->   Operation 46 'br' 'br_ln77' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                      (alloca           ) [ 0100]
h                      (alloca           ) [ 0100]
indvar_flatten153      (alloca           ) [ 0100]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
indvar_flatten153_load (load             ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln75              (icmp             ) [ 0110]
add_ln75_1             (add              ) [ 0000]
br_ln75                (br               ) [ 0000]
w_load                 (load             ) [ 0000]
h_load                 (load             ) [ 0000]
add_ln75               (add              ) [ 0000]
icmp_ln76              (icmp             ) [ 0000]
select_ln75            (select           ) [ 0110]
select_ln75_1          (select           ) [ 0110]
add_ln76               (add              ) [ 0000]
store_ln75             (store            ) [ 0000]
store_ln75             (store            ) [ 0000]
store_ln76             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
tmp_s                  (bitconcatenate   ) [ 0000]
tmp_2                  (bitconcatenate   ) [ 0000]
zext_ln1548            (zext             ) [ 0000]
sub_ln1548             (sub              ) [ 0000]
zext_ln1548_1          (zext             ) [ 0000]
add_ln1548             (add              ) [ 0000]
zext_ln1548_2          (zext             ) [ 0000]
C_V_addr               (getelementptr    ) [ 0101]
specloopname_ln0       (specloopname     ) [ 0000]
speclooptripcount_ln0  (speclooptripcount) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
specloopname_ln76      (specloopname     ) [ 0000]
C_V_load               (load             ) [ 0000]
tmp                    (bitselect        ) [ 0101]
br_ln77                (br               ) [ 0000]
store_ln77             (store            ) [ 0000]
br_ln77                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_VITIS_LOOP_76_6_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="w_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="h_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten153_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten153/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="C_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="1"/>
<pin id="69" dir="0" index="1" bw="17" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="17" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="17" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_V_load/2 store_ln77/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="14" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="7" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="indvar_flatten153_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten153_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln75_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln75_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="w_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="h_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln75_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln76_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln75_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln75_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln76_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln75_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln75_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln76_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="1"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1548_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1548/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sub_ln1548_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1548/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln1548_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="1"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1548_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln1548_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1548/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1548_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1548_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="17" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="w_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="216" class="1005" name="h_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten153_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten153 "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln75_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="234" class="1005" name="select_ln75_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="1"/>
<pin id="236" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="239" class="1005" name="select_ln75_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="C_V_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="108" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="108" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="120" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="114" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="111" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="126" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="102" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="134" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="142" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="163" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="67" pin="7"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="48" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="219"><net_src comp="52" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="226"><net_src comp="56" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="233"><net_src comp="96" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="126" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="242"><net_src comp="134" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="248"><net_src comp="60" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {3 }
 - Input state : 
	Port: CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6 : C_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten153_load : 1
		icmp_ln75 : 2
		add_ln75_1 : 2
		br_ln75 : 3
		w_load : 1
		h_load : 1
		add_ln75 : 2
		icmp_ln76 : 2
		select_ln75 : 3
		select_ln75_1 : 3
		add_ln76 : 4
		store_ln75 : 3
		store_ln75 : 4
		store_ln76 : 5
	State 2
		zext_ln1548 : 1
		sub_ln1548 : 2
		add_ln1548 : 3
		zext_ln1548_2 : 4
		C_V_addr : 5
		C_V_load : 6
	State 3
		tmp : 1
		br_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln75_1_fu_102  |    0    |    21   |
|    add   |    add_ln75_fu_114   |    0    |    14   |
|          |    add_ln76_fu_142   |    0    |    14   |
|          |   add_ln1548_fu_190  |    0    |    16   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln75_fu_96   |    0    |    12   |
|          |   icmp_ln76_fu_120   |    0    |    10   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln1548_fu_181  |    0    |    16   |
|----------|----------------------|---------|---------|
|  select  |  select_ln75_fu_126  |    0    |    7    |
|          | select_ln75_1_fu_134 |    0    |    7    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_163     |    0    |    0    |
|          |     tmp_2_fu_170     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln1548_fu_177  |    0    |    0    |
|   zext   | zext_ln1548_1_fu_187 |    0    |    0    |
|          | zext_ln1548_2_fu_196 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_201      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   117   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     C_V_addr_reg_245    |   14   |
|        h_reg_216        |    7   |
|    icmp_ln75_reg_230    |    1   |
|indvar_flatten153_reg_223|   14   |
|  select_ln75_1_reg_239  |    7   |
|   select_ln75_reg_234   |    7   |
|        w_reg_209        |    7   |
+-------------------------+--------+
|          Total          |   57   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   57   |   126  |
+-----------+--------+--------+--------+
