// Seed: 2828067463
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4
    , id_15,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input wor id_12
    , id_16,
    input tri1 id_13
);
  assign id_15 = 1;
  tri id_17 = 1 != 1;
  assign id_16 = 1 - id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply1 id_4
    , id_6
);
  wire id_7 = 1;
  wire id_8 = id_8;
  module_0(
      id_2, id_4, id_0, id_0, id_3, id_1, id_1, id_3, id_0, id_3, id_0, id_4, id_1, id_1
  );
  assign id_3 = id_1;
  assign id_7 = id_6;
  always
  fork
    id_7 = 1;
    assert (~1);
  join
endmodule
