annotation-target::ELEC2070 Week 4 2023 Complete Response 1st.pdf

>%%
>```annotation-json
>{"created":"2023-03-21T05:14:25.469Z","text":"Source Free RL Circuit Full Worked KVL","updated":"2023-03-21T05:14:25.469Z","document":{"title":"ELEC2070 Week 4 2023 Complete Response 1st.pdf","link":[{"href":"urn:x-pdf:22fd19e7131e38b9983d43dc847ae324"},{"href":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf"}],"documentFingerprint":"22fd19e7131e38b9983d43dc847ae324"},"uri":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf","target":[{"source":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf","selector":[{"type":"TextPositionSelector","start":3340,"end":3344},{"type":"TextQuoteSelector","exact":"KVL:","prefix":"ircuit (pure natural response)14","suffix":"SOLUTIONELEC2070 – Stuart Jackso"}]}]}
>```
>%%
>*%%PREFIX%%ircuit (pure natural response)14%%HIGHLIGHT%% ==KVL:== %%POSTFIX%%SOLUTIONELEC2070 – Stuart Jackso*
>%%LINK%%[[#^tqx8c0n2y6i|show annotation]]
>%%COMMENT%%
>Source Free RL Circuit Full Worked KVL
>%%TAGS%%
>##Working
^tqx8c0n2y6i


>%%
>```annotation-json
>{"created":"2023-03-21T06:35:18.959Z","text":"First order Circuits","updated":"2023-03-21T06:35:18.959Z","document":{"title":"ELEC2070 Week 4 2023 Complete Response 1st.pdf","link":[{"href":"urn:x-pdf:22fd19e7131e38b9983d43dc847ae324"},{"href":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf"}],"documentFingerprint":"22fd19e7131e38b9983d43dc847ae324"},"uri":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf","target":[{"source":"vault:/UNI 2023/ELEC2070/Attachments/ELEC2070 Week 4 2023 Complete Response 1st.pdf","selector":[{"type":"TextPositionSelector","start":6797,"end":6810},{"type":"TextQuoteSelector","exact":"Example 8.3-1","prefix":"C2070 – Stuart Jackson – Week 4 ","suffix":"27𝑑𝑑𝑡 𝑣 𝑡 + 𝑣 𝑡𝑅𝐶 = 𝑉-"}]}]}
>```
>%%
>*%%PREFIX%%C2070 – Stuart Jackson – Week 4%%HIGHLIGHT%% ==Example 8.3-1== %%POSTFIX%%27𝑑𝑑𝑡 𝑣 𝑡 + 𝑣 𝑡𝑅𝐶 = 𝑉-*
>%%LINK%%[[#^lubjk3nbc5|show annotation]]
>%%COMMENT%%
>First order Circuits
>%%TAGS%%
>#Examples
^lubjk3nbc5
