%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/Datasheets/Circuitry/AAAAOI2222.tex
%%
%%  Purpose:        Circuit File for AAAAOI2222
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 - 2022 by
%%                  chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{circuitdiagram}[draft]{19}{24}

    \usgate
    % ----  1st column  ----
    \pin{1}{1}{L}{A}
    \pin{1}{5}{L}{A1}
    \gate[\inputs{2}]{and}{5}{3}{R}{}{}

    \pin{1}{7}{L}{B}
    \pin{1}{11}{L}{B1}
    \gate[\inputs{2}]{and}{5}{9}{R}{}{}

    \pin{1}{13}{L}{C}
    \pin{1}{17}{L}{C1}
    \gate[\inputs{2}]{and}{5}{15}{R}{}{}

    \pin{1}{19}{L}{D}
    \pin{1}{23}{L}{D1}
    \gate[\inputs{2}]{and}{5}{21}{R}{}{}

    % ----  2nd column  ----
    \wire{9}{3}{10}{3} \wire{10}{3}{10}{9}
    \wire{9}{9}{9}{11} \wire{9}{11}{10}{11}
    \wire{9}{13}{9}{15} \wire{9}{13}{10}{13}
    \wire{10}{15}{10}{21} \wire{9}{21}{10}{21}
    \gate[\inputs{4}]{nor}{13}{12}{R}{}{}

    % ----  result ----
    \pin{18}{12}{R}{Y}

\end{circuitdiagram}
