Loading plugins phase: Elapsed time ==> 0s.501ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -d CY8C5888LTQ-LP097 -s D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.020ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  040_CarDrive.v
Program  :   C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 040_CarDrive.v -verilog
======================================================================

======================================================================
Compiling:  040_CarDrive.v
Program  :   C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 040_CarDrive.v -verilog
======================================================================

======================================================================
Compiling:  040_CarDrive.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 -verilog 040_CarDrive.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jun 10 16:19:06 2021


======================================================================
Compiling:  040_CarDrive.v
Program  :   vpp
Options  :    -yv2 -q10 040_CarDrive.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jun 10 16:19:07 2021

Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '040_CarDrive.ctl'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  040_CarDrive.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 -verilog 040_CarDrive.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jun 10 16:19:07 2021

Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\codegentemp\040_CarDrive.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\codegentemp\040_CarDrive.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  040_CarDrive.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 -verilog 040_CarDrive.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jun 10 16:19:09 2021

Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\codegentemp\040_CarDrive.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\codegentemp\040_CarDrive.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_8
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\Engine_PWM_Front:PWMUDB:km_run\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode2_2\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode2_1\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode2_0\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode1_2\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode1_1\
	\Engine_PWM_Front:PWMUDB:ctrl_cmpmode1_0\
	\Engine_PWM_Front:PWMUDB:capt_rising\
	\Engine_PWM_Front:PWMUDB:capt_falling\
	\Engine_PWM_Front:PWMUDB:trig_rise\
	\Engine_PWM_Front:PWMUDB:trig_fall\
	\Engine_PWM_Front:PWMUDB:sc_kill\
	\Engine_PWM_Front:PWMUDB:min_kill\
	\Engine_PWM_Front:PWMUDB:km_tc\
	\Engine_PWM_Front:PWMUDB:db_tc\
	\Engine_PWM_Front:PWMUDB:dith_sel\
	\Engine_PWM_Front:Net_101\
	\Engine_PWM_Front:Net_96\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_31\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_30\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_29\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_28\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_27\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_26\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_25\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_24\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_23\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_22\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_21\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_20\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_19\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_18\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_17\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_16\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_15\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_14\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_13\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_12\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_11\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_10\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_9\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_8\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_7\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_6\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_5\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_4\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_3\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_2\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_1\
	\Engine_PWM_Front:PWMUDB:MODULE_6:b_0\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_31\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_30\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_29\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_28\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_27\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_26\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_25\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_24\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_31\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_30\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_29\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_28\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_27\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_26\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_25\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_24\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_23\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_22\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_21\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_20\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_19\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_18\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_17\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_16\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_15\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_14\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_13\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_12\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_11\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_10\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_9\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_8\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_7\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_6\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_5\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_4\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_3\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_2\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_1\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:b_0\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_31\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_30\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_29\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_28\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_27\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_26\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_25\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_24\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_23\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_22\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_21\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_20\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_19\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_18\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_17\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_16\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_15\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_14\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_13\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_12\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_11\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_10\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_9\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_8\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_7\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_6\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_5\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_4\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_3\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_2\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_691
	Net_687
	Net_693
	\Engine_PWM_Front:Net_113\
	\Engine_PWM_Front:Net_107\
	\Engine_PWM_Front:Net_114\
	\Engine_PWM_Rear:PWMUDB:km_run\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode2_2\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode2_1\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode2_0\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode1_2\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode1_1\
	\Engine_PWM_Rear:PWMUDB:ctrl_cmpmode1_0\
	\Engine_PWM_Rear:PWMUDB:capt_rising\
	\Engine_PWM_Rear:PWMUDB:capt_falling\
	\Engine_PWM_Rear:PWMUDB:trig_rise\
	\Engine_PWM_Rear:PWMUDB:trig_fall\
	\Engine_PWM_Rear:PWMUDB:sc_kill\
	\Engine_PWM_Rear:PWMUDB:min_kill\
	\Engine_PWM_Rear:PWMUDB:km_tc\
	\Engine_PWM_Rear:PWMUDB:db_tc\
	\Engine_PWM_Rear:PWMUDB:dith_sel\
	\Engine_PWM_Rear:Net_101\
	\Engine_PWM_Rear:Net_96\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_31\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_30\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_29\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_28\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_27\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_26\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_25\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_24\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_23\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_22\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_21\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_20\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_19\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_18\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_17\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_16\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_15\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_14\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_13\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_12\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_11\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_10\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_9\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_8\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_7\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_6\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_5\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_4\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_3\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_2\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_1\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:b_0\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_31\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_30\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_29\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_28\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_27\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_26\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_25\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_24\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_31\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_30\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_29\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_28\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_27\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_26\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_25\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_24\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_23\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_22\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_21\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_20\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_19\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_18\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_17\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_16\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_15\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_14\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_13\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_12\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_11\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_10\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_9\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_8\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_7\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_6\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_5\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_4\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_3\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_2\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_1\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:b_0\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_31\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_30\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_29\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_28\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_27\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_26\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_25\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_24\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_23\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_22\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_21\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_20\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_19\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_18\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_17\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_16\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_15\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_14\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_13\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_12\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_11\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_10\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_9\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_8\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_7\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_6\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_5\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_4\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_3\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_2\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_64
	Net_60
	Net_68
	\Engine_PWM_Rear:Net_113\
	\Engine_PWM_Rear:Net_107\
	\Engine_PWM_Rear:Net_114\
	Net_705
	Net_706
	Net_80
	Net_81
	Net_82
	Net_83
	Net_717
	Net_718
	Net_91
	Net_92
	Net_93
	Net_94
	\QuadDec_FR:Net_1129\
	\QuadDec_FR:Cnt16:Net_82\
	\QuadDec_FR:Cnt16:Net_95\
	\QuadDec_FR:Cnt16:Net_91\
	\QuadDec_FR:Cnt16:Net_102\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_FL:Net_1129\
	\QuadDec_FL:Cnt16:Net_82\
	\QuadDec_FL:Cnt16:Net_95\
	\QuadDec_FL:Cnt16:Net_91\
	\QuadDec_FL:Cnt16:Net_102\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_RR:Net_1129\
	\QuadDec_RR:Cnt16:Net_82\
	\QuadDec_RR:Cnt16:Net_95\
	\QuadDec_RR:Cnt16:Net_91\
	\QuadDec_RR:Cnt16:Net_102\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_RL:Net_1129\
	\QuadDec_RL:Cnt16:Net_82\
	\QuadDec_RL:Cnt16:Net_95\
	\QuadDec_RL:Cnt16:Net_91\
	\QuadDec_RL:Cnt16:Net_102\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_698
	Net_699
	Net_700
	Net_701
	Net_702
	Net_703
	Net_710
	Net_711
	Net_712
	Net_713
	Net_714
	Net_715
	\XBee:BUART:reset_sr\
	\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_722
	\XBee:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_12:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_12:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_12:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_12:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_12:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_12:lt\
	\XBee:BUART:sRX:MODULE_12:eq\
	\XBee:BUART:sRX:MODULE_12:gt\
	\XBee:BUART:sRX:MODULE_12:gte\
	\XBee:BUART:sRX:MODULE_12:lte\

    Synthesized names
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 373 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalParityType_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalParityType_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing zero to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_status_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__URT_LOG_Rx_net_0 to one
Aliasing tmpOE__UART_LOG_Tx_net_0 to one
Aliasing \Engine_PWM_Front:PWMUDB:hwCapture\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:trig_out\ to one
Aliasing \Engine_PWM_Front:PWMUDB:runmode_enable\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:runmode_enable\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:min_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:min_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:final_kill\ to one
Aliasing \Engine_PWM_Front:PWMUDB:dith_count_1\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:dith_count_1\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:dith_count_0\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:dith_count_0\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:reset\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:cmp1_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:cmp1_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:cmp2_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:cmp2_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:final_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:final_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:cs_addr_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:pwm_temp\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Engine_PWM_Rear:PWMUDB:hwCapture\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:trig_out\ to one
Aliasing \Engine_PWM_Rear:PWMUDB:runmode_enable\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:runmode_enable\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:min_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:min_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:final_kill\ to one
Aliasing \Engine_PWM_Rear:PWMUDB:dith_count_1\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:dith_count_1\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:dith_count_0\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:dith_count_0\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:reset\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:final_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:final_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:cs_addr_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:pwm_temp\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Engine_PWM_RR_net_0 to one
Aliasing tmpOE__Engine_PWM_RL_net_0 to one
Aliasing tmpOE__Engine_PWM_FR_net_0 to one
Aliasing tmpOE__Engine_PWM_FL_net_0 to one
Aliasing tmpOE__Engine_Mode_FR_1_net_0 to one
Aliasing \Engine_Mode_FR:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_FR:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__Engine_Mode_FR_2_net_0 to one
Aliasing tmpOE__Engine_Mode_FL_1_net_0 to one
Aliasing tmpOE__Engine_Mode_FL_2_net_0 to one
Aliasing tmpOE__Engine_Mode_RR_1_net_0 to one
Aliasing \Engine_Mode_RR:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RR:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__Engine_Mode_RR_2_net_0 to one
Aliasing tmpOE__Engine_Mode_RL_1_net_0 to one
Aliasing tmpOE__Engine_Mode_RL_2_net_0 to one
Aliasing \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:underflow\ to \QuadDec_FR:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:tc_i\ to \QuadDec_FR:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_FR:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_FR_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_FR_B_net_0 to one
Aliasing \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:underflow\ to \QuadDec_FL:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:tc_i\ to \QuadDec_FL:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_FL:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_FL_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_FL_B_net_0 to one
Aliasing \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:underflow\ to \QuadDec_RR:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:tc_i\ to \QuadDec_RR:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_RR:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_RR_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RR_B_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RL_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RL_B_net_0 to one
Aliasing \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:underflow\ to \QuadDec_RL:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:tc_i\ to \QuadDec_RL:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_RL:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Net_1229\ to one
Aliasing \Engine_Mode_FL:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_FL:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RL:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RL:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_hd_send_break\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:HalfDuplexSend\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_ctrl_mark\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN8_1\ to \XBee:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN8_0\ to \XBee:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN9_1\ to \XBee:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN9_0\ to \XBee:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_status_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__XBee_Rx_net_0 to one
Aliasing tmpOE__XBee_Tx_net_0 to one
Aliasing \UART_LOG:BUART:reset_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Engine_PWM_Front:PWMUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:trig_last\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Engine_PWM_Front:PWMUDB:tc_i_reg\\D\ to \Engine_PWM_Front:PWMUDB:status_2\
Aliasing \Engine_PWM_Rear:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Engine_PWM_Rear:PWMUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:trig_last\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Engine_PWM_Rear:PWMUDB:tc_i_reg\\D\ to \Engine_PWM_Rear:PWMUDB:status_2\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_FR:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_FL:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_RR:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_RL:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \XBee:BUART:reset_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_break_status\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Removing Rhs of wire Net_13[1] = \UART_LOG:BUART:tx_interrupt_out\[21]
Removing Lhs of wire \UART_LOG:Net_61\[4] = \UART_LOG:Net_9\[3]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[10] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[11] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[12] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[13] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[14] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[15] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[16] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[27] = \UART_LOG:BUART:tx_bitclk_dp\[64]
Removing Rhs of wire zero[28] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[74] = \UART_LOG:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[75] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[76] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[77] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[79] = \UART_LOG:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[81] = \UART_LOG:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[141] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[149] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[151] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[152] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[153] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = MODIN1_1[155]
Removing Rhs of wire MODIN1_1[155] = \UART_LOG:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = MODIN1_0[157]
Removing Rhs of wire MODIN1_0[157] = \UART_LOG:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = MODIN1_1[155]
Removing Lhs of wire MODIN2_1[166] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = MODIN1_0[157]
Removing Lhs of wire MODIN2_0[168] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = MODIN1_1[155]
Removing Lhs of wire MODIN3_1[180] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = MODIN1_0[157]
Removing Lhs of wire MODIN3_0[182] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[195] = zero[28]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[196] = \UART_LOG:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[198] = \UART_LOG:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[209] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[213] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = MODIN4_6[218]
Removing Rhs of wire MODIN4_6[218] = \UART_LOG:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = MODIN4_5[220]
Removing Rhs of wire MODIN4_5[220] = \UART_LOG:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = MODIN4_4[222]
Removing Rhs of wire MODIN4_4[222] = \UART_LOG:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = MODIN4_3[224]
Removing Rhs of wire MODIN4_3[224] = \UART_LOG:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = MODIN4_6[218]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = MODIN4_5[220]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = MODIN4_4[222]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = MODIN4_3[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__URT_LOG_Rx_net_0[291] = one[6]
Removing Lhs of wire tmpOE__UART_LOG_Tx_net_0[296] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:ctrl_enable\[315] = \Engine_PWM_Front:PWMUDB:control_7\[307]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:hwCapture\[325] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:hwEnable\[326] = \Engine_PWM_Front:PWMUDB:control_7\[307]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:trig_out\[330] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:runmode_enable\\R\[332] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:runmode_enable\\S\[333] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_enable\[334] = \Engine_PWM_Front:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\R\[338] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\S\[339] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:min_kill_reg\\R\[340] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:min_kill_reg\\S\[341] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_kill\[344] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_1\[348] = \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_1\[637]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:add_vi_vv_MODGEN_6_0\[350] = \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_0\[638]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:dith_count_1\\R\[351] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:dith_count_1\\S\[352] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:dith_count_0\\R\[353] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:dith_count_0\\S\[354] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:reset\[357] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:status_6\[358] = zero[28]
Removing Rhs of wire \Engine_PWM_Front:PWMUDB:status_5\[359] = \Engine_PWM_Front:PWMUDB:final_kill_reg\[374]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:status_4\[360] = zero[28]
Removing Rhs of wire \Engine_PWM_Front:PWMUDB:status_3\[361] = \Engine_PWM_Front:PWMUDB:fifo_full\[381]
Removing Rhs of wire \Engine_PWM_Front:PWMUDB:status_1\[363] = \Engine_PWM_Front:PWMUDB:cmp2_status_reg\[373]
Removing Rhs of wire \Engine_PWM_Front:PWMUDB:status_0\[364] = \Engine_PWM_Front:PWMUDB:cmp1_status_reg\[372]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp1_status_reg\\R\[375] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp1_status_reg\\S\[376] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp2_status_reg\\R\[377] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp2_status_reg\\S\[378] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_kill_reg\\R\[379] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_kill_reg\\S\[380] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cs_addr_2\[382] = \Engine_PWM_Front:PWMUDB:tc_i\[336]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cs_addr_1\[383] = \Engine_PWM_Front:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cs_addr_0\[384] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:compare1\[465] = \Engine_PWM_Front:PWMUDB:cmp1_less\[436]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:compare2\[466] = \Engine_PWM_Front:PWMUDB:cmp2_less\[439]
Removing Rhs of wire Net_36[476] = \Engine_PWM_Front:PWMUDB:pwm1_i_reg\[469]
Removing Rhs of wire Net_142[477] = \Engine_PWM_Front:PWMUDB:pwm2_i_reg\[471]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:pwm_temp\[478] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_23\[519] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_22\[520] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_21\[521] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_20\[522] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_19\[523] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_18\[524] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_17\[525] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_16\[526] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_15\[527] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_14\[528] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_13\[529] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_12\[530] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_11\[531] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_10\[532] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_9\[533] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_8\[534] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_7\[535] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_6\[536] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_5\[537] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_4\[538] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_3\[539] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_2\[540] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_1\[541] = \Engine_PWM_Front:PWMUDB:MODIN5_1\[542]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODIN5_1\[542] = \Engine_PWM_Front:PWMUDB:dith_count_1\[347]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:a_0\[543] = \Engine_PWM_Front:PWMUDB:MODIN5_0\[544]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODIN5_0\[544] = \Engine_PWM_Front:PWMUDB:dith_count_0\[349]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[676] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[677] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:ctrl_enable\[697] = \Engine_PWM_Rear:PWMUDB:control_7\[689]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:hwCapture\[707] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:hwEnable\[708] = \Engine_PWM_Rear:PWMUDB:control_7\[689]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:trig_out\[712] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:runmode_enable\\R\[714] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:runmode_enable\\S\[715] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_enable\[716] = \Engine_PWM_Rear:PWMUDB:runmode_enable\[713]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\R\[720] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\S\[721] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:min_kill_reg\\R\[722] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:min_kill_reg\\S\[723] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_kill\[726] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_1\[730] = \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_1\[1019]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:add_vi_vv_MODGEN_7_0\[732] = \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_0\[1020]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:dith_count_1\\R\[733] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:dith_count_1\\S\[734] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:dith_count_0\\R\[735] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:dith_count_0\\S\[736] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:reset\[739] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:status_6\[740] = zero[28]
Removing Rhs of wire \Engine_PWM_Rear:PWMUDB:status_5\[741] = \Engine_PWM_Rear:PWMUDB:final_kill_reg\[756]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:status_4\[742] = zero[28]
Removing Rhs of wire \Engine_PWM_Rear:PWMUDB:status_3\[743] = \Engine_PWM_Rear:PWMUDB:fifo_full\[763]
Removing Rhs of wire \Engine_PWM_Rear:PWMUDB:status_1\[745] = \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\[755]
Removing Rhs of wire \Engine_PWM_Rear:PWMUDB:status_0\[746] = \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\[754]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\\R\[757] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\\S\[758] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\\R\[759] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\\S\[760] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_kill_reg\\R\[761] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_kill_reg\\S\[762] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cs_addr_2\[764] = \Engine_PWM_Rear:PWMUDB:tc_i\[718]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cs_addr_1\[765] = \Engine_PWM_Rear:PWMUDB:runmode_enable\[713]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cs_addr_0\[766] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:compare1\[847] = \Engine_PWM_Rear:PWMUDB:cmp1_less\[818]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:compare2\[848] = \Engine_PWM_Rear:PWMUDB:cmp2_less\[821]
Removing Rhs of wire Net_65[858] = \Engine_PWM_Rear:PWMUDB:pwm1_i_reg\[851]
Removing Rhs of wire Net_66[859] = \Engine_PWM_Rear:PWMUDB:pwm2_i_reg\[853]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:pwm_temp\[860] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_23\[901] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_22\[902] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_21\[903] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_20\[904] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_19\[905] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_18\[906] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_17\[907] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_16\[908] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_15\[909] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_14\[910] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_13\[911] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_12\[912] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_11\[913] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_10\[914] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_9\[915] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_8\[916] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_7\[917] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_6\[918] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_5\[919] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_4\[920] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_3\[921] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_2\[922] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_1\[923] = \Engine_PWM_Rear:PWMUDB:MODIN6_1\[924]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODIN6_1\[924] = \Engine_PWM_Rear:PWMUDB:dith_count_1\[729]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:a_0\[925] = \Engine_PWM_Rear:PWMUDB:MODIN6_0\[926]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODIN6_0\[926] = \Engine_PWM_Rear:PWMUDB:dith_count_0\[731]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1058] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1059] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_RR_net_0[1067] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_RL_net_0[1073] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_FR_net_0[1079] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_FL_net_0[1085] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_FR_1_net_0[1092] = one[6]
Removing Rhs of wire Net_79[1093] = \Engine_Mode_FR:control_out_0\[1100]
Removing Rhs of wire Net_79[1093] = \Engine_Mode_FR:control_0\[1123]
Removing Lhs of wire \Engine_Mode_FR:clk\[1098] = zero[28]
Removing Lhs of wire \Engine_Mode_FR:rst\[1099] = zero[28]
Removing Rhs of wire Net_76[1101] = \Engine_Mode_FR:control_out_1\[1102]
Removing Rhs of wire Net_76[1101] = \Engine_Mode_FR:control_1\[1122]
Removing Lhs of wire tmpOE__Engine_Mode_FR_2_net_0[1125] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_FL_1_net_0[1131] = one[6]
Removing Rhs of wire Net_77[1132] = \Engine_Mode_FL:control_out_0\[1963]
Removing Rhs of wire Net_77[1132] = \Engine_Mode_FL:control_0\[1985]
Removing Lhs of wire tmpOE__Engine_Mode_FL_2_net_0[1138] = one[6]
Removing Rhs of wire Net_78[1139] = \Engine_Mode_FL:control_out_1\[1964]
Removing Rhs of wire Net_78[1139] = \Engine_Mode_FL:control_1\[1984]
Removing Lhs of wire tmpOE__Engine_Mode_RR_1_net_0[1145] = one[6]
Removing Rhs of wire Net_86[1146] = \Engine_Mode_RR:control_out_0\[1153]
Removing Rhs of wire Net_86[1146] = \Engine_Mode_RR:control_0\[1176]
Removing Lhs of wire \Engine_Mode_RR:clk\[1151] = zero[28]
Removing Lhs of wire \Engine_Mode_RR:rst\[1152] = zero[28]
Removing Rhs of wire Net_88[1154] = \Engine_Mode_RR:control_out_1\[1155]
Removing Rhs of wire Net_88[1154] = \Engine_Mode_RR:control_1\[1175]
Removing Lhs of wire tmpOE__Engine_Mode_RR_2_net_0[1178] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_RL_1_net_0[1184] = one[6]
Removing Rhs of wire Net_89[1185] = \Engine_Mode_RL:control_out_0\[1988]
Removing Rhs of wire Net_89[1185] = \Engine_Mode_RL:control_0\[2010]
Removing Lhs of wire tmpOE__Engine_Mode_RL_2_net_0[1191] = one[6]
Removing Rhs of wire Net_90[1192] = \Engine_Mode_RL:control_out_1\[1989]
Removing Rhs of wire Net_90[1192] = \Engine_Mode_RL:control_1\[2009]
Removing Rhs of wire \QuadDec_FR:Net_1275\[1201] = \QuadDec_FR:Cnt16:Net_49\[1202]
Removing Rhs of wire \QuadDec_FR:Net_1275\[1201] = \QuadDec_FR:Cnt16:CounterUDB:tc_reg_i\[1258]
Removing Lhs of wire \QuadDec_FR:Cnt16:Net_89\[1204] = \QuadDec_FR:Net_1251\[1205]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_1\[1214] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_0\[1215] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_enable\[1227] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[1219]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:capt_rising\[1229] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:capt_falling\[1230] = \QuadDec_FR:Cnt16:CounterUDB:prevCapture\[1228]
Removing Rhs of wire \QuadDec_FR:Net_1260\[1234] = \QuadDec_FR:bQuadDec:state_2\[1358]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:final_enable\[1236] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[1219]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:counter_enable\[1237] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[1219]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_0\[1238] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_status\[1239]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_1\[1240] = \QuadDec_FR:Cnt16:CounterUDB:per_zero\[1241]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_2\[1242] = \QuadDec_FR:Cnt16:CounterUDB:overflow_status\[1243]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_3\[1244] = \QuadDec_FR:Cnt16:CounterUDB:underflow_status\[1245]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_4\[1246] = \QuadDec_FR:Cnt16:CounterUDB:hwCapture\[1232]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_5\[1247] = \QuadDec_FR:Cnt16:CounterUDB:fifo_full\[1248]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_6\[1249] = \QuadDec_FR:Cnt16:CounterUDB:fifo_nempty\[1250]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:overflow\[1252] = \QuadDec_FR:Cnt16:CounterUDB:per_FF\[1253]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:underflow\[1254] = \QuadDec_FR:Cnt16:CounterUDB:status_1\[1240]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:tc_i\[1257] = \QuadDec_FR:Cnt16:CounterUDB:reload_tc\[1235]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[1259] = \QuadDec_FR:Cnt16:CounterUDB:cmp_equal\[1260]
Removing Rhs of wire \QuadDec_FR:Net_1264\[1263] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\[1262]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:dp_dir\[1267] = \QuadDec_FR:Net_1251\[1205]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_2\[1268] = \QuadDec_FR:Net_1251\[1205]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_1\[1269] = \QuadDec_FR:Cnt16:CounterUDB:count_enable\[1266]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_0\[1270] = \QuadDec_FR:Cnt16:CounterUDB:reload\[1233]
Removing Lhs of wire \QuadDec_FR:Net_1290\[1347] = \QuadDec_FR:Net_1275\[1201]
Removing Lhs of wire \QuadDec_FR:bQuadDec:index_filt\[1356] = \QuadDec_FR:Net_1232\[1357]
Removing Lhs of wire \QuadDec_FR:Net_1232\[1357] = one[6]
Removing Rhs of wire \QuadDec_FR:bQuadDec:error\[1359] = \QuadDec_FR:bQuadDec:state_3\[1360]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_0\[1363] = \QuadDec_FR:Net_530\[1364]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_1\[1365] = \QuadDec_FR:Net_611\[1366]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_2\[1367] = \QuadDec_FR:Net_1260\[1234]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_3\[1368] = \QuadDec_FR:bQuadDec:error\[1359]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_4\[1369] = zero[28]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_5\[1370] = zero[28]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_6\[1371] = zero[28]
Removing Lhs of wire \QuadDec_FR:Net_1229\[1375] = one[6]
Removing Lhs of wire \QuadDec_FR:Net_1272\[1376] = \QuadDec_FR:Net_1264\[1263]
Removing Lhs of wire tmpOE__Engine_QuadDec_FR_A_net_0[1379] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_FR_B_net_0[1384] = one[6]
Removing Rhs of wire \QuadDec_FL:Net_1275\[1392] = \QuadDec_FL:Cnt16:Net_49\[1393]
Removing Rhs of wire \QuadDec_FL:Net_1275\[1392] = \QuadDec_FL:Cnt16:CounterUDB:tc_reg_i\[1449]
Removing Lhs of wire \QuadDec_FL:Cnt16:Net_89\[1395] = \QuadDec_FL:Net_1251\[1396]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_1\[1405] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_0\[1406] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_enable\[1418] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[1410]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:capt_rising\[1420] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:capt_falling\[1421] = \QuadDec_FL:Cnt16:CounterUDB:prevCapture\[1419]
Removing Rhs of wire \QuadDec_FL:Net_1260\[1425] = \QuadDec_FL:bQuadDec:state_2\[1549]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:final_enable\[1427] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[1410]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:counter_enable\[1428] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[1410]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_0\[1429] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_status\[1430]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_1\[1431] = \QuadDec_FL:Cnt16:CounterUDB:per_zero\[1432]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_2\[1433] = \QuadDec_FL:Cnt16:CounterUDB:overflow_status\[1434]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_3\[1435] = \QuadDec_FL:Cnt16:CounterUDB:underflow_status\[1436]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_4\[1437] = \QuadDec_FL:Cnt16:CounterUDB:hwCapture\[1423]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_5\[1438] = \QuadDec_FL:Cnt16:CounterUDB:fifo_full\[1439]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_6\[1440] = \QuadDec_FL:Cnt16:CounterUDB:fifo_nempty\[1441]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:overflow\[1443] = \QuadDec_FL:Cnt16:CounterUDB:per_FF\[1444]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:underflow\[1445] = \QuadDec_FL:Cnt16:CounterUDB:status_1\[1431]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:tc_i\[1448] = \QuadDec_FL:Cnt16:CounterUDB:reload_tc\[1426]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[1450] = \QuadDec_FL:Cnt16:CounterUDB:cmp_equal\[1451]
Removing Rhs of wire \QuadDec_FL:Net_1264\[1454] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\[1453]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:dp_dir\[1458] = \QuadDec_FL:Net_1251\[1396]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_2\[1459] = \QuadDec_FL:Net_1251\[1396]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_1\[1460] = \QuadDec_FL:Cnt16:CounterUDB:count_enable\[1457]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_0\[1461] = \QuadDec_FL:Cnt16:CounterUDB:reload\[1424]
Removing Lhs of wire \QuadDec_FL:Net_1290\[1538] = \QuadDec_FL:Net_1275\[1392]
Removing Lhs of wire \QuadDec_FL:bQuadDec:index_filt\[1547] = \QuadDec_FL:Net_1232\[1548]
Removing Lhs of wire \QuadDec_FL:Net_1232\[1548] = one[6]
Removing Rhs of wire \QuadDec_FL:bQuadDec:error\[1550] = \QuadDec_FL:bQuadDec:state_3\[1551]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_0\[1554] = \QuadDec_FL:Net_530\[1555]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_1\[1556] = \QuadDec_FL:Net_611\[1557]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_2\[1558] = \QuadDec_FL:Net_1260\[1425]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_3\[1559] = \QuadDec_FL:bQuadDec:error\[1550]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_4\[1560] = zero[28]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_5\[1561] = zero[28]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_6\[1562] = zero[28]
Removing Lhs of wire \QuadDec_FL:Net_1229\[1566] = one[6]
Removing Lhs of wire \QuadDec_FL:Net_1272\[1567] = \QuadDec_FL:Net_1264\[1454]
Removing Lhs of wire tmpOE__Engine_QuadDec_FL_A_net_0[1570] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_FL_B_net_0[1575] = one[6]
Removing Rhs of wire \QuadDec_RR:Net_1275\[1583] = \QuadDec_RR:Cnt16:Net_49\[1584]
Removing Rhs of wire \QuadDec_RR:Net_1275\[1583] = \QuadDec_RR:Cnt16:CounterUDB:tc_reg_i\[1640]
Removing Lhs of wire \QuadDec_RR:Cnt16:Net_89\[1586] = \QuadDec_RR:Net_1251\[1587]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_1\[1596] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_0\[1597] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_enable\[1609] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[1601]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:capt_rising\[1611] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:capt_falling\[1612] = \QuadDec_RR:Cnt16:CounterUDB:prevCapture\[1610]
Removing Rhs of wire \QuadDec_RR:Net_1260\[1616] = \QuadDec_RR:bQuadDec:state_2\[1740]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:final_enable\[1618] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[1601]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:counter_enable\[1619] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[1601]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_0\[1620] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_status\[1621]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_1\[1622] = \QuadDec_RR:Cnt16:CounterUDB:per_zero\[1623]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_2\[1624] = \QuadDec_RR:Cnt16:CounterUDB:overflow_status\[1625]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_3\[1626] = \QuadDec_RR:Cnt16:CounterUDB:underflow_status\[1627]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_4\[1628] = \QuadDec_RR:Cnt16:CounterUDB:hwCapture\[1614]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_5\[1629] = \QuadDec_RR:Cnt16:CounterUDB:fifo_full\[1630]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_6\[1631] = \QuadDec_RR:Cnt16:CounterUDB:fifo_nempty\[1632]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:overflow\[1634] = \QuadDec_RR:Cnt16:CounterUDB:per_FF\[1635]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:underflow\[1636] = \QuadDec_RR:Cnt16:CounterUDB:status_1\[1622]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:tc_i\[1639] = \QuadDec_RR:Cnt16:CounterUDB:reload_tc\[1617]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[1641] = \QuadDec_RR:Cnt16:CounterUDB:cmp_equal\[1642]
Removing Rhs of wire \QuadDec_RR:Net_1264\[1645] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\[1644]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:dp_dir\[1649] = \QuadDec_RR:Net_1251\[1587]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_2\[1650] = \QuadDec_RR:Net_1251\[1587]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_1\[1651] = \QuadDec_RR:Cnt16:CounterUDB:count_enable\[1648]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_0\[1652] = \QuadDec_RR:Cnt16:CounterUDB:reload\[1615]
Removing Lhs of wire \QuadDec_RR:Net_1290\[1729] = \QuadDec_RR:Net_1275\[1583]
Removing Lhs of wire \QuadDec_RR:bQuadDec:index_filt\[1738] = \QuadDec_RR:Net_1232\[1739]
Removing Lhs of wire \QuadDec_RR:Net_1232\[1739] = one[6]
Removing Rhs of wire \QuadDec_RR:bQuadDec:error\[1741] = \QuadDec_RR:bQuadDec:state_3\[1742]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_0\[1745] = \QuadDec_RR:Net_530\[1746]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_1\[1747] = \QuadDec_RR:Net_611\[1748]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_2\[1749] = \QuadDec_RR:Net_1260\[1616]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_3\[1750] = \QuadDec_RR:bQuadDec:error\[1741]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_4\[1751] = zero[28]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_5\[1752] = zero[28]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_6\[1753] = zero[28]
Removing Lhs of wire \QuadDec_RR:Net_1229\[1757] = one[6]
Removing Lhs of wire \QuadDec_RR:Net_1272\[1758] = \QuadDec_RR:Net_1264\[1645]
Removing Lhs of wire tmpOE__Engine_QuadDec_RR_A_net_0[1761] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RR_B_net_0[1766] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RL_A_net_0[1771] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RL_B_net_0[1777] = one[6]
Removing Rhs of wire \QuadDec_RL:Net_1275\[1786] = \QuadDec_RL:Cnt16:Net_49\[1787]
Removing Rhs of wire \QuadDec_RL:Net_1275\[1786] = \QuadDec_RL:Cnt16:CounterUDB:tc_reg_i\[1843]
Removing Lhs of wire \QuadDec_RL:Cnt16:Net_89\[1789] = \QuadDec_RL:Net_1251\[1790]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_1\[1799] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_0\[1800] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_enable\[1812] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1804]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:capt_rising\[1814] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:capt_falling\[1815] = \QuadDec_RL:Cnt16:CounterUDB:prevCapture\[1813]
Removing Rhs of wire \QuadDec_RL:Net_1260\[1819] = \QuadDec_RL:bQuadDec:state_2\[1941]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:final_enable\[1821] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1804]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:counter_enable\[1822] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1804]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_0\[1823] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_status\[1824]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_1\[1825] = \QuadDec_RL:Cnt16:CounterUDB:per_zero\[1826]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_2\[1827] = \QuadDec_RL:Cnt16:CounterUDB:overflow_status\[1828]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_3\[1829] = \QuadDec_RL:Cnt16:CounterUDB:underflow_status\[1830]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_4\[1831] = \QuadDec_RL:Cnt16:CounterUDB:hwCapture\[1817]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_5\[1832] = \QuadDec_RL:Cnt16:CounterUDB:fifo_full\[1833]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_6\[1834] = \QuadDec_RL:Cnt16:CounterUDB:fifo_nempty\[1835]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:overflow\[1837] = \QuadDec_RL:Cnt16:CounterUDB:per_FF\[1838]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:underflow\[1839] = \QuadDec_RL:Cnt16:CounterUDB:status_1\[1825]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:tc_i\[1842] = \QuadDec_RL:Cnt16:CounterUDB:reload_tc\[1820]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1844] = \QuadDec_RL:Cnt16:CounterUDB:cmp_equal\[1845]
Removing Rhs of wire \QuadDec_RL:Net_1264\[1848] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\[1847]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:dp_dir\[1852] = \QuadDec_RL:Net_1251\[1790]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_2\[1853] = \QuadDec_RL:Net_1251\[1790]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_1\[1854] = \QuadDec_RL:Cnt16:CounterUDB:count_enable\[1851]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_0\[1855] = \QuadDec_RL:Cnt16:CounterUDB:reload\[1818]
Removing Lhs of wire \QuadDec_RL:Net_1290\[1932] = \QuadDec_RL:Net_1275\[1786]
Removing Lhs of wire \QuadDec_RL:bQuadDec:index_filt\[1939] = \QuadDec_RL:Net_1232\[1940]
Removing Lhs of wire \QuadDec_RL:Net_1232\[1940] = one[6]
Removing Rhs of wire \QuadDec_RL:bQuadDec:error\[1942] = \QuadDec_RL:bQuadDec:state_3\[1943]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_0\[1946] = \QuadDec_RL:Net_530\[1947]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_1\[1948] = \QuadDec_RL:Net_611\[1949]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_2\[1950] = \QuadDec_RL:Net_1260\[1819]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_3\[1951] = \QuadDec_RL:bQuadDec:error\[1942]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_4\[1952] = zero[28]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_5\[1953] = zero[28]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_6\[1954] = zero[28]
Removing Lhs of wire \QuadDec_RL:Net_1229\[1958] = one[6]
Removing Lhs of wire \QuadDec_RL:Net_1272\[1959] = \QuadDec_RL:Net_1264\[1848]
Removing Lhs of wire \Engine_Mode_FL:clk\[1961] = zero[28]
Removing Lhs of wire \Engine_Mode_FL:rst\[1962] = zero[28]
Removing Lhs of wire \Engine_Mode_RL:clk\[1986] = zero[28]
Removing Lhs of wire \Engine_Mode_RL:rst\[1987] = zero[28]
Removing Rhs of wire Net_731[2012] = \XBee:BUART:tx_interrupt_out\[2031]
Removing Lhs of wire \XBee:Net_61\[2015] = \XBee:Net_9\[2014]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[2019] = zero[28]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[2020] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[2021] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[2022] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[2023] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[2024] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[2025] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[2026] = zero[28]
Removing Rhs of wire Net_732[2032] = \XBee:BUART:rx_interrupt_out\[2033]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[2037] = \XBee:BUART:tx_bitclk_dp\[2073]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[2083] = \XBee:BUART:tx_counter_dp\[2074]
Removing Lhs of wire \XBee:BUART:tx_status_6\[2084] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_5\[2085] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_4\[2086] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_1\[2088] = \XBee:BUART:tx_fifo_empty\[2051]
Removing Lhs of wire \XBee:BUART:tx_status_3\[2090] = \XBee:BUART:tx_fifo_notfull\[2050]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[2150] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[2158] = \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[2169]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[2160] = \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[2170]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[2161] = \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[2186]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[2162] = \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[2200]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[2163] = \XBee:BUART:sRX:s23Poll:MODIN7_1\[2164]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_1\[2164] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[2165] = \XBee:BUART:sRX:s23Poll:MODIN7_0\[2166]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_0\[2166] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2172] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2173] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[2174] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN8_1\[2175] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[2176] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN8_0\[2177] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[2178] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[2179] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[2180] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[2181] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[2182] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[2183] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[2188] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN9_1\[2189] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[2190] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN9_0\[2191] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[2192] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[2193] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[2194] = \XBee:BUART:pollcount_1\[2156]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[2195] = \XBee:BUART:pollcount_0\[2159]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[2196] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[2197] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_status_1\[2204] = zero[28]
Removing Rhs of wire \XBee:BUART:rx_status_2\[2205] = \XBee:BUART:rx_parity_error_status\[2206]
Removing Rhs of wire \XBee:BUART:rx_status_3\[2207] = \XBee:BUART:rx_stop_bit_error\[2208]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_11\[2218] = \XBee:BUART:sRX:MODULE_11:g2:a0:lta_0\[2267]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_12\[2222] = \XBee:BUART:sRX:MODULE_12:g1:a0:xneq\[2289]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_6\[2223] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_5\[2224] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_4\[2225] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_3\[2226] = \XBee:BUART:sRX:MODIN10_6\[2227]
Removing Lhs of wire \XBee:BUART:sRX:MODIN10_6\[2227] = \XBee:BUART:rx_count_6\[2145]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_2\[2228] = \XBee:BUART:sRX:MODIN10_5\[2229]
Removing Lhs of wire \XBee:BUART:sRX:MODIN10_5\[2229] = \XBee:BUART:rx_count_5\[2146]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_1\[2230] = \XBee:BUART:sRX:MODIN10_4\[2231]
Removing Lhs of wire \XBee:BUART:sRX:MODIN10_4\[2231] = \XBee:BUART:rx_count_4\[2147]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newa_0\[2232] = \XBee:BUART:sRX:MODIN10_3\[2233]
Removing Lhs of wire \XBee:BUART:sRX:MODIN10_3\[2233] = \XBee:BUART:rx_count_3\[2148]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_6\[2234] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_5\[2235] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_4\[2236] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_3\[2237] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_2\[2238] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_1\[2239] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:newb_0\[2240] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_6\[2241] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_5\[2242] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_4\[2243] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_3\[2244] = \XBee:BUART:rx_count_6\[2145]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_2\[2245] = \XBee:BUART:rx_count_5\[2146]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_1\[2246] = \XBee:BUART:rx_count_4\[2147]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:dataa_0\[2247] = \XBee:BUART:rx_count_3\[2148]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_6\[2248] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_5\[2249] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_4\[2250] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_3\[2251] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_2\[2252] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_1\[2253] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_11:g2:a0:datab_0\[2254] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:newa_0\[2269] = \XBee:BUART:rx_postpoll\[2104]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:newb_0\[2270] = \XBee:BUART:rx_parity_bit\[2221]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:dataa_0\[2271] = \XBee:BUART:rx_postpoll\[2104]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:datab_0\[2272] = \XBee:BUART:rx_parity_bit\[2221]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[2273] = \XBee:BUART:rx_postpoll\[2104]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[2274] = \XBee:BUART:rx_parity_bit\[2221]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[2276] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[2277] = \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[2275]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[2278] = \XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[2275]
Removing Lhs of wire tmpOE__XBee_Rx_net_0[2300] = one[6]
Removing Lhs of wire tmpOE__XBee_Tx_net_0[2305] = one[6]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2311] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2326] = \UART_LOG:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2335] = \UART_LOG:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2336] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:min_kill_reg\\D\[2340] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:prevCapture\\D\[2341] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:trig_last\\D\[2342] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:ltch_kill_reg\\D\[2345] = one[6]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:prevCompare1\\D\[2348] = \Engine_PWM_Front:PWMUDB:cmp1\[367]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:prevCompare2\\D\[2349] = \Engine_PWM_Front:PWMUDB:cmp2\[370]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp1_status_reg\\D\[2350] = \Engine_PWM_Front:PWMUDB:cmp1_status\[368]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:cmp2_status_reg\\D\[2351] = \Engine_PWM_Front:PWMUDB:cmp2_status\[371]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:pwm_i_reg\\D\[2353] = \Engine_PWM_Front:PWMUDB:pwm_i\[468]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:pwm1_i_reg\\D\[2354] = \Engine_PWM_Front:PWMUDB:pwm1_i\[470]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:pwm2_i_reg\\D\[2355] = \Engine_PWM_Front:PWMUDB:pwm2_i\[472]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:tc_i_reg\\D\[2356] = \Engine_PWM_Front:PWMUDB:status_2\[362]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:min_kill_reg\\D\[2357] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:prevCapture\\D\[2358] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:trig_last\\D\[2359] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:ltch_kill_reg\\D\[2362] = one[6]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:prevCompare1\\D\[2365] = \Engine_PWM_Rear:PWMUDB:cmp1\[749]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:prevCompare2\\D\[2366] = \Engine_PWM_Rear:PWMUDB:cmp2\[752]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp1_status_reg\\D\[2367] = \Engine_PWM_Rear:PWMUDB:cmp1_status\[750]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:cmp2_status_reg\\D\[2368] = \Engine_PWM_Rear:PWMUDB:cmp2_status\[753]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:pwm_i_reg\\D\[2370] = \Engine_PWM_Rear:PWMUDB:pwm_i\[850]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:pwm1_i_reg\\D\[2371] = \Engine_PWM_Rear:PWMUDB:pwm1_i\[852]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:pwm2_i_reg\\D\[2372] = \Engine_PWM_Rear:PWMUDB:pwm2_i\[854]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:tc_i_reg\\D\[2373] = \Engine_PWM_Rear:PWMUDB:status_2\[744]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:prevCapture\\D\[2375] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\\D\[2376] = \QuadDec_FR:Cnt16:CounterUDB:overflow\[1252]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\\D\[2377] = \QuadDec_FR:Cnt16:CounterUDB:status_1\[1240]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:tc_reg_i\\D\[2378] = \QuadDec_FR:Cnt16:CounterUDB:reload_tc\[1235]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:prevCompare\\D\[2379] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[1259]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2380] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[1259]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\\D\[2381] = \QuadDec_FR:Net_1203\[1265]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:prevCapture\\D\[2388] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\\D\[2389] = \QuadDec_FL:Cnt16:CounterUDB:overflow\[1443]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\\D\[2390] = \QuadDec_FL:Cnt16:CounterUDB:status_1\[1431]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:tc_reg_i\\D\[2391] = \QuadDec_FL:Cnt16:CounterUDB:reload_tc\[1426]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:prevCompare\\D\[2392] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[1450]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2393] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[1450]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\\D\[2394] = \QuadDec_FL:Net_1203\[1456]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:prevCapture\\D\[2401] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\\D\[2402] = \QuadDec_RR:Cnt16:CounterUDB:overflow\[1634]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\\D\[2403] = \QuadDec_RR:Cnt16:CounterUDB:status_1\[1622]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:tc_reg_i\\D\[2404] = \QuadDec_RR:Cnt16:CounterUDB:reload_tc\[1617]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:prevCompare\\D\[2405] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[1641]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2406] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[1641]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\\D\[2407] = \QuadDec_RR:Net_1203\[1647]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:prevCapture\\D\[2414] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\\D\[2415] = \QuadDec_RL:Cnt16:CounterUDB:overflow\[1837]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\\D\[2416] = \QuadDec_RL:Cnt16:CounterUDB:status_1\[1825]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:tc_reg_i\\D\[2417] = \QuadDec_RL:Cnt16:CounterUDB:reload_tc\[1820]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:prevCompare\\D\[2418] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1844]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2419] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1844]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\\D\[2420] = \QuadDec_RL:Net_1203\[1850]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[2426] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[2441] = \XBee:BUART:rx_bitclk_pre\[2139]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[2450] = \XBee:BUART:rx_parity_error_pre\[2216]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[2451] = zero[28]

------------------------------------------------------
Aliased 0 equations, 591 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:cmp1\' (cost = 0):
\Engine_PWM_Front:PWMUDB:cmp1\ <= (\Engine_PWM_Front:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:cmp2\' (cost = 0):
\Engine_PWM_Front:PWMUDB:cmp2\ <= (\Engine_PWM_Front:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Engine_PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Engine_PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Engine_PWM_Front:PWMUDB:dith_count_1\ and \Engine_PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:cmp1\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:cmp1\ <= (\Engine_PWM_Rear:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:cmp2\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:cmp2\ <= (\Engine_PWM_Rear:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Engine_PWM_Rear:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Engine_PWM_Rear:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Engine_PWM_Rear:PWMUDB:dith_count_1\ and \Engine_PWM_Rear:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_FR:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_FR:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_FR:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_FR:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_FR:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_FR:Cnt16:CounterUDB:status_1\
	OR \QuadDec_FR:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1151\' (cost = 0):
\QuadDec_FR:Net_1151\ <= (not \QuadDec_FR:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1287\' (cost = 0):
\QuadDec_FR:Net_1287\ <= (not \QuadDec_FR:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_FL:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_FL:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_FL:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_FL:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_FL:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_FL:Cnt16:CounterUDB:status_1\
	OR \QuadDec_FL:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1151\' (cost = 0):
\QuadDec_FL:Net_1151\ <= (not \QuadDec_FL:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1287\' (cost = 0):
\QuadDec_FL:Net_1287\ <= (not \QuadDec_FL:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_RR:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_RR:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_RR:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_RR:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_RR:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RR:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RR:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1151\' (cost = 0):
\QuadDec_RR:Net_1151\ <= (not \QuadDec_RR:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1287\' (cost = 0):
\QuadDec_RR:Net_1287\ <= (not \QuadDec_RR:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_RL:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_RL:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_RL:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_RL:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_RL:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RL:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RL:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1151\' (cost = 0):
\QuadDec_RL:Net_1151\ <= (not \QuadDec_RL:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1287\' (cost = 0):
\QuadDec_RL:Net_1287\ <= (not \QuadDec_RL:Net_1264\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Engine_PWM_Front:PWMUDB:dith_count_0\ and \Engine_PWM_Front:PWMUDB:dith_count_1\)
	OR (not \Engine_PWM_Front:PWMUDB:dith_count_1\ and \Engine_PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Engine_PWM_Rear:PWMUDB:dith_count_0\ and \Engine_PWM_Rear:PWMUDB:dith_count_1\)
	OR (not \Engine_PWM_Rear:PWMUDB:dith_count_1\ and \Engine_PWM_Rear:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1248\' (cost = 2):
\QuadDec_FR:Net_1248\ <= ((not \QuadDec_FR:Net_1264\ and \QuadDec_FR:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1248\' (cost = 2):
\QuadDec_FL:Net_1248\ <= ((not \QuadDec_FL:Net_1264\ and \QuadDec_FL:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1248\' (cost = 2):
\QuadDec_RR:Net_1248\ <= ((not \QuadDec_RR:Net_1264\ and \QuadDec_RR:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1248\' (cost = 2):
\QuadDec_RL:Net_1248\ <= ((not \QuadDec_RL:Net_1264\ and \QuadDec_RL:Net_1275\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_5 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_723 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_723 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_723 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_723 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_723 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 134 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:final_capture\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:pwm_i\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:final_capture\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:pwm_i\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_FR:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_FL:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_RR:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_RL:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Engine_PWM_Front:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Engine_PWM_Rear:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[94] = \UART_LOG:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[193] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[202] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_capture\[386] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:pwm_i\[468] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[647] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[657] = zero[28]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[667] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_capture\[768] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:pwm_i\[850] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1029] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1039] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1049] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:hwCapture\[1232] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:hwCapture\[1423] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:hwCapture\[1614] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:hwCapture\[1817] = zero[28]
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[2103] = \XBee:BUART:rx_bitclk\[2151]
Removing Lhs of wire \XBee:BUART:rx_status_0\[2202] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_status_6\[2211] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2318] = \UART_LOG:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2330] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2331] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2333] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2334] = \UART_LOG:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2339] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:runmode_enable\\D\[2343] = \Engine_PWM_Front:PWMUDB:control_7\[307]
Removing Lhs of wire \Engine_PWM_Front:PWMUDB:final_kill_reg\\D\[2352] = zero[28]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:runmode_enable\\D\[2360] = \Engine_PWM_Rear:PWMUDB:control_7\[689]
Removing Lhs of wire \Engine_PWM_Rear:PWMUDB:final_kill_reg\\D\[2369] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[2433] = \XBee:BUART:tx_ctrl_mark_last\[2094]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[2445] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[2446] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[2448] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[2449] = \XBee:BUART:rx_markspace_pre\[2215]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[2454] = \XBee:BUART:rx_parity_bit\[2221]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_5 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not Net_5 and not MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_723 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_723 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -dcpsoc3 040_CarDrive.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.311ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 10 June 2021 16:19:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive.cyprj -d CY8C5888LTQ-LP097 040_CarDrive.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Engine_PWM_Front:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Engine_PWM_Rear:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Front:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Front:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Front:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Front:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Rear:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Rear:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Rear:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Engine_PWM_Rear:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_FR:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_FL:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_RR:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_RL:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=14, Signal=Net_29
    Digital Clock 1: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Engine_PWM_Front:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \Engine_PWM_Rear:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_RL:Net_1264\, Duplicate of \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_RL:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Net_1264\ (fanout=2)

    Removing \QuadDec_RR:Net_1264\, Duplicate of \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_RR:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Net_1264\ (fanout=2)

    Removing \QuadDec_FL:Net_1264\, Duplicate of \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_FL:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Net_1264\ (fanout=2)

    Removing \QuadDec_FR:Net_1264\, Duplicate of \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_FR:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = URT_LOG_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => URT_LOG_Rx(0)__PA ,
            fb => Net_5 ,
            pad => URT_LOG_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_LOG_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_LOG_Tx(0)__PA ,
            pin_input => Net_9 ,
            pad => UART_LOG_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_RR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_RR(0)__PA ,
            pin_input => Net_65 ,
            pad => Engine_PWM_RR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_RL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_RL(0)__PA ,
            pin_input => Net_66 ,
            pad => Engine_PWM_RL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_FR(0)__PA ,
            pin_input => Net_36 ,
            pad => Engine_PWM_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_FL(0)__PA ,
            pin_input => Net_142 ,
            pad => Engine_PWM_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FR_1(0)__PA ,
            pin_input => Net_79 ,
            pad => Engine_Mode_FR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FR_2(0)__PA ,
            pin_input => Net_76 ,
            pad => Engine_Mode_FR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FL_1(0)__PA ,
            pin_input => Net_77 ,
            pad => Engine_Mode_FL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FL_2(0)__PA ,
            pin_input => Net_78 ,
            pad => Engine_Mode_FL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RR_1(0)__PA ,
            pin_input => Net_86 ,
            pad => Engine_Mode_RR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RR_2(0)__PA ,
            pin_input => Net_88 ,
            pad => Engine_Mode_RR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RL_1(0)__PA ,
            pin_input => Net_89 ,
            pad => Engine_Mode_RL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RL_2(0)__PA ,
            pin_input => Net_90 ,
            pad => Engine_Mode_RL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FR_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FR_A(0)__PA ,
            fb => Net_113 ,
            pad => Engine_QuadDec_FR_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FR_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FR_B(0)__PA ,
            fb => Net_112 ,
            pad => Engine_QuadDec_FR_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FL_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FL_A(0)__PA ,
            fb => Net_110 ,
            pad => Engine_QuadDec_FL_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FL_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FL_B(0)__PA ,
            fb => Net_111 ,
            pad => Engine_QuadDec_FL_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RR_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RR_A(0)__PA ,
            fb => Net_119 ,
            pad => Engine_QuadDec_RR_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RR_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RR_B(0)__PA ,
            fb => Net_120 ,
            pad => Engine_QuadDec_RR_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RL_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RL_A(0)__PA ,
            fb => Net_121 ,
            pad => Engine_QuadDec_RL_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RL_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RL_B(0)__PA ,
            fb => Net_122 ,
            pad => Engine_QuadDec_RL_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_Rx(0)__PA ,
            fb => Net_723 ,
            pad => XBee_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_Tx(0)__PA ,
            pin_input => Net_727 ,
            pad => XBee_Tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:tc_i\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:tc_i\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * \QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * !\QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * \QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * !\QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * \QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * !\QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * \QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * !\QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_611\ (fanout=1)

    MacroCell: Name=Net_727, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_727 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + \XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \QuadDec_FR:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FR:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_112
        );
        Output = \QuadDec_FR:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \QuadDec_FL:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \QuadDec_FL:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \QuadDec_RR:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120
        );
        Output = \QuadDec_RR:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_121
        );
        Output = \QuadDec_RL:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \QuadDec_RL:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_5_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:control_7\
        );
        Output = \Engine_PWM_Front:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Front:PWMUDB:prevCompare1\ * 
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Front:PWMUDB:prevCompare2\ * 
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_36, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_36 (fanout=1)

    MacroCell: Name=Net_142, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:control_7\
        );
        Output = \Engine_PWM_Rear:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Rear:PWMUDB:prevCompare1\ * 
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Rear:PWMUDB:prevCompare2\ * 
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_65, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = Net_65 (fanout=1)

    MacroCell: Name=Net_66, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = Net_66 (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251_split\
        );
        Output = \QuadDec_FR:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_FR:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:Net_1203\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_FR:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:error\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_FR:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_FR:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_FR:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_FL:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251_split\
        );
        Output = \QuadDec_FL:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_FL:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:Net_1203\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_FL:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:error\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_FL:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_FL:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_FL:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_RR:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251_split\
        );
        Output = \QuadDec_RR:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RR:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:Net_1203\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_RR:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:error\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_RR:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_RR:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_RR:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_RL:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251_split\
        );
        Output = \QuadDec_RL:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RL:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:Net_1203\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_RL:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:error\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_RL:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_RL:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_RL:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * \XBee:BUART:pollcount_0\ * 
              Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_0\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Engine_PWM_Front:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \Engine_PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \Engine_PWM_Front:PWMUDB:runmode_enable\ ,
            chain_out => \Engine_PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Engine_PWM_Front:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Engine_PWM_Front:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \Engine_PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \Engine_PWM_Front:PWMUDB:runmode_enable\ ,
            cl0_comb => \Engine_PWM_Front:PWMUDB:cmp1_less\ ,
            z0_comb => \Engine_PWM_Front:PWMUDB:tc_i\ ,
            cl1_comb => \Engine_PWM_Front:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Engine_PWM_Front:PWMUDB:status_3\ ,
            chain_in => \Engine_PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Engine_PWM_Front:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
            cs_addr_1 => \Engine_PWM_Rear:PWMUDB:runmode_enable\ ,
            chain_out => \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
            cs_addr_1 => \Engine_PWM_Rear:PWMUDB:runmode_enable\ ,
            cl0_comb => \Engine_PWM_Rear:PWMUDB:cmp1_less\ ,
            z0_comb => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
            cl1_comb => \Engine_PWM_Rear:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Engine_PWM_Rear:PWMUDB:status_3\ ,
            chain_in => \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_FR:Net_1251\ ,
            cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_FR:Net_1251\ ,
            cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_FR:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_FL:Net_1251\ ,
            cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_FL:Net_1251\ ,
            cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_FL:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_RR:Net_1251\ ,
            cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_RR:Net_1251\ ,
            cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_RR:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_RL:Net_1251\ ,
            cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \QuadDec_RL:Net_1251\ ,
            cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_RL:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ ,
            interrupt => Net_13 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Engine_PWM_Front:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \Engine_PWM_Front:PWMUDB:status_3\ ,
            status_2 => \Engine_PWM_Front:PWMUDB:status_2\ ,
            status_1 => \Engine_PWM_Front:PWMUDB:status_1\ ,
            status_0 => \Engine_PWM_Front:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Engine_PWM_Rear:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \Engine_PWM_Rear:PWMUDB:status_3\ ,
            status_2 => \Engine_PWM_Rear:PWMUDB:status_2\ ,
            status_1 => \Engine_PWM_Rear:PWMUDB:status_1\ ,
            status_0 => \Engine_PWM_Rear:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FR:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_FR:Net_1260\ ,
            clock => Net_29 ,
            status_6 => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_FR:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_FR:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_FR:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FR:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \QuadDec_FR:bQuadDec:error\ ,
            status_2 => \QuadDec_FR:Net_1260\ ,
            status_1 => \QuadDec_FR:Net_611\ ,
            status_0 => \QuadDec_FR:Net_530\ ,
            interrupt => Net_115 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FL:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_FL:Net_1260\ ,
            clock => Net_29 ,
            status_6 => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_FL:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_FL:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_FL:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FL:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \QuadDec_FL:bQuadDec:error\ ,
            status_2 => \QuadDec_FL:Net_1260\ ,
            status_1 => \QuadDec_FL:Net_611\ ,
            status_0 => \QuadDec_FL:Net_530\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RR:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_RR:Net_1260\ ,
            clock => Net_29 ,
            status_6 => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_RR:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_RR:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_RR:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RR:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \QuadDec_RR:bQuadDec:error\ ,
            status_2 => \QuadDec_RR:Net_1260\ ,
            status_1 => \QuadDec_RR:Net_611\ ,
            status_0 => \QuadDec_RR:Net_530\ ,
            interrupt => Net_118 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RL:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_RL:Net_1260\ ,
            clock => Net_29 ,
            status_6 => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_RL:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_RL:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_RL:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RL:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \QuadDec_RL:bQuadDec:error\ ,
            status_2 => \QuadDec_RL:Net_1260\ ,
            status_1 => \QuadDec_RL:Net_611\ ,
            status_0 => \QuadDec_RL:Net_530\ ,
            interrupt => Net_125 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ ,
            interrupt => Net_731 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ ,
            interrupt => Net_732 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =XBee_Rx(0)_SYNC
        PORT MAP (
            in => Net_723 ,
            out => Net_723_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =URT_LOG_Rx(0)_SYNC
        PORT MAP (
            in => Net_5 ,
            out => Net_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Engine_PWM_Front:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \Engine_PWM_Front:PWMUDB:control_7\ ,
            control_6 => \Engine_PWM_Front:PWMUDB:control_6\ ,
            control_5 => \Engine_PWM_Front:PWMUDB:control_5\ ,
            control_4 => \Engine_PWM_Front:PWMUDB:control_4\ ,
            control_3 => \Engine_PWM_Front:PWMUDB:control_3\ ,
            control_2 => \Engine_PWM_Front:PWMUDB:control_2\ ,
            control_1 => \Engine_PWM_Front:PWMUDB:control_1\ ,
            control_0 => \Engine_PWM_Front:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_PWM_Rear:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \Engine_PWM_Rear:PWMUDB:control_7\ ,
            control_6 => \Engine_PWM_Rear:PWMUDB:control_6\ ,
            control_5 => \Engine_PWM_Rear:PWMUDB:control_5\ ,
            control_4 => \Engine_PWM_Rear:PWMUDB:control_4\ ,
            control_3 => \Engine_PWM_Rear:PWMUDB:control_3\ ,
            control_2 => \Engine_PWM_Rear:PWMUDB:control_2\ ,
            control_1 => \Engine_PWM_Rear:PWMUDB:control_1\ ,
            control_0 => \Engine_PWM_Rear:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_Mode_FR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_FR:control_7\ ,
            control_6 => \Engine_Mode_FR:control_6\ ,
            control_5 => \Engine_Mode_FR:control_5\ ,
            control_4 => \Engine_Mode_FR:control_4\ ,
            control_3 => \Engine_Mode_FR:control_3\ ,
            control_2 => \Engine_Mode_FR:control_2\ ,
            control_1 => Net_76 ,
            control_0 => Net_79 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Mode_RR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_RR:control_7\ ,
            control_6 => \Engine_Mode_RR:control_6\ ,
            control_5 => \Engine_Mode_RR:control_5\ ,
            control_4 => \Engine_Mode_RR:control_4\ ,
            control_3 => \Engine_Mode_RR:control_3\ ,
            control_2 => \Engine_Mode_RR:control_2\ ,
            control_1 => Net_88 ,
            control_0 => Net_86 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \QuadDec_FR:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_FR:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_FR:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_FR:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_FR:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_FR:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_FR:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_FR:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \QuadDec_FL:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_FL:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_FL:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_FL:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_FL:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_FL:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_FL:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_FL:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \QuadDec_RR:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_RR:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_RR:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_RR:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_RR:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_RR:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_RR:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_RR:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_29 ,
            control_7 => \QuadDec_RL:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_RL:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_RL:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_RL:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_RL:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_RL:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_RL:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_RL:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_Mode_FL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_FL:control_7\ ,
            control_6 => \Engine_Mode_FL:control_6\ ,
            control_5 => \Engine_Mode_FL:control_5\ ,
            control_4 => \Engine_Mode_FL:control_4\ ,
            control_3 => \Engine_Mode_FL:control_3\ ,
            control_2 => \Engine_Mode_FL:control_2\ ,
            control_1 => Net_78 ,
            control_0 => Net_77 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Mode_RL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_RL:control_7\ ,
            control_6 => \Engine_Mode_RL:control_6\ ,
            control_5 => \Engine_Mode_RL:control_5\ ,
            control_4 => \Engine_Mode_RL:control_4\ ,
            control_3 => \Engine_Mode_RL:control_3\ ,
            control_2 => \Engine_Mode_RL:control_2\ ,
            control_1 => Net_90 ,
            control_0 => Net_89 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_FR:isr\
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_FL:isr\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_RR:isr\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_RL:isr\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\XBee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_731 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Xbee_rx_isr
        PORT MAP (
            interrupt => Net_732 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  148 :   44 :  192 : 77.08 %
  Unique P-terms              :  272 :  112 :  384 : 70.83 %
  Total P-terms               :  298 :      :      :        
  Datapath Cells              :   18 :    6 :   24 : 75.00 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   14 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.646ms
Tech Mapping phase: Elapsed time ==> 0s.898ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(1)][IoId=(3)] : Engine_Mode_FL_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Engine_Mode_FL_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Engine_Mode_FR_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Engine_Mode_FR_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Engine_Mode_RL_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Engine_Mode_RL_2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Engine_Mode_RR_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Engine_Mode_RR_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Engine_PWM_FL(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Engine_PWM_FR(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Engine_PWM_RL(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Engine_PWM_RR(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Engine_QuadDec_FL_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Engine_QuadDec_FL_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Engine_QuadDec_FR_A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Engine_QuadDec_FR_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Engine_QuadDec_RL_A(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Engine_QuadDec_RL_B(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Engine_QuadDec_RR_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Engine_QuadDec_RR_B(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : UART_LOG_Tx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : URT_LOG_Rx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : XBee_Rx(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : XBee_Tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.46
                   Pterms :            5.94
               Macrocells :            3.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.552ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.96 :       6.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \QuadDec_FR:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:tc_i\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_65, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = Net_65 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Rear:PWMUDB:prevCompare2\ * 
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_66, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = Net_66 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
        cs_addr_1 => \Engine_PWM_Rear:PWMUDB:runmode_enable\ ,
        cl0_comb => \Engine_PWM_Rear:PWMUDB:cmp1_less\ ,
        z0_comb => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
        cl1_comb => \Engine_PWM_Rear:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Engine_PWM_Rear:PWMUDB:status_3\ ,
        chain_in => \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Engine_PWM_Rear:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \Engine_PWM_Rear:PWMUDB:status_3\ ,
        status_2 => \Engine_PWM_Rear:PWMUDB:status_2\ ,
        status_1 => \Engine_PWM_Rear:PWMUDB:status_1\ ,
        status_0 => \Engine_PWM_Rear:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Mode_FL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_FL:control_7\ ,
        control_6 => \Engine_Mode_FL:control_6\ ,
        control_5 => \Engine_Mode_FL:control_5\ ,
        control_4 => \Engine_Mode_FL:control_4\ ,
        control_3 => \Engine_Mode_FL:control_3\ ,
        control_2 => \Engine_Mode_FL:control_2\ ,
        control_1 => Net_78 ,
        control_0 => Net_77 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Rear:PWMUDB:prevCompare1\ * 
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Rear:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_0 => \XBee:BUART:counter_load_not\ ,
        ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:tc_i\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_142, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_36, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:runmode_enable\ * 
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_36 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Front:PWMUDB:prevCompare1\ * 
              \Engine_PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Engine_PWM_Front:PWMUDB:prevCompare2\ * 
              \Engine_PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \Engine_PWM_Front:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Engine_PWM_Front:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \Engine_PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \Engine_PWM_Front:PWMUDB:runmode_enable\ ,
        cl0_comb => \Engine_PWM_Front:PWMUDB:cmp1_less\ ,
        z0_comb => \Engine_PWM_Front:PWMUDB:tc_i\ ,
        cl1_comb => \Engine_PWM_Front:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Engine_PWM_Front:PWMUDB:status_3\ ,
        chain_in => \Engine_PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Engine_PWM_Front:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Engine_PWM_Front:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \Engine_PWM_Front:PWMUDB:status_3\ ,
        status_2 => \Engine_PWM_Front:PWMUDB:status_2\ ,
        status_1 => \Engine_PWM_Front:PWMUDB:status_1\ ,
        status_0 => \Engine_PWM_Front:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ ,
        interrupt => Net_13 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_5_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_727, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_727 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =URT_LOG_Rx(0)_SYNC
    PORT MAP (
        in => Net_5 ,
        out => Net_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \QuadDec_FL:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_112
        );
        Output = \QuadDec_FR:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Engine_PWM_Rear:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Rear:PWMUDB:control_7\
        );
        Output = \Engine_PWM_Rear:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \Engine_PWM_Rear:PWMUDB:tc_i\ ,
        cs_addr_1 => \Engine_PWM_Rear:PWMUDB:runmode_enable\ ,
        chain_out => \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Engine_PWM_Rear:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec_FL:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_FL:Net_1260\ ,
        clock => Net_29 ,
        status_6 => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_FL:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_FL:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_FL:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_PWM_Rear:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \Engine_PWM_Rear:PWMUDB:control_7\ ,
        control_6 => \Engine_PWM_Rear:PWMUDB:control_6\ ,
        control_5 => \Engine_PWM_Rear:PWMUDB:control_5\ ,
        control_4 => \Engine_PWM_Rear:PWMUDB:control_4\ ,
        control_3 => \Engine_PWM_Rear:PWMUDB:control_3\ ,
        control_2 => \Engine_PWM_Rear:PWMUDB:control_2\ ,
        control_1 => \Engine_PWM_Rear:PWMUDB:control_1\ ,
        control_0 => \Engine_PWM_Rear:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => \XBee:BUART:rx_count_6\ ,
        count_5 => \XBee:BUART:rx_count_5\ ,
        count_4 => \XBee:BUART:rx_count_4\ ,
        count_3 => \XBee:BUART:rx_count_3\ ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + \XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_0\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * \XBee:BUART:pollcount_0\ * 
              Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_3 => \XBee:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee:BUART:tx_status_2\ ,
        status_1 => \XBee:BUART:tx_fifo_empty\ ,
        status_0 => \XBee:BUART:tx_status_0\ ,
        interrupt => Net_731 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Engine_PWM_Front:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \Engine_PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \Engine_PWM_Front:PWMUDB:runmode_enable\ ,
        chain_out => \Engine_PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Engine_PWM_Front:PWMUDB:sP16:pwmdp:u1\

synccell: Name =XBee_Rx(0)_SYNC
    PORT MAP (
        in => Net_723 ,
        out => Net_723_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Engine_PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Engine_PWM_Front:PWMUDB:control_7\
        );
        Output = \Engine_PWM_Front:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * \QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * !\QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_RR:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \QuadDec_RR:bQuadDec:error\ ,
        status_2 => \QuadDec_RR:Net_1260\ ,
        status_1 => \QuadDec_RR:Net_611\ ,
        status_0 => \QuadDec_RR:Net_530\ ,
        interrupt => Net_118 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_PWM_Front:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \Engine_PWM_Front:PWMUDB:control_7\ ,
        control_6 => \Engine_PWM_Front:PWMUDB:control_6\ ,
        control_5 => \Engine_PWM_Front:PWMUDB:control_5\ ,
        control_4 => \Engine_PWM_Front:PWMUDB:control_4\ ,
        control_3 => \Engine_PWM_Front:PWMUDB:control_3\ ,
        control_2 => \Engine_PWM_Front:PWMUDB:control_2\ ,
        control_1 => \Engine_PWM_Front:PWMUDB:control_1\ ,
        control_0 => \Engine_PWM_Front:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \QuadDec_FL:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * \QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * !\QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:Net_1203\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_FR:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_FR:Net_1260\ ,
        clock => Net_29 ,
        status_6 => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_FR:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_FR:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_FR:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \QuadDec_FL:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_FL:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_FL:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_FL:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_FL:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_FL:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_FL:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_FL:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * \QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * !\QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_FL:Net_1251\ ,
        cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_FL:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_FR:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \QuadDec_FR:bQuadDec:error\ ,
        status_2 => \QuadDec_FR:Net_1260\ ,
        status_1 => \QuadDec_FR:Net_611\ ,
        status_0 => \QuadDec_FR:Net_530\ ,
        interrupt => Net_115 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Mode_RL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_RL:control_7\ ,
        control_6 => \Engine_Mode_RL:control_6\ ,
        control_5 => \Engine_Mode_RL:control_5\ ,
        control_4 => \Engine_Mode_RL:control_4\ ,
        control_3 => \Engine_Mode_RL:control_3\ ,
        control_2 => \Engine_Mode_RL:control_2\ ,
        control_1 => Net_90 ,
        control_0 => Net_89 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_FR:Net_1251\ ,
        cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_FR:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_FL:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \QuadDec_FL:bQuadDec:error\ ,
        status_2 => \QuadDec_FL:Net_1260\ ,
        status_1 => \QuadDec_FL:Net_611\ ,
        status_0 => \QuadDec_FL:Net_530\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:Net_1203\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251_split\
        );
        Output = \QuadDec_RR:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_RR:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_RR:Net_1260\ ,
        clock => Net_29 ,
        status_6 => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_RR:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_RR:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_RR:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \QuadDec_RR:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_RR:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_RR:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_RR:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_RR:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_RR:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_RR:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_RR:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:error\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \QuadDec_RR:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_RL:Net_1251\ ,
        cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_RL:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_RL:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \QuadDec_RL:bQuadDec:error\ ,
        status_2 => \QuadDec_RL:Net_1260\ ,
        status_1 => \QuadDec_RL:Net_611\ ,
        status_0 => \QuadDec_RL:Net_530\ ,
        interrupt => Net_125 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_1275\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * \QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * !\QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_RR:Net_1251\ ,
        cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_RL:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_RL:Net_1260\ ,
        clock => Net_29 ,
        status_6 => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_RL:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_RL:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_RL:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251_split\
        );
        Output = \QuadDec_FL:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Engine_Mode_RR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_RR:control_7\ ,
        control_6 => \Engine_Mode_RR:control_6\ ,
        control_5 => \Engine_Mode_RR:control_5\ ,
        control_4 => \Engine_Mode_RR:control_4\ ,
        control_3 => \Engine_Mode_RR:control_3\ ,
        control_2 => \Engine_Mode_RR:control_2\ ,
        control_1 => Net_88 ,
        control_0 => Net_86 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Net_1260\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:error\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \QuadDec_RL:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_FL:Net_1251\ ,
        cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Engine_Mode_FR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_FR:control_7\ ,
        control_6 => \Engine_Mode_FR:control_6\ ,
        control_5 => \Engine_Mode_FR:control_5\ ,
        control_4 => \Engine_Mode_FR:control_4\ ,
        control_3 => \Engine_Mode_FR:control_3\ ,
        control_2 => \Engine_Mode_FR:control_2\ ,
        control_1 => Net_76 ,
        control_0 => Net_79 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251_split\
        );
        Output = \QuadDec_FR:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Net_1260\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:error\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_121
        );
        Output = \QuadDec_RL:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:Net_1203\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_FR:Net_1251\ ,
        cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \QuadDec_FR:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_FR:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_FR:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_FR:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_FR:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_FR:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_FR:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_FR:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ ,
        interrupt => Net_732 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1260\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:error\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120
        );
        Output = \QuadDec_RR:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:Net_1203\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_RL:Net_1251\ ,
        cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_29 ,
        control_7 => \QuadDec_RL:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_RL:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_RL:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_RL:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_RL:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_RL:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_RL:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_RL:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1251\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251_split\
        );
        Output = \QuadDec_RL:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \QuadDec_RR:Net_1251\ ,
        cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_RR:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Xbee_rx_isr
        PORT MAP (
            interrupt => Net_732 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_FL:isr\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_FR:isr\
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\QuadDec_RL:isr\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\QuadDec_RR:isr\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\XBee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_731 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = Engine_PWM_RL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_RL(0)__PA ,
        pin_input => Net_66 ,
        pad => Engine_PWM_RL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_QuadDec_RR_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RR_A(0)__PA ,
        fb => Net_119 ,
        pad => Engine_QuadDec_RR_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_QuadDec_RR_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RR_B(0)__PA ,
        fb => Net_120 ,
        pad => Engine_QuadDec_RR_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Engine_Mode_FL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FL_2(0)__PA ,
        pin_input => Net_78 ,
        pad => Engine_Mode_FL_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Engine_Mode_FL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FL_1(0)__PA ,
        pin_input => Net_77 ,
        pad => Engine_Mode_FL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_QuadDec_FR_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FR_A(0)__PA ,
        fb => Net_113 ,
        pad => Engine_QuadDec_FR_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Engine_QuadDec_FR_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FR_B(0)__PA ,
        fb => Net_112 ,
        pad => Engine_QuadDec_FR_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_QuadDec_FL_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FL_A(0)__PA ,
        fb => Net_110 ,
        pad => Engine_QuadDec_FL_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_QuadDec_FL_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FL_B(0)__PA ,
        fb => Net_111 ,
        pad => Engine_QuadDec_FL_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Engine_PWM_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_FR(0)__PA ,
        pin_input => Net_36 ,
        pad => Engine_PWM_FR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_PWM_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_FL(0)__PA ,
        pin_input => Net_142 ,
        pad => Engine_PWM_FL(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = XBee_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_Tx(0)__PA ,
        pin_input => Net_727 ,
        pad => XBee_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = XBee_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_Rx(0)__PA ,
        fb => Net_723 ,
        pad => XBee_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Engine_PWM_RR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_RR(0)__PA ,
        pin_input => Net_65 ,
        pad => Engine_PWM_RR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_Mode_RR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RR_1(0)__PA ,
        pin_input => Net_86 ,
        pad => Engine_Mode_RR_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Engine_Mode_RR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RR_2(0)__PA ,
        pin_input => Net_88 ,
        pad => Engine_Mode_RR_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_Mode_RL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RL_1(0)__PA ,
        pin_input => Net_89 ,
        pad => Engine_Mode_RL_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_Mode_RL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RL_2(0)__PA ,
        pin_input => Net_90 ,
        pad => Engine_Mode_RL_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Engine_Mode_FR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FR_1(0)__PA ,
        pin_input => Net_79 ,
        pad => Engine_Mode_FR_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Engine_Mode_FR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FR_2(0)__PA ,
        pin_input => Net_76 ,
        pad => Engine_Mode_FR_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = URT_LOG_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => URT_LOG_Rx(0)__PA ,
        fb => Net_5 ,
        pad => URT_LOG_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_LOG_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_LOG_Tx(0)__PA ,
        pin_input => Net_9 ,
        pad => UART_LOG_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Engine_QuadDec_RL_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RL_A(0)__PA ,
        fb => Net_121 ,
        pad => Engine_QuadDec_RL_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Engine_QuadDec_RL_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RL_B(0)__PA ,
        fb => Net_122 ,
        pad => Engine_QuadDec_RL_B(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_29 ,
            dclk_0 => Net_29_local ,
            dclk_glb_1 => \UART_LOG:Net_9\ ,
            dclk_1 => \UART_LOG:Net_9_local\ ,
            dclk_glb_2 => \XBee:Net_9\ ,
            dclk_2 => \XBee:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------
   0 |   5 |     * |      NONE |         CMOS_OUT |       Engine_PWM_RL(0) | In(Net_66)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RR_A(0) | FB(Net_119)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RR_B(0) | FB(Net_120)
-----+-----+-------+-----------+------------------+------------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FL_2(0) | In(Net_78)
     |   3 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FL_1(0) | In(Net_77)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FR_A(0) | FB(Net_113)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FR_B(0) | FB(Net_112)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FL_A(0) | FB(Net_110)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FL_B(0) | FB(Net_111)
-----+-----+-------+-----------+------------------+------------------------+------------
   2 |   3 |     * |      NONE |         CMOS_OUT |       Engine_PWM_FR(0) | In(Net_36)
     |   4 |     * |      NONE |         CMOS_OUT |       Engine_PWM_FL(0) | In(Net_142)
-----+-----+-------+-----------+------------------+------------------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |             XBee_Tx(0) | In(Net_727)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |             XBee_Rx(0) | FB(Net_723)
     |   3 |     * |      NONE |         CMOS_OUT |       Engine_PWM_RR(0) | In(Net_65)
     |   4 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RR_1(0) | In(Net_86)
     |   5 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RR_2(0) | In(Net_88)
     |   6 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RL_1(0) | In(Net_89)
     |   7 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RL_2(0) | In(Net_90)
-----+-----+-------+-----------+------------------+------------------------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FR_1(0) | In(Net_79)
     |   1 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FR_2(0) | In(Net_76)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          URT_LOG_Rx(0) | FB(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |         UART_LOG_Tx(0) | In(Net_9)
-----+-----+-------+-----------+------------------+------------------------+------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RL_A(0) | FB(Net_121)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RL_B(0) | FB(Net_122)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.233ms
Digital Placement phase: Elapsed time ==> 5s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "040_CarDrive_r.vh2" --pcf-path "040_CarDrive.pco" --des-name "040_CarDrive" --dsf-path "040_CarDrive.dsf" --sdc-path "040_CarDrive.sdc" --lib-path "040_CarDrive_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.463ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: 040_CarDrive_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( XBee_IntClock ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive_timing.html)
Warning: sta.M0019: 040_CarDrive_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_PWM ) to clock ( Clock_PWM ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\040_CarDrive.cydsn\040_CarDrive_timing.html)
Timing report is in 040_CarDrive_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.376ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.932ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.943ms
API generation phase: Elapsed time ==> 4s.117ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.001ms
