<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pescx-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pescx-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_PESCX_DEFS_H__</span>
<span class="cp">#define __CVMX_PESCX_DEFS_H__</span>

<span class="cp">#define CVMX_PESCX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000018ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_BIST_STATUS2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000418ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_CFG_RD(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000030ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_CFG_WR(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000028ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_CPL_LUT_VALID(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000098ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_CTL_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000000ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_CTL_STATUS2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000400ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_DBG_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_DBG_INFO_EN(block_id) (CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_DIAG_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000020ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_P2N_BAR0_START(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000080ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_P2N_BAR1_START(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000088ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_P2N_BAR2_START(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000090ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>
<span class="cp">#define CVMX_PESCX_P2P_BARX_END(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16)</span>
<span class="cp">#define CVMX_PESCX_P2P_BARX_START(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16)</span>
<span class="cp">#define CVMX_PESCX_TLP_CREDITS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000038ull) + ((block_id) &amp; 1) * 0x8000000ull)</span>

<span class="k">union</span> <span class="n">cvmx_pescx_bist_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">retry</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqhdr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqhdr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sot</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status_cn52xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptlp_or</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">retry</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqdata4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqhdr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqhdr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sot</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status_cn52xxp1</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_bist_status2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cto_p2e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">e2p_cpl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">e2p_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">e2p_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">e2p_rsl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbg_p2e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">peai_p2e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_p2e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pef_tpf1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pef_tpf0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pef_tnf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pef_tcf1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pef_tc0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ppf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_bist_status2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_cfg_rd</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_rd_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_rd_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_rd_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_rd_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_rd_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_cfg_wr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_wr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_wr_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_wr_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_wr_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cfg_wr_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_cpl_lut_valid</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cpl_lut_valid_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cpl_lut_valid_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cpl_lut_valid_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cpl_lut_valid_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_cpl_lut_valid_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_ctl_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dnum</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbus</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qlm_cfg</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lane_swp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_xtoff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_xpme</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ob_p_cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_8</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nf_ecrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dly_one</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lnk_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ro_ctlp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inv_ecrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inv_lcrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dnum</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbus</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qlm_cfg</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_12</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_xtoff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_xpme</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ob_p_cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_8</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nf_ecrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dly_one</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lnk_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ro_ctlp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inv_ecrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inv_lcrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_ctl_status2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pclk_run</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcierst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status2_cn52xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcierst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_ctl_status2_cn52xxp1</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_dbg_info</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ecrc_e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawwpp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racpp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ramtlp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rarwdns</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">caar</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racca</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racur</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rauc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqo</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcuv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcpvwt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dpeoosd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtwdle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdwdle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mre</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rte</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">acto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rvdm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rumep</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptamrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpmerc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rfemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnfemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpoison</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">recrce</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtlplle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtlpmal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">spoison</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_dbg_info_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ecrc_e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawwpp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racpp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ramtlp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rarwdns</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">caar</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racca</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">racur</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rauc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rqo</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcuv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcpvwt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dpeoosd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtwdle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdwdle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mre</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rte</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">acto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rvdm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rumep</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptamrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpmerc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rfemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnfemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcemrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpoison</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">recrce</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtlplle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtlpmal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">spoison</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_en_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_en_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_dbg_info_en_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_diag_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_diag_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_dst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_stat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pm_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aux_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_diag_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_diag_status_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_diag_status_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_diag_status_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_p2n_bar0_start</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar0_start_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_13</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar0_start_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar0_start_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar0_start_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar0_start_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_p2n_bar1_start</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar1_start_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">38</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_25</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar1_start_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar1_start_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar1_start_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar1_start_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_p2n_bar2_start</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar2_start_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">25</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_38</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar2_start_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar2_start_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar2_start_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2n_bar2_start_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_p2p_barx_end</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_end_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_11</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_end_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_end_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_end_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_end_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_p2p_barx_start</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_start_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_11</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_start_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_start_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_start_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_p2p_barx_start_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pescx_tlp_credits</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_tlp_credits_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_tlp_credits_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">peai_ppf</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_cpl</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_np</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_p</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_cpl</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_np</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_p</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_tlp_credits_cn52xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_63</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">peai_ppf</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_cpl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_np</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pesc_p</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_cpl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_np</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">npei_p</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_tlp_credits_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pescx_tlp_credits_cn52xxp1</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
