{"vcs1":{"timestamp_begin":1729765217.684064481, "rt":2.04, "ut":0.17, "st":0.16}}
{"vcselab":{"timestamp_begin":1729765219.797522764, "rt":0.97, "ut":0.15, "st":0.05}}
{"link":{"timestamp_begin":1729765220.826485518, "rt":0.28, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729765217.134398958}
{"VCS_COMP_START_TIME": 1729765217.134398958}
{"VCS_COMP_END_TIME": 1729765222.641182814}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 328844}}
{"stitch_vcselab": {"peak_mem": 215128}}
