Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Reading design: reloj.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reloj.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reloj"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : reloj
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Santiago\Documents\ISE DESIGN\relojV3\reloj.vhd" into library work
Parsing entity <reloj>.
Parsing architecture <Behavioral> of entity <reloj>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <reloj> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reloj>.
    Related source file is "C:\Users\Santiago\Documents\ISE DESIGN\relojV3\reloj.vhd".
    Found 26-bit register for signal <segundo_tick>.
    Found 4-bit register for signal <contador_diez_segundos>.
    Found 2-bit register for signal <pendulo>.
    Found 5-bit register for signal <puntos_index>.
    Found 2-bit register for signal <btnIzq_registro>.
    Found 2-bit register for signal <btnDer_registro>.
    Found 2-bit register for signal <btnRst_registro>.
    Found 2-bit register for signal <btnAlarma_registro>.
    Found 4-bit register for signal <min_bajo>.
    Found 4-bit register for signal <hora_bajo>.
    Found 3-bit register for signal <contador_diez_unidades>.
    Found 2-bit register for signal <hora_alto>.
    Found 3-bit register for signal <min_alto>.
    Found 2-bit register for signal <ha_alarma>.
    Found 4-bit register for signal <hb_alarma>.
    Found 3-bit register for signal <ma_alarma>.
    Found 4-bit register for signal <mb_alarma>.
    Found 5-bit register for signal <led_registro>.
    Found 21-bit register for signal <contador>.
    Found 21-bit adder for signal <contador[20]_GND_4_o_add_11_OUT> created at line 1241.
    Found 4-bit adder for signal <contador_diez_segundos[3]_GND_4_o_add_13_OUT> created at line 1241.
    Found 5-bit adder for signal <puntos_index[4]_GND_4_o_add_16_OUT> created at line 1241.
    Found 4-bit adder for signal <min_bajo[3]_GND_4_o_add_29_OUT> created at line 1241.
    Found 4-bit adder for signal <hora_bajo[3]_GND_4_o_add_32_OUT> created at line 1241.
    Found 3-bit adder for signal <contador_diez_unidades[2]_GND_4_o_add_76_OUT> created at line 1241.
    Found 3-bit adder for signal <min_alto[2]_GND_4_o_add_86_OUT> created at line 1241.
    Found 2-bit adder for signal <hora_alto[1]_GND_4_o_add_94_OUT> created at line 1241.
    Found 26-bit subtractor for signal <GND_4_o_GND_4_o_sub_19_OUT<25:0>> created at line 1308.
    Found 4-bit shifter logical left for signal <GND_4_o_contador[17]_shift_left_5_OUT> created at line 119
    Found 16x7-bit Read Only RAM for signal <segmento<6:0>>
    Found 32x4-bit Read Only RAM for signal <_n0404>
    Found 1-bit 4-to-1 multiplexer for signal <segmento<7>> created at line 120.
    Found 1-bit 4-to-1 multiplexer for signal <contador[17]_segmento_digitos[3][6]_wide_mux_8_OUT<3>> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <contador[17]_segmento_digitos[3][6]_wide_mux_8_OUT<2>> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <contador[17]_segmento_digitos[3][6]_wide_mux_8_OUT<1>> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <contador[17]_segmento_digitos[3][6]_wide_mux_8_OUT<0>> created at line 121.
    Found 2-bit comparator equal for signal <hora_alto[1]_ha_alarma[1]_equal_121_o> created at line 271
    Found 4-bit comparator equal for signal <hora_bajo[3]_hb_alarma[3]_equal_122_o> created at line 271
    Found 3-bit comparator equal for signal <min_alto[2]_ma_alarma[2]_equal_123_o> created at line 271
    Found 4-bit comparator equal for signal <min_bajo[3]_mb_alarma[3]_equal_124_o> created at line 271
    Summary:
	inferred   2 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <reloj> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 32x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 3
 5-bit adder                                           : 1
# Registers                                            : 19
 2-bit register                                        : 7
 21-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 5
 5-bit register                                        : 2
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 3-bit comparator equal                                : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 12
 1-bit 4-to-1 multiplexer                              : 5
 2-bit 2-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reloj>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
The following registers are absorbed into counter <contador_diez_unidades>: 1 register on signal <contador_diez_unidades>.
The following registers are absorbed into counter <hora_alto>: 1 register on signal <hora_alto>.
The following registers are absorbed into counter <min_alto>: 1 register on signal <min_alto>.
The following registers are absorbed into counter <puntos_index>: 1 register on signal <puntos_index>.
The following registers are absorbed into counter <segundo_tick>: 1 register on signal <segundo_tick>.
The following registers are absorbed into counter <contador_diez_segundos>: 1 register on signal <contador_diez_segundos>.
The following registers are absorbed into counter <min_bajo>: 1 register on signal <min_bajo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0404> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <puntos_index>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segmento<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contador[17]_segmento_digitos[3][6]_wide_mux_8_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segmento>      |          |
    -----------------------------------------------------------------------
Unit <reloj> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 32x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 8
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 26-bit down counter                                   : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 3-bit comparator equal                                : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reloj> ...
INFO:Xst:2261 - The FF/Latch <puntos_index_0> in Unit <reloj> is equivalent to the following FF/Latch, which will be removed : <contador_diez_segundos_0> 
INFO:Xst:3203 - The FF/Latch <pendulo_0> in Unit <reloj> is the opposite to the following FF/Latch, which will be removed : <pendulo_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reloj, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : reloj.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 270
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 21
#      LUT2                        : 15
#      LUT3                        : 6
#      LUT4                        : 55
#      LUT5                        : 18
#      LUT6                        : 31
#      MUXCY                       : 45
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 98
#      FD                          : 57
#      FDE                         : 21
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 5
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  126800     0%  
 Number of Slice LUTs:                  175  out of  63400     0%  
    Number used as Logic:               175  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    194
   Number with an unused Flip Flop:      96  out of    194    49%  
   Number with an unused LUT:            19  out of    194     9%  
   Number of fully used LUT-FF pairs:    79  out of    194    40%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.127ns (Maximum Frequency: 319.836MHz)
   Minimum input arrival time before clock: 1.315ns
   Maximum output required time after clock: 2.252ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.127ns (frequency: 319.836MHz)
  Total number of paths / destination ports: 4044 / 148
-------------------------------------------------------------------------
Delay:               3.127ns (Levels of Logic = 4)
  Source:            contador_13 (FF)
  Destination:       segundo_tick_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contador_13 to segundo_tick_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.697  contador_13 (contador_13)
     LUT6:I0->O            1   0.097   0.511  contador[20]_GND_4_o_equal_28_o<20>3 (contador[20]_GND_4_o_equal_28_o<20>2)
     LUT6:I3->O           40   0.097   0.403  contador[20]_GND_4_o_equal_28_o<20>4 (contador[20]_GND_4_o_equal_28_o)
     LUT3:I2->O           17   0.097   0.757  _n02981 (_n0298)
     LUT5:I0->O            1   0.097   0.000  segundo_tick_7_rstpot (segundo_tick_7_rstpot)
     FD:D                      0.008          segundo_tick_7
    ----------------------------------------
    Total                      3.127ns (0.757ns logic, 2.370ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 53 / 39
-------------------------------------------------------------------------
Offset:              1.315ns (Levels of Logic = 3)
  Source:            stop (PAD)
  Destination:       segundo_tick_0 (FF)
  Destination Clock: clk rising

  Data Path: stop to segundo_tick_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.757  stop_IBUF (stop_IBUF)
     LUT5:I0->O           14   0.097   0.355  Reset_OR_DriverANDClockEnable11 (Reset_OR_DriverANDClockEnable1)
     LUT4:I3->O            1   0.097   0.000  segundo_tick_0_rstpot (segundo_tick_0_rstpot)
     FD:D                      0.008          segundo_tick_0
    ----------------------------------------
    Total                      1.315ns (0.203ns logic, 1.112ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 201 / 20
-------------------------------------------------------------------------
Offset:              2.252ns (Levels of Logic = 3)
  Source:            hora_bajo_3 (FF)
  Destination:       alarma (PAD)
  Source Clock:      clk rising

  Data Path: hora_bajo_3 to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.361   0.725  hora_bajo_3 (hora_bajo_3)
     LUT6:I1->O            1   0.097   0.693  alarma3 (alarma3)
     LUT6:I0->O            1   0.097   0.279  alarma5 (alarma_OBUF)
     OBUF:I->O                 0.000          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      2.252ns (0.555ns logic, 1.697ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.127|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.89 secs
 
--> 

Total memory usage is 4617588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

