{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 18:54:48 2009 " "Info: Processing started: Sat Apr 11 18:54:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Janus EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Janus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_48MHZ Global clock " "Info: Automatically promoted signal \"CLK_48MHZ\" to use Global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_48MHZ " "Info: Pin \"CLK_48MHZ\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_48MHZ } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48MHZ" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "C8 Global clock " "Info: Automatically promoted some destinations of signal \"C8\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CBCLK " "Info: Destination \"CBCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 74 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "C8 " "Info: Pin \"C8\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C8 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "C9 Global clock " "Info: Automatically promoted some destinations of signal \"C9\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLRCIN " "Info: Destination \"CLRCIN\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 77 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLRCOUT " "Info: Destination \"CLRCOUT\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 78 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.010 " "Info: Destination \"IQ_state.010\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.100 " "Info: Destination \"IQ_state.100\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.001 " "Info: Destination \"IQ_state.001\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.011 " "Info: Destination \"IQ_state.011\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.000 " "Info: Destination \"IQ_state.000\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "C9 " "Info: Pin \"C9\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C9 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK_12MHZ Global clock " "Info: Automatically promoted some destinations of signal \"CLK_12MHZ\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "C5 " "Info: Destination \"C5\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 106 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MCLK " "Info: Destination \"MCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 91 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CMCLK " "Info: Destination \"CMCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 79 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_12MHZ " "Info: Pin \"CLK_12MHZ\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_12MHZ } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12MHZ" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register pfd:Janus_pfd\|inst4 pin TUNE -24.812 ns " "Info: Slack time is -24.812 ns between source register \"pfd:Janus_pfd\|inst4\" and destination pin \"TUNE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-16.506 ns + Largest register pin " "Info: + Largest register to pin requirement is -16.506 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 15.950 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_12MHZ\" to source register is 15.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK Unassigned 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(1.294 ns) 5.814 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] 2 REG Unassigned 3 " "Info: 2: + IC(3.388 ns) + CELL(1.294 ns) = 5.814 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 7.571 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB Unassigned 1 " "Info: 3: + IC(1.557 ns) + CELL(0.200 ns) = 7.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.740 ns) 9.228 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB Unassigned 11 " "Info: 4: + IC(0.917 ns) + CELL(0.740 ns) = 9.228 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(1.294 ns) 12.399 ns osc_8k 5 REG Unassigned 5 " "Info: 5: + IC(1.877 ns) + CELL(1.294 ns) = 12.399 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.918 ns) 15.950 ns pfd:Janus_pfd\|inst4 6 REG Unassigned 3 " "Info: 6: + IC(2.633 ns) + CELL(0.918 ns) = 15.950 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { osc_8k pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.578 ns ( 34.97 % ) " "Info: Total cell delay = 5.578 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.372 ns ( 65.03 % ) " "Info: Total interconnect delay = 10.372 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 17.130 ns   Longest register " "Info:   Longest clock path from clock \"CLK_12MHZ\" to source register is 17.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK Unassigned 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(1.294 ns) 5.814 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\] 2 REG Unassigned 4 " "Info: 2: + IC(3.388 ns) + CELL(1.294 ns) = 5.814 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 7.571 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 3 COMB Unassigned 1 " "Info: 3: + IC(1.557 ns) + CELL(0.200 ns) = 7.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 8.751 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.440 ns) + CELL(0.740 ns) = 8.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.740 ns) 10.408 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB Unassigned 11 " "Info: 5: + IC(0.917 ns) + CELL(0.740 ns) = 10.408 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(1.294 ns) 13.579 ns osc_8k 6 REG Unassigned 5 " "Info: 6: + IC(1.877 ns) + CELL(1.294 ns) = 13.579 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.918 ns) 17.130 ns pfd:Janus_pfd\|inst4 7 REG Unassigned 3 " "Info: 7: + IC(2.633 ns) + CELL(0.918 ns) = 17.130 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { osc_8k pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.318 ns ( 36.88 % ) " "Info: Total cell delay = 6.318 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.812 ns ( 63.12 % ) " "Info: Total interconnect delay = 10.812 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.306 ns - Longest register pin " "Info: - Longest register to pin delay is 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst4 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.200 ns) 3.034 ns TUNE~1 2 COMB Unassigned 1 " "Info: 2: + IC(2.834 ns) + CELL(0.200 ns) = 3.034 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { pfd:Janus_pfd|inst4 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 4.214 ns TUNE~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 4.214 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.322 ns) 8.306 ns TUNE 4 PIN Unassigned 0 " "Info: 4: + IC(1.770 ns) + CELL(2.322 ns) = 8.306 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 36.52 % ) " "Info: Total cell delay = 3.033 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 63.48 % ) " "Info: Total interconnect delay = 5.273 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.306 ns register pin " "Info: Estimated most critical path is register to pin delay of 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst4 1 REG LAB_X7_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y2; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.200 ns) 3.034 ns TUNE~1 2 COMB LAB_X5_Y3 1 " "Info: 2: + IC(2.834 ns) + CELL(0.200 ns) = 3.034 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { pfd:Janus_pfd|inst4 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 4.214 ns TUNE~2 3 COMB LAB_X5_Y3 1 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 4.214 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.322 ns) 8.306 ns TUNE 4 PIN PIN_85 0 " "Info: 4: + IC(1.770 ns) + CELL(2.322 ns) = 8.306 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 36.52 % ) " "Info: Total cell delay = 3.033 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 63.48 % ) " "Info: Total interconnect delay = 5.273 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Info: Average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CMODE GND " "Info: Pin CMODE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CMODE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMODE" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 80 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMODE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP4 GND " "Info: Pin EXP4 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EXP4 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXP4" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 86 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXP4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPF VCC " "Info: Pin HPF has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HPF } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HPF" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HPF } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nCS GND " "Info: Pin nCS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { nCS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "nCS" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 92 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE1 GND " "Info: Pin SMODE1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SMODE1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMODE1" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMODE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE2 VCC " "Info: Pin SMODE2 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SMODE2 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMODE2" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 99 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMODE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ZCAL VCC " "Info: Pin ZCAL has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ZCAL } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZCAL" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 102 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZCAL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C15 VCC " "Info: Pin C15 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C15" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 116 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "PTT (inverted) " "Info: Following pins have the same output enable: PTT (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C15 3.3-V LVTTL " "Info: Type bi-directional pin C15 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C15" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 116 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 18:54:51 2009 " "Info: Processing ended: Sat Apr 11 18:54:51 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
