`timescale 1ns/100fs

`define numAddr 8
`define numWords 256
`define wordLength 32

module SRAM1RW256x32 (A, CE, WEB, OEB, CSB, I, O);
    input wire CE;
    input wire WEB;
    input wire OEB;
    input wire CSB;

    input wire [`numAddr-1:0] A;
    input wire [`wordLength-1:0] I;
    output wire [`wordLength-1:0] O;

    SRAM1RW256x32_1bit sram_IO0 (CE, WEB, A, OEB, CSB, I[0], O[0]);
    SRAM1RW256x32_1bit sram_IO1 (CE, WEB, A, OEB, CSB, I[1], O[1]);
    SRAM1RW256x32_1bit sram_IO2 (CE, WEB, A, OEB, CSB, I[2], O[2]);
    SRAM1RW256x32_1bit sram_IO3 (CE, WEB, A, OEB, CSB, I[3], O[3]);
    SRAM1RW256x32_1bit sram_IO4 (CE, WEB, A, OEB, CSB, I[4], O[4]);
    SRAM1RW256x32_1bit sram_IO5 (CE, WEB, A, OEB, CSB, I[5], O[5]);
    SRAM1RW256x32_1bit sram_IO6 (CE, WEB, A, OEB, CSB, I[6], O[6]);
    SRAM1RW256x32_1bit sram_IO7 (CE, WEB, A, OEB, CSB, I[7], O[7]);
    SRAM1RW256x32_1bit sram_IO8 (CE, WEB, A, OEB, CSB, I[8], O[8]);
    SRAM1RW256x32_1bit sram_IO9 (CE, WEB, A, OEB, CSB, I[9], O[9]);
    SRAM1RW256x32_1bit sram_IO10 (CE, WEB, A, OEB, CSB, I[10], O[10]);
    SRAM1RW256x32_1bit sram_IO11 (CE, WEB, A, OEB, CSB, I[11], O[11]);
    SRAM1RW256x32_1bit sram_IO12 (CE, WEB, A, OEB, CSB, I[12], O[12]);
    SRAM1RW256x32_1bit sram_IO13 (CE, WEB, A, OEB, CSB, I[13], O[13]);
    SRAM1RW256x32_1bit sram_IO14 (CE, WEB, A, OEB, CSB, I[14], O[14]);
    SRAM1RW256x32_1bit sram_IO15 (CE, WEB, A, OEB, CSB, I[15], O[15]);
    SRAM1RW256x32_1bit sram_IO16 (CE, WEB, A, OEB, CSB, I[16], O[16]);
    SRAM1RW256x32_1bit sram_IO17 (CE, WEB, A, OEB, CSB, I[17], O[17]);
    SRAM1RW256x32_1bit sram_IO18 (CE, WEB, A, OEB, CSB, I[18], O[18]);
    SRAM1RW256x32_1bit sram_IO19 (CE, WEB, A, OEB, CSB, I[19], O[19]);
    SRAM1RW256x32_1bit sram_IO20 (CE, WEB, A, OEB, CSB, I[20], O[20]);
    SRAM1RW256x32_1bit sram_IO21 (CE, WEB, A, OEB, CSB, I[21], O[21]);
    SRAM1RW256x32_1bit sram_IO22 (CE, WEB, A, OEB, CSB, I[22], O[22]);
    SRAM1RW256x32_1bit sram_IO23 (CE, WEB, A, OEB, CSB, I[23], O[23]);
    SRAM1RW256x32_1bit sram_IO24 (CE, WEB, A, OEB, CSB, I[24], O[24]);
    SRAM1RW256x32_1bit sram_IO25 (CE, WEB, A, OEB, CSB, I[25], O[25]);
    SRAM1RW256x32_1bit sram_IO26 (CE, WEB, A, OEB, CSB, I[26], O[26]);
    SRAM1RW256x32_1bit sram_IO27 (CE, WEB, A, OEB, CSB, I[27], O[27]);
    SRAM1RW256x32_1bit sram_IO28 (CE, WEB, A, OEB, CSB, I[28], O[28]);
    SRAM1RW256x32_1bit sram_IO29 (CE, WEB, A, OEB, CSB, I[29], O[29]);
    SRAM1RW256x32_1bit sram_IO30 (CE, WEB, A, OEB, CSB, I[30], O[30]);
    SRAM1RW256x32_1bit sram_IO31 (CE, WEB, A, OEB, CSB, I[31], O[31]);
endmodule


module SRAM1RW256x32_1bit (CE_i, WEB_i, A_i, OEB_i, CSB_i, I_i, O_i);
    input CE_i;
    input WEB_i;
    input OEB_i;
    input CSB_i;

    input [`numAddr-1:0] A_i;
    input I_i;

    output reg O_i;

    wire RE;
    wire WE;

    reg memory[`numWords-1:0];
    reg data_out;

    and u1 (RE, ~CSB_i, WEB_i);
    and u2 (WE, ~CSB_i, ~WEB_i);

    always @(posedge CE_i) begin
        if (RE)
            data_out <= memory[A_i];
    end

     always @(posedge CE_i) begin
        if (WE)
            memory[A_i] <= I_i;
    end

    always @(data_out or OEB_i) begin
        if(!OEB_i)
            O_i = data_out;
        else
            O_i = 1'bz;
    end
endmodule