<stg><name>bnn_xcel_Pipeline_outer</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %o_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reshaped = alloca i32 1

]]></Node>
<StgValue><ssdm name="reshaped"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %o_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.3.i:0 %c = load i6 %o_index

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="6">
<![CDATA[
for.inc.3.i:1 %trunc_ln154 = trunc i6 %c

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.3.i:2 %icmp_ln154 = icmp_eq  i6 %c, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.3.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.3.i:4 %add_ln154 = add i6 %c, i6 1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3.i:5 %br_ln154 = br i1 %icmp_ln154, void %for.inc.3.i.split, void %_Z7flattenPA4_A4_bPb.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.3.i.split:2 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln154, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:3 %zext_ln159_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:4 %conv2_pooled_addr = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.3.i.split:5 %or_ln159 = or i7 %tmp_s, i7 1

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:6 %zext_ln159_2 = zext i7 %or_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:7 %conv2_pooled_addr_1 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.3.i.split:8 %or_ln159_1 = or i7 %tmp_s, i7 2

]]></Node>
<StgValue><ssdm name="or_ln159_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:9 %zext_ln159_3 = zext i7 %or_ln159_1

]]></Node>
<StgValue><ssdm name="zext_ln159_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:10 %conv2_pooled_addr_2 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.3.i.split:11 %or_ln159_2 = or i7 %tmp_s, i7 3

]]></Node>
<StgValue><ssdm name="or_ln159_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:12 %zext_ln159_5 = zext i7 %or_ln159_2

]]></Node>
<StgValue><ssdm name="zext_ln159_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:13 %conv2_pooled_addr_3 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_5

]]></Node>
<StgValue><ssdm name="conv2_pooled_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:14 %conv2_pooled_1_addr = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:15 %conv2_pooled_1_addr_1 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:16 %conv2_pooled_1_addr_2 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:17 %conv2_pooled_1_addr_3 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_5

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_addr_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:18 %conv2_pooled_2_addr = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:19 %conv2_pooled_2_addr_1 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:20 %conv2_pooled_2_addr_2 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:21 %conv2_pooled_2_addr_3 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_5

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:22 %conv2_pooled_3_addr = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:23 %conv2_pooled_3_addr_1 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:24 %conv2_pooled_3_addr_2 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.i.split:25 %conv2_pooled_3_addr_3 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_5

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:30 %conv2_pooled_load = load i7 %conv2_pooled_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:34 %conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:38 %conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:42 %conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:46 %conv2_pooled_1_load = load i7 %conv2_pooled_1_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:50 %conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:54 %conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:58 %conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:62 %conv2_pooled_2_load = load i7 %conv2_pooled_2_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:66 %conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:70 %conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:74 %conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:78 %conv2_pooled_3_load = load i7 %conv2_pooled_3_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:82 %conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:86 %conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:90 %conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3.i.split:93 %store_ln154 = store i6 %add_ln154, i6 %o_index

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="512">
<![CDATA[
_Z7flattenPA4_A4_bPb.exit.exitStub:0 %reshaped_load_1 = load i512 %reshaped

]]></Node>
<StgValue><ssdm name="reshaped_load_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
_Z7flattenPA4_A4_bPb.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %reshaped_out, i512 %reshaped_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
_Z7flattenPA4_A4_bPb.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="512">
<![CDATA[
for.inc.3.i.split:0 %reshaped_load = load i512 %reshaped

]]></Node>
<StgValue><ssdm name="reshaped_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:1 %zext_ln154 = zext i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:26 %zext_ln154_1 = zext i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:27 %zext_ln154_2 = zext i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln154_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.3.i.split:28 %specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln155"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.3.i.split:29 %specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:30 %conv2_pooled_load = load i7 %conv2_pooled_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:31 %tmp = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %reshaped_load, i64 %zext_ln154, i1 %conv2_pooled_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.3.i.split:32 %xor_ln158 = xor i6 %c, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:33 %zext_ln159 = zext i6 %xor_ln158

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:34 %conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:35 %tmp_2018 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp, i64 %zext_ln159, i1 %conv2_pooled_load_1

]]></Node>
<StgValue><ssdm name="tmp_2018"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc.3.i.split:36 %zext_ln159_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln159_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:37 %zext_ln159_6 = zext i7 %zext_ln159_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln159_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:38 %conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:39 %tmp_2019 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2018, i64 %zext_ln159_6, i1 %conv2_pooled_load_2

]]></Node>
<StgValue><ssdm name="tmp_2019"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:40 %sext_ln159 = sext i6 %xor_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:41 %zext_ln159_7 = zext i7 %sext_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:42 %conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_load_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:43 %tmp_2020 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2019, i64 %zext_ln159_7, i1 %conv2_pooled_load_3

]]></Node>
<StgValue><ssdm name="tmp_2020"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc.3.i.split:44 %zext_ln159_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln159_3_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:45 %zext_ln159_9 = zext i8 %zext_ln159_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln159_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:46 %conv2_pooled_1_load = load i7 %conv2_pooled_1_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:47 %tmp_2021 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2020, i64 %zext_ln159_9, i1 %conv2_pooled_1_load

]]></Node>
<StgValue><ssdm name="tmp_2021"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.3.i.split:48 %add_ln158 = add i8 %zext_ln154_2, i8 160

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:49 %zext_ln159_4 = zext i8 %add_ln158

]]></Node>
<StgValue><ssdm name="zext_ln159_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:50 %conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:51 %tmp_2022 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2021, i64 %zext_ln159_4, i1 %conv2_pooled_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_2022"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:52 %sext_ln159_1 = sext i7 %zext_ln159_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:53 %zext_ln159_11 = zext i8 %sext_ln159_1

]]></Node>
<StgValue><ssdm name="zext_ln159_11"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:54 %conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:55 %tmp_2023 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2022, i64 %zext_ln159_11, i1 %conv2_pooled_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_2023"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:56 %sext_ln159_2 = sext i6 %xor_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:57 %zext_ln159_12 = zext i8 %sext_ln159_2

]]></Node>
<StgValue><ssdm name="zext_ln159_12"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:58 %conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_1_load_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:59 %tmp_2024 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2023, i64 %zext_ln159_12, i1 %conv2_pooled_1_load_3

]]></Node>
<StgValue><ssdm name="tmp_2024"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc.3.i.split:60 %zext_ln159_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln159_7_cast"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:61 %zext_ln159_13 = zext i9 %zext_ln159_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln159_13"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:62 %conv2_pooled_2_load = load i7 %conv2_pooled_2_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:63 %tmp_2025 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2024, i64 %zext_ln159_13, i1 %conv2_pooled_2_load

]]></Node>
<StgValue><ssdm name="tmp_2025"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.3.i.split:64 %add_ln158_1 = add i9 %zext_ln154_1, i9 288

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:65 %zext_ln159_8 = zext i9 %add_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln159_8"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:66 %conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:67 %tmp_2026 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2025, i64 %zext_ln159_8, i1 %conv2_pooled_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_2026"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc.3.i.split:68 %zext_ln159_9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %c

]]></Node>
<StgValue><ssdm name="zext_ln159_9_cast"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:69 %zext_ln159_14 = zext i9 %zext_ln159_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln159_14"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:70 %conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:71 %tmp_2027 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2026, i64 %zext_ln159_14, i1 %conv2_pooled_2_load_2

]]></Node>
<StgValue><ssdm name="tmp_2027"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.3.i.split:72 %add_ln158_2 = add i9 %zext_ln154_1, i9 352

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:73 %zext_ln159_10 = zext i9 %add_ln158_2

]]></Node>
<StgValue><ssdm name="zext_ln159_10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:74 %conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_2_load_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:75 %tmp_2028 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2027, i64 %zext_ln159_10, i1 %conv2_pooled_2_load_3

]]></Node>
<StgValue><ssdm name="tmp_2028"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:76 %sext_ln159_3 = sext i8 %zext_ln159_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln159_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:77 %zext_ln159_15 = zext i9 %sext_ln159_3

]]></Node>
<StgValue><ssdm name="zext_ln159_15"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:78 %conv2_pooled_3_load = load i7 %conv2_pooled_3_addr

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:79 %tmp_2029 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2028, i64 %zext_ln159_15, i1 %conv2_pooled_3_load

]]></Node>
<StgValue><ssdm name="tmp_2029"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8">
<![CDATA[
for.inc.3.i.split:80 %sext_ln159_4 = sext i8 %add_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:81 %zext_ln159_16 = zext i9 %sext_ln159_4

]]></Node>
<StgValue><ssdm name="zext_ln159_16"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:82 %conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:83 %tmp_2030 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2029, i64 %zext_ln159_16, i1 %conv2_pooled_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_2030"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:84 %sext_ln159_5 = sext i7 %zext_ln159_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln159_5"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:85 %zext_ln159_17 = zext i9 %sext_ln159_5

]]></Node>
<StgValue><ssdm name="zext_ln159_17"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:86 %conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:87 %tmp_2031 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2030, i64 %zext_ln159_17, i1 %conv2_pooled_3_load_2

]]></Node>
<StgValue><ssdm name="tmp_2031"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="6">
<![CDATA[
for.inc.3.i.split:88 %sext_ln159_6 = sext i6 %xor_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="9">
<![CDATA[
for.inc.3.i.split:89 %zext_ln159_18 = zext i9 %sext_ln159_6

]]></Node>
<StgValue><ssdm name="zext_ln159_18"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="7">
<![CDATA[
for.inc.3.i.split:90 %conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3

]]></Node>
<StgValue><ssdm name="conv2_pooled_3_load_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.3.i.split:91 %tmp_2032 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2031, i64 %zext_ln159_18, i1 %conv2_pooled_3_load_3

]]></Node>
<StgValue><ssdm name="tmp_2032"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
for.inc.3.i.split:92 %store_ln154 = store i512 %tmp_2032, i512 %reshaped

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.inc.3.i.split:94 %br_ln154 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
