# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/Sreg6.sv} 
