LAB 05
Procedure:
 combinational circuit of seven segment was made
 k maps for cathode  and anodes are made
 vivada and questasim simulation was observed
 system verilog code were build
 
