// Seed: 3447363576
module module_0;
  tri0 id_2;
  id_3(
      id_2, 1'b0, id_1
  );
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  wand id_5,
    output wire id_6,
    input  wor  id_7,
    input  wand id_8,
    input  tri1 id_9,
    input  wor  id_10
    , id_13,
    output wand id_11
);
  wire id_14;
  assign id_6 = 1 ^ id_13;
  module_0();
endmodule
