 
****************************************
Report : area
Design : FPAdder
Version: G-2012.06-SP2
Date   : Mon Dec 28 22:39:07 2015
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary_ss0p95vn40c (File: /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db)

Number of ports:                           99
Number of nets:                           296
Number of cells:                          147
Number of combinational cells:             45
Number of sequential cells:                98
Number of macros:                           0
Number of buf/inv:                          4
Number of references:                      11

Combinational area:       3139.331998
Buf/Inv area:              516.572000
Noncombinational area:     443.155984
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          3582.487981
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------
FPAdder                           3582.4880    100.0    75.0120   443.1560  0.0000  FPAdder
Adder                              729.9040     20.4   174.2300     0.0000  0.0000  Adder24Bit
Adder/CL                           181.6780      5.1   181.6780     0.0000  0.0000  carryLookAheadAdder
Adder/Comp                         170.5060      4.8     0.0000     0.0000  0.0000  comparator24bit
Adder/Comp/add_13                   77.6720      2.2    77.6720     0.0000  0.0000  comparator24bit_DW01_add_1
Adder/Comp/sub_add_11_b0            92.8340      2.6    92.8340     0.0000  0.0000  comparator24bit_DW01_sub_1
Adder/add_23                        63.5740      1.8    63.5740     0.0000  0.0000  Adder24Bit_DW01_add_6
Adder/add_24                        64.6380      1.8    64.6380     0.0000  0.0000  Adder24Bit_DW01_add_5
Adder/add_33                        75.2780      2.1    75.2780     0.0000  0.0000  Adder24Bit_DW01_add_4
Norm                              1949.7800     54.4  1949.7800     0.0000  0.0000  Normalize
comparator                         114.6460      3.2    45.7520     0.0000  0.0000  comparator8bit
comparator/add_14                   49.4760      1.4    49.4760     0.0000  0.0000  comparator8bit_DW01_add_2
comparator/add_18                   19.4180      0.5    19.4180     0.0000  0.0000  comparator8bit_DW01_inc_0
shift                              269.9900      7.5    45.4860     0.0000  0.0000  shiftRegister
shift/srl_15                       224.5040      6.3   224.5040     0.0000  0.0000  shiftRegister_DW_rightsh_2
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------
Total                                                 3139.3320   443.1560  0.0000

1
