module LESS_THEN #(parameter BITS=8)
						(input [BITS-1:0] A,B,
						 input mode,
						 output res);
wire turn;

assign turn = mode^(A[BITS-1]&~B[BITS-1]);

assign res = turn^res_bus[0];


genvar i;

generate

	wire [BITS:0]res_bus;

	for(i=BITS;i>0;i=i-1) begin: i_loop
	 
		wire tmp_res;
		assign tmp_res = A[i-1]^B[i-1];
		
		res_bus[i-1] = res_bus[i]? res_bus[i] : tmp_res? A[i-1] : res_bus[i] ; 
	
	end

endgenerate						 
endmodule
