0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/Flip_Flop_t.v,1601692919,verilog,,,,Flip_Flop_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/Lab2_Flip_Flop.v,1601692803,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/Flip_Flop_t.v,,Flip_Flop;Latch,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/Lab2_NAND_implement.v,1602082648,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/NAND_implement_t.v,,AND_by_NAND;MUX_2_to_1_by_NAND;MUX_8_to_1_by_NAND;NAND_Implement;NAND_by_NAND;NOR_by_NAND;NOT_by_NAND;OR_by_NAND;XNOR_by_NAND;XOR_by_NAND,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/Lab2_NOR_Implement.v,1601690474,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/NOR_Implement_t.v,,AND_by_NOR;MUX_2_to_1_by_NOR;MUX_8_to_1_by_NOR;NAND_by_NOR;NOR_Implement;NOR_by_NOR;NOT_by_NOR;OR_by_NOR;XNOR_by_NOR;XOR_by_NOR,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/NAND_implement_t.v,1601689960,verilog,,,,NAND_Implement_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/Basic_Problems/Basic_Problems.srcs/sources_1/imports/tmp_srcs/NOR_Implement_t.v,1601375908,verilog,,,,NOR_Implement_t,,,,,,,,
