{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720503986090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720503986091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 02:46:25 2024 " "Processing started: Tue Jul  9 02:46:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720503986091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503986091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ff_d -c ff_d " "Command: quartus_map --read_settings_files=on --write_settings_files=off ff_d -c ff_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503986091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720503986255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720503986255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nFF.vhd 5 1 " "Found 5 design units, including 1 entities, in source file nFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nFF-with_process " "Found design unit 1: nFF-with_process" {  } { { "nFF.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/nFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nFF-with_generate " "Found design unit 2: nFF-with_generate" {  } { { "nFF.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/nFF.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nFF-without_generate " "Found design unit 3: nFF-without_generate" {  } { { "nFF.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/nFF.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cfg_ff_teste " "Found design unit 4: cfg_ff_teste" {  } { { "nFF.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/nFF.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993561 ""} { "Info" "ISGN_ENTITY_NAME" "1 nFF " "Found entity 1: nFF" {  } { { "nFF.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/nFF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503993561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 5 1 " "Found 5 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-ff_v1 " "Found design unit 1: ff_d-ff_v1" {  } { { "ff_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/ff_d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ff_d-ff_v2 " "Found design unit 2: ff_d-ff_v2" {  } { { "ff_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/ff_d.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ff_d-ff_v3 " "Found design unit 3: ff_d-ff_v3" {  } { { "ff_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/ff_d.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ff_d-ff_v4 " "Found design unit 4: ff_d-ff_v4" {  } { { "ff_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/ff_d.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/ff_d.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503993562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.vhd 3 1 " "Found 3 design units, including 1 entities, in source file latch_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_d-latch_v1 " "Found design unit 1: latch_d-latch_v1" {  } { { "latch_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/latch_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_cfg " "Found design unit 2: latch_cfg" {  } { { "latch_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/latch_d.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993563 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_d " "Found entity 1: latch_d" {  } { { "latch_d.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/ff/latch_d.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720503993563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503993563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nFF " "Elaborating entity \"nFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720503993605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720503993954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720503994360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720503994360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720503994454 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720503994454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720503994454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720503994454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720503994529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 02:46:34 2024 " "Processing ended: Tue Jul  9 02:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720503994529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720503994529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720503994529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720503994529 ""}
