--------------------------------------------------------------------------------
Release 8.1.03i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:\Xilinx81\bin\nt\trce.exe -ise pt8612.ise -intstyle ise -e 3 -l 3 -s 6 -xml
HD_Gen_Module HD_Gen_Module.ncd -o HD_Gen_Module.twr HD_Gen_Module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 173 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.239ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY =
        0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.631ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.261ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY
        = 0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.635ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suPhClkDiv2" MAXDELAY
        = 0.7 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.571ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/clkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/phClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.467ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddr_rst_dqs_div_o/mem_interface_top_inst/ddr2_top0/rst_dqs_div_int"
        MAXDELAY = 0.7 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.058ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.120ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.065ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.422ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.308ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.701ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.312ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.192ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.158ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.002ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.014ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.258ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.085ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.045ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.508ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.272ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.471ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.180ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.477ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.100ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.284ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.718ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.501ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.152ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.992ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.732ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.575ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.968ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.428ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.033ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.335ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.520ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.059ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.920ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.926ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.167ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.885ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.331ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.301ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.082ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.741ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.280ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.118ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.837ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.812ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed"
        
MAXDELAY = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.114ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.055ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.699ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<0>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.041ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<0>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.207ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.878ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.321ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.024ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.668ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.415ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.985ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.102ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.869ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.279ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.160ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.277ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.279ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.909ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.461ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.331ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.886ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.935ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.460ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.157ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.130ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.147ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.107ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.394ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.949ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.132ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.096ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.225ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.378ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.234ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.114ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.962ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.879ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.269ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.104ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.325ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.865ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.982ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.097ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.169ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.929ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.227ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.863ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.091ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.443ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.479ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.102ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.642ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.132ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.909ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.657ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.157ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.117ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.877ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.646ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.201ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_27_i = PERIOD TIMEGRP "clk_27_i" 27 MHz HIGH 50% INPUT_JITTER 1 ns;

 16774 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.807ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 602 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.583ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        0 ns;

 6575 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.248ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_F2F = MAXDELAY FROM TIMEGRP "pll_ffs_on_27_mhz" TO TIMEGRP
        "pll_ffs_on_148_mhz" 2 ns;

 2 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.781ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "double_cycle" TO TIMEGRP "double_cycle"
        TS_brefclk_p_i / 2;

 6137 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.462ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_4cycle = MAXDELAY FROM TIMEGRP "quad_cycle" TO TIMEGRP "quad_cycle"
        TS_brefclk_p_i / 4;

 8620 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.815ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS01_path" TIG;

 8 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS02_path" TIG;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS05_path" TIG;

 6 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm"
        TS_brefclk2_n_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm"
        TS_brefclk2_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm"
        TS_brefclk2_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0"
        TS_brefclk2_p_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0"
        TS_brefclk2_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0"
        TS_brefclk2_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_1"
        TS_brefclk_n_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_1"
        TS_brefclk_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_1 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_1"
        TS_brefclk_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_2"
        TS_brefclk_p_i HIGH 50% INPUT_JITTER 0 ns;

 5486 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_2"
        TS_brefclk_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 60299 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.658ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_2 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_2"
        TS_brefclk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.258ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.462|    3.108|    3.220|    5.152|
brefclk2_p_i   |    8.462|    3.108|    3.220|    5.152|
brefclk_n_i    |    8.462|    3.108|    3.220|    5.152|
brefclk_p_i    |    8.462|    3.108|    3.220|    5.152|
clk_27_i       |    1.781|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.462|    3.108|    3.220|    5.152|
brefclk2_p_i   |    8.462|    3.108|    3.220|    5.152|
brefclk_n_i    |    8.462|    3.108|    3.220|    5.152|
brefclk_p_i    |    8.462|    3.108|    3.220|    5.152|
clk_27_i       |    1.781|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.462|    3.108|    3.220|    5.152|
brefclk2_p_i   |    8.462|    3.108|    3.220|    5.152|
brefclk_n_i    |    8.462|    3.108|    3.220|    5.152|
brefclk_p_i    |    8.462|    3.108|    3.220|    5.152|
clk_27_i       |    1.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    8.462|    3.108|    3.220|    5.152|
brefclk2_p_i   |    8.462|    3.108|    3.220|    5.152|
brefclk_n_i    |    8.462|    3.108|    3.220|    5.152|
brefclk_p_i    |    8.462|    3.108|    3.220|    5.152|
clk_27_i       |    1.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_27_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27_i       |    7.807|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 104517 paths, 149 nets, and 28575 connections

Design statistics:
   Minimum period:   8.462ns (Maximum frequency: 118.175MHz)
   Maximum path delay from/to any node:   8.462ns
   Maximum net delay:   1.920ns


Analysis completed Thu Jul 19 14:56:33 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 247 MB
