Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun 22 16:18:44 2019
| Host         : DESKTOP-BJGGVCP running 64-bit major release  (build 9200)
| Command      : report_methodology -file LFSR_16_BIT_methodology_drc_routed.rpt -pb LFSR_16_BIT_methodology_drc_routed.pb -rpx LFSR_16_BIT_methodology_drc_routed.rpx
| Design       : LFSR_16_BIT
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 81
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 32         |
| TIMING-18 | Warning  | Missing input or output delay | 33         |
| TIMING-20 | Warning  | Non-clocked latch             | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[0]_C/CLR, actual_value_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[10]_C/CLR, actual_value_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[11]_C/CLR, actual_value_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[12]_C/CLR, actual_value_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[13]_C/CLR, actual_value_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[14]_C/CLR, actual_value_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[15]_C/CLR, actual_value_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[1]_C/CLR, actual_value_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[2]_C/CLR, actual_value_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[3]_C/CLR, actual_value_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[4]_C/CLR, actual_value_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[5]_C/CLR, actual_value_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[6]_C/CLR, actual_value_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[7]_C/CLR, actual_value_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[8]_C/CLR, actual_value_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell actual_value_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) actual_value_reg[9]_C/CLR, actual_value_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on input_value[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on input_value[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input_value[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on input_value[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on input_value[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on input_value[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on input_value[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on input_value[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input_value[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on input_value[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on input_value[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on input_value[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on input_value[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on input_value[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on input_value[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on input_value[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on output_value[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on output_value[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on output_value[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on output_value[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on output_value[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on output_value[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on output_value[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on output_value[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on output_value[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on output_value[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on output_value[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on output_value[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on output_value[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on output_value[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on output_value[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on output_value[9] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch actual_value_reg[0]_LDC cannot be properly analyzed as its control pin actual_value_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch actual_value_reg[10]_LDC cannot be properly analyzed as its control pin actual_value_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch actual_value_reg[11]_LDC cannot be properly analyzed as its control pin actual_value_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch actual_value_reg[12]_LDC cannot be properly analyzed as its control pin actual_value_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch actual_value_reg[13]_LDC cannot be properly analyzed as its control pin actual_value_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch actual_value_reg[14]_LDC cannot be properly analyzed as its control pin actual_value_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch actual_value_reg[15]_LDC cannot be properly analyzed as its control pin actual_value_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch actual_value_reg[1]_LDC cannot be properly analyzed as its control pin actual_value_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch actual_value_reg[2]_LDC cannot be properly analyzed as its control pin actual_value_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch actual_value_reg[3]_LDC cannot be properly analyzed as its control pin actual_value_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch actual_value_reg[4]_LDC cannot be properly analyzed as its control pin actual_value_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch actual_value_reg[5]_LDC cannot be properly analyzed as its control pin actual_value_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch actual_value_reg[6]_LDC cannot be properly analyzed as its control pin actual_value_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch actual_value_reg[7]_LDC cannot be properly analyzed as its control pin actual_value_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch actual_value_reg[8]_LDC cannot be properly analyzed as its control pin actual_value_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch actual_value_reg[9]_LDC cannot be properly analyzed as its control pin actual_value_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


