IRQF_TRIGGER_NONE	,	V_142
chip_select	,	V_42
tx_dma	,	V_82
of_match_node	,	F_35
DIV_ROUND_UP	,	F_10
SPI_CMD_PAUSE_IE	,	V_36
cpha	,	V_11
tx_sgl_len	,	V_79
SPI_CMD_SAMPLE_SEL	,	V_34
len	,	V_91
dev	,	V_119
SPI_CFG0_SCK_HIGH_OFFSET	,	V_55
state	,	V_46
gpio_is_valid	,	F_26
spi_message	,	V_9
devm_spi_register_master	,	F_52
cur_msg	,	V_108
enhance_timing	,	V_30
__LITTLE_ENDIAN	,	F_6
xfer	,	V_49
MTK_SPI_PAUSE_INT_STATUS	,	V_106
"mediatek,pad-select"	,	L_3
rx_dma	,	V_85
clk_set_parent	,	F_49
SPI_CS_HIGH	,	V_101
pad_num	,	V_135
SPI_CMD_DEASSERT	,	V_39
SPI_CFG0_REG	,	V_60
mtk_spi_interrupt	,	F_28
of_node	,	V_122
"failed to probe of_node\n"	,	L_2
GFP_KERNEL	,	V_136
SPI_CPOL	,	V_20
device	,	V_148
spi_master_get_devdata	,	F_5
rx_mlsb	,	V_25
SPI_CMD_TX_DMA	,	V_37
mtk_spi_setup	,	F_25
trans	,	V_104
"can't get CS GPIO %i\n"	,	L_20
must_tx	,	V_132
mult_delta	,	V_78
controller_data	,	V_17
mtk_spi_runtime_resume	,	F_65
devm_gpio_request	,	F_53
reg_val	,	V_3
rx_sgl	,	V_84
packet_loop	,	V_68
rx_sgl_len	,	V_80
min	,	F_18
transfer_one	,	V_126
sel_clk	,	V_144
num_chipselect	,	V_146
mtk_chip_config	,	V_15
devm_ioremap_resource	,	F_41
SPI_CMD_FINISH_IE	,	V_35
irq	,	V_102
MTK_SPI_PAUSED	,	V_107
i	,	V_117
spi_device	,	V_13
spi_master_suspend	,	F_60
SPI_CMD_PAUSE_EN	,	V_45
spi_clk	,	V_53
SPI_CMD_RX_ENDIAN	,	V_28
"failed to get irq (%d)\n"	,	L_7
mtk_spi_set_cs	,	F_7
"parent-clk"	,	L_9
MT8173_SPI_MAX_PAD_SEL	,	V_137
platform_device	,	V_111
tx_buf	,	V_93
"failed to determine base address\n"	,	L_6
"failed to enable spi_clk (%d)\n"	,	L_15
SPI_ADJUST_CFG0_CS_SETUP_OFFSET	,	V_59
cs_gpios	,	V_147
SPI_ADJUST_CFG0_SCK_LOW_OFFSET	,	V_56
of_property_count_u32_elems	,	F_36
SPI_ADJUST_CFG0_CS_HOLD_OFFSET	,	V_58
cs_pol	,	V_31
cs_gpio	,	V_100
rx_sg	,	V_97
sgl	,	V_96
mtk_spi	,	V_1
SPI_CMD_CPOL	,	V_22
platform_get_irq	,	F_44
ret	,	V_118
SPI_CMD_REG	,	V_5
res	,	V_116
mtk_default_chip_info	,	V_99
SPI_CMD_ACT	,	V_76
mtk_spi_of_match	,	V_128
clk_get_rate	,	F_9
coherent_dma_mask	,	V_141
sg_dma_address	,	F_21
platform_get_resource	,	F_40
mtk_spi_can_dma	,	F_24
SPI_CFG0_CS_SETUP_OFFSET	,	V_63
can_dma	,	V_98
need_pad_sel	,	V_40
sample_sel	,	V_33
SPI_CMD_RESUME	,	V_77
prepare_message	,	V_125
mtk_spi_get_mult_delta	,	F_14
MTK_SPI_MAX_FIFO_SIZE	,	V_90
of_id	,	V_114
dev_err	,	F_34
mtk_spi_fifo_transfer	,	F_17
mtk_spi_dma_transfer	,	F_20
"cs_gpios not specified and num_chipselect &gt; 1\n"	,	L_19
SPI_CMD_RX_DMA	,	V_38
of_device_id	,	V_113
spi_master_resume	,	F_63
mtk_spi_runtime_suspend	,	F_64
"failed to alloc spi master\n"	,	L_1
devm_clk_get	,	F_47
spi_finalize_current_transfer	,	F_30
tx_sgl	,	V_81
SPI_CMD_TX_ENDIAN	,	V_27
clk_disable_unprepare	,	F_50
MTK_SPI_PACKET_SIZE	,	V_70
speed_hz	,	V_54
packet_size	,	V_67
SPI_RX_DATA_REG	,	V_109
setup	,	V_127
base	,	V_4
ENOMEM	,	V_120
mtk_spi_remove	,	F_56
dev_get_drvdata	,	F_59
SPI_CFG1_CS_IDLE_OFFSET	,	V_66
spi_master_put	,	F_55
mtk_spi_setup_packet	,	F_11
devm_kmalloc_array	,	F_37
spi_master	,	V_7
enable	,	V_44
pm_runtime_suspended	,	F_61
SPI_CPHA	,	V_19
chip_config	,	V_16
SPI_STATUS0_REG	,	V_105
dma_mask	,	V_140
cpol	,	V_12
SPI_CFG2_REG	,	V_57
"spi-clk"	,	L_13
IRQ_HANDLED	,	V_110
mtk_spi_prepare_transfer	,	F_8
mtk_spi_suspend	,	F_58
cmd	,	V_75
pad_sel	,	V_41
SPI_TX_DATA_REG	,	V_92
ENODEV	,	V_139
mtk_spi_reset	,	F_1
sck_time	,	V_51
MTK_SPI_IDLE	,	V_47
flags	,	V_133
SPI_CMD_RXMSBF	,	V_26
"failed to clk_set_parent (%d)\n"	,	L_16
mode_bits	,	V_123
pm_runtime_disable	,	F_54
u16	,	T_2
SPI_CFG1_PACKET_LENGTH_OFFSET	,	V_73
clk_prepare_enable	,	F_48
sg_next	,	F_31
parent_clk	,	V_143
gpio_direction_output	,	F_27
SPI_CMD_RST	,	V_6
"failed to register master (%d)\n"	,	L_17
cnt	,	V_87
mtk_spi_resume	,	F_62
dev_comp	,	V_29
SPI_CFG1_PACKET_LOOP_OFFSET	,	V_74
set_cs	,	V_124
SPI_CFG0_SCK_LOW_OFFSET	,	V_61
SPI_CFG0_CS_HOLD_OFFSET	,	V_62
EINVAL	,	V_129
tx_sg	,	V_95
auto_runtime_pm	,	V_121
mtk_spi_transfer_one	,	F_23
msg	,	V_10
SPI_CMD_TXMSBF	,	V_24
data	,	V_131
SPI_CMD_CPHA	,	V_21
ioread32_rep	,	F_29
cs_time	,	V_52
tx_mlsb	,	V_23
spi_clk_hz	,	V_50
mode	,	V_18
SPI_CFG1_PACKET_LENGTH_MASK	,	V_71
pdev	,	V_112
u32	,	T_1
"failed to register irq (%d)\n"	,	L_8
"wrong pad-sel[%d]: %u\n"	,	L_5
err_disable_runtime_pm	,	V_145
cur_transfer	,	V_89
SPI_PAD_SEL_REG	,	V_43
SPI_CFG1_REG	,	V_64
resource	,	V_115
spi_transfer	,	V_48
rx_buf	,	V_94
"pad_num does not match num_chipselect(%d != %d)\n"	,	L_18
spi	,	V_14
PTR_ERR	,	F_43
SPI_TX_SRC_REG	,	V_83
SPI_CMD_CS_POL	,	V_32
mdata	,	V_2
platform_set_drvdata	,	F_39
mtk_spi_prepare_message	,	F_4
of_property_read_u32_index	,	F_38
SPI_CFG1_PACKET_LOOP_MASK	,	V_72
platform_get_drvdata	,	F_57
mtk_spi_setup_dma_addr	,	F_16
mtk_spi_probe	,	F_32
"failed to get sel-clk: %d\n"	,	L_12
IORESOURCE_MEM	,	V_138
iowrite32_rep	,	F_19
"failed to get parent-clk: %d\n"	,	L_10
SPI_CFG1_CS_IDLE_MASK	,	V_65
pm_runtime_enable	,	F_51
dev_name	,	F_46
readl	,	F_2
xfer_len	,	V_69
writel	,	F_3
"failed to get spi-clk: %d\n"	,	L_14
SPI_RX_DST_REG	,	V_86
irqreturn_t	,	T_3
"No 'mediatek,pad-select' property\n"	,	L_4
sg_dma_len	,	F_22
mtk_spi_enable_transfer	,	F_13
err_put_master	,	V_130
master	,	V_8
dev_id	,	V_103
"sel-clk"	,	L_11
min_t	,	F_12
mtk_spi_update_mdata_len	,	F_15
remainder	,	V_88
spi_alloc_master	,	F_33
SPI_MASTER_MUST_TX	,	V_134
IS_ERR	,	F_42
devm_request_irq	,	F_45
