#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 24 11:41:34 2023
# Process ID: 17574
# Current directory: /home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1
# Command line: vivado -log micro_pwm_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_pwm_wrapper.tcl
# Log file: /home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/micro_pwm_wrapper.vds
# Journal file: /home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/vivado.jou
# Running On: PC-Sten-Linux, OS: Linux, CPU Frequency: 3512.041 MHz, CPU Physical cores: 4, Host memory: 16632 MB
#-----------------------------------------------------------
source micro_pwm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sten/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top micro_pwm_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17615
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2610.324 ; gain = 0.000 ; free physical = 7212 ; free virtual = 12039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_wrapper' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/hdl/micro_pwm_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:276]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_axi_timer_0_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_axi_timer_0_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'micro_pwm_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:387]
WARNING: [Synth 8-7071] port 'generateout1' of module 'micro_pwm_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:387]
WARNING: [Synth 8-7071] port 'interrupt' of module 'micro_pwm_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:387]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'micro_pwm_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:387]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_axi_uartlite_0_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_axi_uartlite_0_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_axi_uartlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'micro_pwm_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:411]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'micro_pwm_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:411]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_clk_wiz_0_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_clk_wiz_0_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_mdm_1_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_mdm_1_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_microblaze_0_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_microblaze_0_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_microblaze_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'micro_pwm_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:451]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'micro_pwm_microblaze_0_0' has 52 connections declared, but only 51 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:451]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_microblaze_0_axi_periph_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:598]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_178KYPH' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_178KYPH' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_L5AEI5' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_L5AEI5' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_13WFS9' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1282]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_13WFS9' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1282]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_xbar_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_xbar_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'micro_pwm_xbar_0' is unconnected for instance 'xbar' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1007]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'micro_pwm_xbar_0' is unconnected for instance 'xbar' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1007]
WARNING: [Synth 8-7023] instance 'xbar' of module 'micro_pwm_xbar_0' has 40 connections declared, but only 38 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1007]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_microblaze_0_axi_periph_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:598]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1T4BMVX' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1048]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_dlmb_bram_if_cntlr_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_dlmb_bram_if_cntlr_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_dlmb_v10_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_dlmb_v10_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'micro_pwm_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1194]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'micro_pwm_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1194]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_ilmb_bram_if_cntlr_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_ilmb_bram_if_cntlr_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_ilmb_v10_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_ilmb_v10_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'micro_pwm_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1240]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'micro_pwm_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1240]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_lmb_bram_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_lmb_bram_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'micro_pwm_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1265]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'micro_pwm_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1265]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'micro_pwm_lmb_bram_0' has 16 connections declared, but only 14 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1265]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1T4BMVX' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:1048]
INFO: [Synth 8-6157] synthesizing module 'micro_pwm_rst_clk_wiz_0_100M_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_rst_clk_wiz_0_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_rst_clk_wiz_0_100M_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/.Xil/Vivado-17574-PC-Sten-Linux/realtime/micro_pwm_rst_clk_wiz_0_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'micro_pwm_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:587]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'micro_pwm_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:587]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'micro_pwm_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:587]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/synth/micro_pwm.v:276]
INFO: [Synth 8-6155] done synthesizing module 'micro_pwm_wrapper' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/hdl/micro_pwm_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_13WFS9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_13WFS9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_13WFS9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_13WFS9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_L5AEI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_L5AEI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_L5AEI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_L5AEI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_178KYPH is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_178KYPH is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_178KYPH is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_178KYPH is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.324 ; gain = 0.000 ; free physical = 8248 ; free virtual = 13137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.324 ; gain = 0.000 ; free physical = 8248 ; free virtual = 13136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.324 ; gain = 0.000 ; free physical = 8248 ; free virtual = 13136
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.324 ; gain = 0.000 ; free physical = 8248 ; free virtual = 13136
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_microblaze_0_0/micro_pwm_microblaze_0_0/micro_pwm_microblaze_0_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_microblaze_0_0/micro_pwm_microblaze_0_0/micro_pwm_microblaze_0_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0_in_context.xdc] for cell 'micro_pwm_i/clk_wiz_0'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0_in_context.xdc] for cell 'micro_pwm_i/clk_wiz_0'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_axi_uartlite_0_0/micro_pwm_axi_uartlite_0_0/micro_pwm_axi_uartlite_0_0_in_context.xdc] for cell 'micro_pwm_i/axi_uartlite_0'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_axi_uartlite_0_0/micro_pwm_axi_uartlite_0_0/micro_pwm_axi_uartlite_0_0_in_context.xdc] for cell 'micro_pwm_i/axi_uartlite_0'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_dlmb_v10_0/micro_pwm_dlmb_v10_0/micro_pwm_dlmb_v10_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_dlmb_v10_0/micro_pwm_dlmb_v10_0/micro_pwm_dlmb_v10_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_ilmb_v10_0/micro_pwm_ilmb_v10_0/micro_pwm_dlmb_v10_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_ilmb_v10_0/micro_pwm_ilmb_v10_0/micro_pwm_dlmb_v10_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_dlmb_bram_if_cntlr_0/micro_pwm_dlmb_bram_if_cntlr_0/micro_pwm_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_dlmb_bram_if_cntlr_0/micro_pwm_dlmb_bram_if_cntlr_0/micro_pwm_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_ilmb_bram_if_cntlr_0/micro_pwm_ilmb_bram_if_cntlr_0/micro_pwm_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_ilmb_bram_if_cntlr_0/micro_pwm_ilmb_bram_if_cntlr_0/micro_pwm_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_lmb_bram_0/micro_pwm_lmb_bram_0/micro_pwm_lmb_bram_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_lmb_bram_0/micro_pwm_lmb_bram_0/micro_pwm_lmb_bram_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_mdm_1_0/micro_pwm_mdm_1_0/micro_pwm_mdm_1_0_in_context.xdc] for cell 'micro_pwm_i/mdm_1'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_mdm_1_0/micro_pwm_mdm_1_0/micro_pwm_mdm_1_0_in_context.xdc] for cell 'micro_pwm_i/mdm_1'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_rst_clk_wiz_0_100M_0/micro_pwm_rst_clk_wiz_0_100M_0/micro_pwm_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'micro_pwm_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_rst_clk_wiz_0_100M_0/micro_pwm_rst_clk_wiz_0_100M_0/micro_pwm_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'micro_pwm_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_axi_timer_0_0/micro_pwm_axi_timer_0_0/micro_pwm_axi_timer_0_0_in_context.xdc] for cell 'micro_pwm_i/axi_timer_0'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_axi_timer_0_0/micro_pwm_axi_timer_0_0/micro_pwm_axi_timer_0_0_in_context.xdc] for cell 'micro_pwm_i/axi_timer_0'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_xbar_0/micro_pwm_xbar_0/micro_pwm_xbar_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_xbar_0/micro_pwm_xbar_0/micro_pwm_xbar_0_in_context.xdc] for cell 'micro_pwm_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.srcs/constrs_1/new/pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.srcs/constrs_1/new/pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/micro_pwm_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/micro_pwm_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.355 ; gain = 0.000 ; free physical = 8196 ; free virtual = 13044
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.355 ; gain = 0.000 ; free physical = 8196 ; free virtual = 13044
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'micro_pwm_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8213 ; free virtual = 13116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8210 ; free virtual = 13116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.gen/sources_1/bd/micro_pwm/ip/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0/micro_pwm_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_pwm_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8214 ; free virtual = 13120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8159 ; free virtual = 13117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module micro_pwm_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 13108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8165 ; free virtual = 12993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8165 ; free virtual = 12993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8156 ; free virtual = 12984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |micro_pwm_xbar_0               |         1|
|2     |micro_pwm_axi_timer_0_0        |         1|
|3     |micro_pwm_axi_uartlite_0_0     |         1|
|4     |micro_pwm_clk_wiz_0_0          |         1|
|5     |micro_pwm_mdm_1_0              |         1|
|6     |micro_pwm_microblaze_0_0       |         1|
|7     |micro_pwm_rst_clk_wiz_0_100M_0 |         1|
|8     |micro_pwm_dlmb_bram_if_cntlr_0 |         1|
|9     |micro_pwm_dlmb_v10_0           |         1|
|10    |micro_pwm_ilmb_bram_if_cntlr_0 |         1|
|11    |micro_pwm_ilmb_v10_0           |         1|
|12    |micro_pwm_lmb_bram_0           |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |micro_pwm_axi_timer_0        |     1|
|2     |micro_pwm_axi_uartlite_0     |     1|
|3     |micro_pwm_clk_wiz_0          |     1|
|4     |micro_pwm_dlmb_bram_if_cntlr |     1|
|5     |micro_pwm_dlmb_v10           |     1|
|6     |micro_pwm_ilmb_bram_if_cntlr |     1|
|7     |micro_pwm_ilmb_v10           |     1|
|8     |micro_pwm_lmb_bram           |     1|
|9     |micro_pwm_mdm_1              |     1|
|10    |micro_pwm_microblaze_0       |     1|
|11    |micro_pwm_rst_clk_wiz_0_100M |     1|
|12    |micro_pwm_xbar               |     1|
|13    |IBUF                         |     2|
|14    |OBUF                         |     2|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8136 ; free virtual = 12986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.355 ; gain = 0.000 ; free physical = 8188 ; free virtual = 13038
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8188 ; free virtual = 13038
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2674.355 ; gain = 0.000 ; free physical = 8280 ; free virtual = 13130
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.355 ; gain = 0.000 ; free physical = 8264 ; free virtual = 13081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8cfc298c
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2674.355 ; gain = 64.031 ; free physical = 8444 ; free virtual = 13275
INFO: [Common 17-1381] The checkpoint '/home/sten/Desktop/Digital-Systems-Development/Labo 4-5/micro_pwm/micro_pwm.runs/synth_1/micro_pwm_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file micro_pwm_wrapper_utilization_synth.rpt -pb micro_pwm_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 11:42:10 2023...
