read_verilog ../top.v
synth_xilinx
select -assert-count 3 t:FDRE
tee -a result.out dump t:FDRE
