Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto cb0707bd15e44a8cbf8fd26ab6ad4f08 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_led_top_func_impl xil_defaultlib.tb_led_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_slave_simple [spi_slave_simple_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_top
Built simulation snapshot tb_led_top_func_impl
