

================================================================
== Vivado HLS Report for 'operator_long_div11'
================================================================
* Date:           Fri Aug  3 14:13:07 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  120.00|   104.175|       15.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_int_64_div11_fu_28  |int_64_div11  |    1|    1|    1|    1|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      70|   41085|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      73|   41100|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      40|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+----+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E| FF |  LUT  |
    +------------------------+--------------+---------+-------+----+-------+
    |grp_int_64_div11_fu_28  |int_64_div11  |        0|      0|  70|  41085|
    +------------------------+--------------+---------+-------+----+-------+
    |Total                   |              |        0|      0|  70|  41085|
    +------------------------+--------------+---------+-------+----+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  2|   0|    2|          0|
    |grp_int_64_div11_fu_28_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div11 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div11 | return value |
|in_r       |  in |   64|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

