<stg><name>makeSuperPoint_alignedToLine11</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="12" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="13" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="26" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="30" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7 %row_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_list_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:8 %zext_ln1547 = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln1547"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1547

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:14 %row_list_size = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
:5 %empty = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_33, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:9 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
:10 %zext_ln1555 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1555"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:11 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
:12 %zext_ln1547_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1547_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:14 %row_list_size = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln1550 = br void

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %j = phi i9 %add_ln1550, void %.split10, i9 0, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln1550 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1550"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln1550 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln1550"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1550 = br i1 %icmp_ln1550, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="9">
<![CDATA[
.split10:1 %zext_ln1555_1 = zext i9 %j

]]></Node>
<StgValue><ssdm name="zext_ln1555_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:2 %add_ln1555 = add i12 %zext_ln1547_1, i12 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="add_ln1555"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:3 %shl_ln1555 = shl i12 %add_ln1555, i12 1

]]></Node>
<StgValue><ssdm name="shl_ln1555"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:4 %or_ln1555 = or i12 %shl_ln1555, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1555"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
.split10:5 %zext_ln1555_2 = zext i12 %or_ln1555

]]></Node>
<StgValue><ssdm name="zext_ln1555_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:6 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1555_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
.split10:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
.split10:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="9">
<![CDATA[
.split10:0 %j_cast = zext i9 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:7 %specloopname_ln1550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln1550"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:8 %row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split10:10 %store_ln1555 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1555"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split10:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %radiiDivisionList_1_4_addr = getelementptr i33 %radiiDivisionList_1_4, i64 0, i64 %zext_ln1547

]]></Node>
<StgValue><ssdm name="radiiDivisionList_1_4_addr"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="3">
<![CDATA[
:5 %radiiDivisionList_1_4_load = load i3 %radiiDivisionList_1_4_addr

]]></Node>
<StgValue><ssdm name="radiiDivisionList_1_4_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215 = sext i32 %z_top_read

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="32">
<![CDATA[
:1 %sext_ln215_25 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %ret = sub i33 %sext_ln215, i33 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="3">
<![CDATA[
:5 %radiiDivisionList_1_4_load = load i3 %radiiDivisionList_1_4_addr

]]></Node>
<StgValue><ssdm name="radiiDivisionList_1_4_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="33">
<![CDATA[
:3 %sext_ln534 = sext i33 %ret

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="33">
<![CDATA[
:6 %zext_ln1558 = zext i33 %radiiDivisionList_1_4_load

]]></Node>
<StgValue><ssdm name="zext_ln1558"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="mul_ln1558"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="mul_ln1558"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="mul_ln1558"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %i_op_assign = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln1558, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="32">
<![CDATA[
:9 %sext_ln1465 = sext i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="sext_ln1465"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln1751 = icmp_sgt  i32 %row_list_size, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1751"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln1751 = br i1 %icmp_ln1751, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, void %.lr.ph16

]]></Node>
<StgValue><ssdm name="br_ln1751"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph16:0 %trunc_ln534 = trunc i32 %row_list_size

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph16:1 %add_ln534 = add i33 %sext_ln1465, i33 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="34" op_0_bw="33">
<![CDATA[
.lr.ph16:2 %sext_ln1751 = sext i33 %add_ln534

]]></Node>
<StgValue><ssdm name="sext_ln1751"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph16:3 %br_ln1751 = br void

]]></Node>
<StgValue><ssdm name="br_ln1751"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i31 0, void %.lr.ph16, i31 %add_ln1751, void %.split8

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %start_index = phi i32 0, void %.lr.ph16, i32 %start_index_1, void %.split8

]]></Node>
<StgValue><ssdm name="start_index"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %start_value = phi i64 9223372036854775807, void %.lr.ph16, i64 %start_value_1, void %.split8

]]></Node>
<StgValue><ssdm name="start_value"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %add_ln1751 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1751"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %icmp_ln1751_1 = icmp_eq  i31 %j_1, i31 %trunc_ln534

]]></Node>
<StgValue><ssdm name="icmp_ln1751_1"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1751 = br i1 %icmp_ln1751_1, void %.split8, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit

]]></Node>
<StgValue><ssdm name="br_ln1751"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="31">
<![CDATA[
.split8:0 %trunc_ln1754_cast = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln1754_cast"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:2 %row_list_V_addr_1 = getelementptr i32 %row_list_V, i64 0, i64 %trunc_ln1754_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.split8:3 %row_list_V_load = load i8 %row_list_V_addr_1

]]></Node>
<StgValue><ssdm name="row_list_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="98" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.split8:3 %row_list_V_load = load i8 %row_list_V_addr_1

]]></Node>
<StgValue><ssdm name="row_list_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="34" op_0_bw="32">
<![CDATA[
.split8:4 %sext_ln534_2 = sext i32 %row_list_V_load

]]></Node>
<StgValue><ssdm name="sext_ln534_2"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.split8:5 %sub_ln534 = sub i34 %sext_ln534_2, i34 %sext_ln1751

]]></Node>
<StgValue><ssdm name="sub_ln534"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.split8:6 %sub_ln180 = sub i34 0, i34 %sub_ln534

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.split8:7 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
.split8:8 %adjustedZ = select i1 %tmp_23, i34 %sub_ln180, i34 %sub_ln534

]]></Node>
<StgValue><ssdm name="adjustedZ"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln1560 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln1560"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="34">
<![CDATA[
.split8:9 %sext_ln1753 = sext i34 %adjustedZ

]]></Node>
<StgValue><ssdm name="sext_ln1753"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:10 %icmp_ln1754 = icmp_slt  i64 %sext_ln1753, i64 %start_value

]]></Node>
<StgValue><ssdm name="icmp_ln1754"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:11 %start_value_1 = select i1 %icmp_ln1754, i64 %sext_ln1753, i64 %start_value

]]></Node>
<StgValue><ssdm name="start_value_1"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="31">
<![CDATA[
.split8:12 %zext_ln1754 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln1754"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:13 %start_index_1 = select i1 %icmp_ln1754, i32 %zext_ln1754, i32 %start_index

]]></Node>
<StgValue><ssdm name="start_index_1"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.split8:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit:0 %trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %zext_ln1547

]]></Node>
<StgValue><ssdm name="trapezoid_edges_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="3">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit:1 %rhs = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="3">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit:1 %rhs = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="26">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit:2 %rhs_16 = zext i26 %rhs

]]></Node>
<StgValue><ssdm name="rhs_16"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit:3 %br_ln1725 = br void

]]></Node>
<StgValue><ssdm name="br_ln1725"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i31 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i31 %add_ln1725, void %.split6

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %rbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i64 %rbVal_2, void %.split6

]]></Node>
<StgValue><ssdm name="rbVal"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %lbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i64 %lbVal_1, void %.split6

]]></Node>
<StgValue><ssdm name="lbVal"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %left_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i32 %left_bound_1, void %.split6

]]></Node>
<StgValue><ssdm name="left_bound"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %right_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i32 %right_bound_2, void %.split6

]]></Node>
<StgValue><ssdm name="right_bound"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln1725 = add i31 %j_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1725"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %icmp_ln1725 = icmp_eq  i31 %j_4, i31 %trunc_ln534

]]></Node>
<StgValue><ssdm name="icmp_ln1725"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln1725 = br i1 %icmp_ln1725, void %.split6, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1725"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="31">
<![CDATA[
.split6:0 %trunc_ln1730_cast = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln1730_cast"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %row_list_V_addr_2 = getelementptr i32 %row_list_V, i64 0, i64 %trunc_ln1730_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
.split6:3 %lhs = load i8 %row_list_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="31">
<![CDATA[
.split6:16 %zext_ln1730 = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln1730"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="130" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
.split6:3 %lhs = load i8 %row_list_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="33" op_0_bw="32">
<![CDATA[
.split6:4 %sext_ln215_26 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split6:5 %ret_13 = add i33 %sext_ln215_26, i33 %rhs_16

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split6:6 %sub_ln180_7 = sub i33 0, i33 %ret_13

]]></Node>
<StgValue><ssdm name="sub_ln180_7"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split6:7 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_13, i32 32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split6:8 %adjustedZL = select i1 %tmp_24, i33 %sub_ln180_7, i33 %ret_13

]]></Node>
<StgValue><ssdm name="adjustedZL"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split6:10 %ret_14 = sub i33 %sext_ln215_26, i33 %rhs_16

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split6:11 %sub_ln180_8 = sub i33 0, i33 %ret_14

]]></Node>
<StgValue><ssdm name="sub_ln180_8"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split6:12 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split6:13 %adjustedZR = select i1 %tmp_25, i33 %sub_ln180_8, i33 %ret_14

]]></Node>
<StgValue><ssdm name="adjustedZR"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln1564 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln1564"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="33">
<![CDATA[
.split6:9 %sext_ln1727 = sext i33 %adjustedZL

]]></Node>
<StgValue><ssdm name="sext_ln1727"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="33">
<![CDATA[
.split6:14 %sext_ln1728 = sext i33 %adjustedZR

]]></Node>
<StgValue><ssdm name="sext_ln1728"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:15 %icmp_ln1730 = icmp_slt  i64 %sext_ln1727, i64 %lbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1730"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:17 %left_bound_1 = select i1 %icmp_ln1730, i32 %zext_ln1730, i32 %left_bound

]]></Node>
<StgValue><ssdm name="left_bound_1"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:18 %lbVal_1 = select i1 %icmp_ln1730, i64 %sext_ln1727, i64 %lbVal

]]></Node>
<StgValue><ssdm name="lbVal_1"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:19 %icmp_ln1736 = icmp_slt  i64 %sext_ln1728, i64 %rbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1736"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:20 %right_bound_2 = select i1 %icmp_ln1736, i32 %zext_ln1730, i32 %right_bound

]]></Node>
<StgValue><ssdm name="right_bound_2"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:21 %rbVal_2 = select i1 %icmp_ln1736, i64 %sext_ln1728, i64 %rbVal

]]></Node>
<StgValue><ssdm name="rbVal_2"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.split6:22 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit:0 %br_ln0 = br void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:0 %start_index_0_lcssa5 = phi i32 0, void, i32 %start_index, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="start_index_0_lcssa5"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:1 %start_value_0_lcssa4 = phi i64 9223372036854775807, void, i64 %start_value, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="start_value_0_lcssa4"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:5 %add_ln1637 = add i32 %row_list_size, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1637"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:6 %icmp_ln1637 = icmp_eq  i32 %start_index_0_lcssa5, i32 %add_ln1637

]]></Node>
<StgValue><ssdm name="icmp_ln1637"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:7 %icmp_ln1586_1 = icmp_sgt  i64 %start_value_0_lcssa4, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln1586_1"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:10 %icmp_ln1642 = icmp_slt  i64 %start_value_0_lcssa4, i64 18446744073709551606

]]></Node>
<StgValue><ssdm name="icmp_ln1642"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:11 %add_ln1644 = add i32 %start_index_0_lcssa5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1644"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:4 %icmp_ln1586 = icmp_eq  i32 %start_index_0_lcssa5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1586"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586_1" val="1"/>
<literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:8 %add_ln1588 = add i32 %start_index_0_lcssa5, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1588"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:9 %select_ln1586 = select i1 %icmp_ln1586_1, i32 %add_ln1588, i32 %start_index_0_lcssa5

]]></Node>
<StgValue><ssdm name="select_ln1586"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1637" val="0"/>
<literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:12 %start_index_2 = select i1 %icmp_ln1642, i32 %add_ln1644, i32 %start_index_0_lcssa5

]]></Node>
<StgValue><ssdm name="start_index_2"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:13 %start_index_3 = select i1 %icmp_ln1586, i32 0, i32 %select_ln1586

]]></Node>
<StgValue><ssdm name="start_index_3"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:22 %start_index_4 = select i1 %icmp_ln1637, i32 %start_index_0_lcssa5, i32 %start_index_2

]]></Node>
<StgValue><ssdm name="start_index_4"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:23 %sub_ln1652 = sub i32 %start_index_4, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1652"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:24 %trunc_ln1652 = trunc i32 %sub_ln1652

]]></Node>
<StgValue><ssdm name="trunc_ln1652"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:25 %add_ln1652 = add i32 %sub_ln1652, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1652"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:2 %right_bound_0_lcssa = phi i32 0, void, i32 %right_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="right_bound_0_lcssa"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:3 %left_bound_0_lcssa = phi i32 0, void, i32 %left_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="left_bound_0_lcssa"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:14 %trunc_ln1559 = trunc i32 %start_index_3

]]></Node>
<StgValue><ssdm name="trunc_ln1559"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:15 %add_ln1591 = add i32 %start_index_3, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add_ln1591"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:16 %trunc_ln1591 = trunc i32 %right_bound_0_lcssa

]]></Node>
<StgValue><ssdm name="trunc_ln1591"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:17 %add_ln1591_1 = add i32 %right_bound_0_lcssa, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1591_1"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:18 %add_ln1591_2 = add i11 %trunc_ln1591, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1591_2"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:19 %icmp_ln1591 = icmp_sgt  i32 %add_ln1591, i32 %add_ln1591_1

]]></Node>
<StgValue><ssdm name="icmp_ln1591"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:20 %sub_ln1610 = sub i11 %add_ln1591_2, i11 %empty

]]></Node>
<StgValue><ssdm name="sub_ln1610"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:21 %select_ln1591 = select i1 %icmp_ln1591, i11 %sub_ln1610, i11 %trunc_ln1559

]]></Node>
<StgValue><ssdm name="select_ln1591"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:26 %icmp_ln1652 = icmp_slt  i32 %add_ln1652, i32 %left_bound_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln1652"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:27 %trunc_ln1652_1 = trunc i32 %left_bound_0_lcssa

]]></Node>
<StgValue><ssdm name="trunc_ln1652_1"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:28 %add_ln1652_1 = add i11 %trunc_ln1652, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1652_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:29 %select_ln1652 = select i1 %icmp_ln1652, i11 %trunc_ln1652_1, i11 %add_ln1652_1

]]></Node>
<StgValue><ssdm name="select_ln1652"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:30 %temp_start = select i1 %leftRight_read, i11 %select_ln1591, i11 %select_ln1652

]]></Node>
<StgValue><ssdm name="temp_start"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv:31 %br_ln1698 = br void

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i6 %add_ln1698_2, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %j_3 = phi i5 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i5 %select_ln1698_1, void %.split4

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %z = phi i2 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i2 %add_ln1704, void %.split4

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln1698_2 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1698_2"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln1698 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln1698"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1698 = br i1 %icmp_ln1698, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:0 %add_ln1698 = add i5 %j_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1698"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:3 %icmp_ln1704 = icmp_eq  i2 %z, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1704"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:4 %select_ln1698 = select i1 %icmp_ln1704, i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="select_ln1698"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:5 %select_ln1698_1 = select i1 %icmp_ln1704, i5 %add_ln1698, i5 %j_3

]]></Node>
<StgValue><ssdm name="select_ln1698_1"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="5">
<![CDATA[
.split4:9 %zext_ln1698 = zext i5 %select_ln1698_1

]]></Node>
<StgValue><ssdm name="zext_ln1698"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:10 %add_ln1698_1 = add i11 %zext_ln1698, i11 %temp_start

]]></Node>
<StgValue><ssdm name="add_ln1698_1"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:26 %add_ln1704 = add i2 %select_ln1698, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1704"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="11">
<![CDATA[
.split4:11 %zext_ln1709_1 = zext i11 %add_ln1698_1

]]></Node>
<StgValue><ssdm name="zext_ln1709_1"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:12 %add_ln1709_1 = add i12 %zext_ln1547_1, i12 %zext_ln1709_1

]]></Node>
<StgValue><ssdm name="add_ln1709_1"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:13 %empty_75 = shl i12 %add_ln1709_1, i12 1

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="2">
<![CDATA[
.split4:15 %zext_ln1709_2 = zext i2 %select_ln1698

]]></Node>
<StgValue><ssdm name="zext_ln1709_2"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:20 %add_ln1709_3 = add i12 %empty_75, i12 %zext_ln1709_2

]]></Node>
<StgValue><ssdm name="add_ln1709_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
.split4:6 %zext_ln1709 = zext i5 %select_ln1698_1

]]></Node>
<StgValue><ssdm name="zext_ln1709"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:7 %add_ln1709 = add i8 %zext_ln1555, i8 %zext_ln1709

]]></Node>
<StgValue><ssdm name="add_ln1709"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:8 %shl_ln1698 = shl i8 %add_ln1709, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln1698"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="2">
<![CDATA[
.split4:16 %zext_ln1709_3 = zext i2 %select_ln1698

]]></Node>
<StgValue><ssdm name="zext_ln1709_3"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:17 %add_ln1709_2 = add i8 %shl_ln1698, i8 %zext_ln1709_3

]]></Node>
<StgValue><ssdm name="add_ln1709_2"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.split4:21 %zext_ln1709_5 = zext i12 %add_ln1709_3

]]></Node>
<StgValue><ssdm name="zext_ln1709_5"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1709_5

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="12">
<![CDATA[
.split4:24 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="210" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="12">
<![CDATA[
.split4:24 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:2 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
.split4:18 %zext_ln1709_4 = zext i8 %add_ln1709_2

]]></Node>
<StgValue><ssdm name="zext_ln1709_4"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1709_4

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:23 %specloopname_ln1704 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln1704"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split4:25 %store_ln1709 = store i32 %GDarrayDecoded_load_4, i8 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln1709"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.split4:27 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="219" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32">
<![CDATA[
:0 %ret_ln1714 = ret i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="ret_ln1714"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
