Analysis & Synthesis report for LAB2a
Tue Sep 17 19:33:56 2019
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn3state
  9. State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn2state
 10. State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn1state
 11. State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn0state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Parameter Settings for User Entity Instance: Top-level Entity: |LAB2a
 16. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX
 17. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1
 18. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1
 19. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1
 20. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1
 21. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1
 22. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1
 23. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_p1
 24. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW
 25. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1
 26. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1
 27. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_m1
 28. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1
 29. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1
 30. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp2_2n_p1
 31. Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_p1
 32. Parameter Settings for User Entity Instance: Adder_2_2n:\converter:sum_m1
 33. Parameter Settings for User Entity Instance: Adder_2_n_neg1:\converter:sum_m2
 34. Parameter Settings for User Entity Instance: Adder_2_n_neg1:\converter:sum_m2|Mux2_1:MUX2_5
 35. Parameter Settings for User Entity Instance: Adder_2_n_pos1:\converter:sum_m3
 36. Parameter Settings for User Entity Instance: Adder_2_n_pos1:\converter:sum_m3|Mux2_1:MUX2_5
 37. Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin
 38. Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1
 39. Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1
 40. Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1
 41. Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1"
 42. Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1"
 43. Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1"
 44. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:5:sum1"
 45. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:4:sum1"
 46. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:3:sum1"
 47. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:2:sum1"
 48. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:1:sum1"
 49. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:sum0"
 50. Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:0:cpa1"
 51. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:4:sum1"
 52. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:3:sum1"
 53. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:2:sum1"
 54. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:1:sum1"
 55. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:sum0"
 56. Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\add_cpa_cycle1:0:cpa1"
 57. Port Connectivity Checks: "Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:7:cpa_1"
 58. Port Connectivity Checks: "Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:0:cpa_1"
 59. Port Connectivity Checks: "traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1"
 60. Port Connectivity Checks: "traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1"
 61. Port Connectivity Checks: "ButtonSync:\converter:sync_btn"
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 17 19:33:56 2019    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; LAB2a                                    ;
; Top-level Entity Name              ; LAB2a                                    ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 287                                      ;
;     Total combinational functions  ; 271                                      ;
;     Dedicated logic registers      ; 18                                       ;
; Total registers                    ; 18                                       ;
; Total pins                         ; 75                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; LAB2a              ; LAB2a              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+
; traditionalSystem_RNStoBin.vhd   ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd ;         ;
; traditionalSystem_BinToRNS.vhd   ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd ;         ;
; Mux2_1.vhd                       ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/Mux2_1.vhd                     ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/fulladder.vhd                  ;         ;
; fuctions.vhd                     ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/fuctions.vhd                   ;         ;
; Decod7seg.vhd                    ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/Decod7seg.vhd                  ;         ;
; CSA_2n_mp_1.vhd                  ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/CSA_2n_mp_1.vhd                ;         ;
; ButtonSync.vhd                   ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/ButtonSync.vhd                 ;         ;
; adder_2n_mp_1.vhd                ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/adder_2n_mp_1.vhd              ;         ;
; Adder_2_n_pos1.vhd               ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/Adder_2_n_pos1.vhd             ;         ;
; Adder_2_n_neg1.vhd               ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/Adder_2_n_neg1.vhd             ;         ;
; Adder_2_2n.vhd                   ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/Adder_2_2n.vhd                 ;         ;
; LAB2a.vhd                        ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/LAB2a.vhd                      ;         ;
; D_16FF.vhd                       ; yes             ; User VHDL File  ; C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB2a/D_16FF.vhd                     ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 287   ;
;                                             ;       ;
; Total combinational functions               ; 271   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 183   ;
;     -- 3 input functions                    ; 58    ;
;     -- <=2 input functions                  ; 30    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 271   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 18    ;
;     -- Dedicated logic registers            ; 18    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 75    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 18    ;
; Total fan-out                               ; 1066  ;
; Average fan-out                             ; 2.93  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |LAB2a                                                  ; 271 (0)           ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 75   ; 0            ; |LAB2a                                                                                                              ;              ;
;    |Adder_2_2n:\converter:sum_m1|                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1                                                                                 ;              ;
;       |fulladder:\cpa_1:0:cpa_1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:0:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:1:cpa_1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:1:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:2:cpa_1|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:2:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:3:cpa_1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:3:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:4:cpa_1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:4:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:5:cpa_1|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:5:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:6:cpa_1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:6:cpa_1                                                        ;              ;
;       |fulladder:\cpa_1:7:cpa_1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:7:cpa_1                                                        ;              ;
;    |Adder_2_n_neg1:\converter:sum_m2|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2                                                                             ;              ;
;       |Mux2_1:MUX2_5|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|Mux2_1:MUX2_5                                                               ;              ;
;       |fulladder:\add_cpa_cycle1:1:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|fulladder:\add_cpa_cycle1:1:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:2:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|fulladder:\add_cpa_cycle1:2:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:3:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|fulladder:\add_cpa_cycle1:3:cpa1                                            ;              ;
;       |fulladder:\f4:1:sum1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:1:sum1                                                        ;              ;
;       |fulladder:\f4:4:sum1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:4:sum1                                                        ;              ;
;    |Adder_2_n_pos1:\converter:sum_m3|                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3                                                                             ;              ;
;       |Mux2_1:MUX2_5|                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|Mux2_1:MUX2_5                                                               ;              ;
;       |fulladder:\add_cpa_cycle1:0:cpa1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:0:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:1:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:1:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:2:cpa1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:2:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:3:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:3:cpa1                                            ;              ;
;       |fulladder:\add_cpa_cycle1:4:cpa1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:4:cpa1                                            ;              ;
;       |fulladder:\f4:1:sum1|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:1:sum1                                                        ;              ;
;       |fulladder:\f4:2:sum1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:2:sum1                                                        ;              ;
;       |fulladder:\f4:5:sum1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:5:sum1                                                        ;              ;
;    |ButtonSync:\converter:sync_btn|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|ButtonSync:\converter:sync_btn                                                                               ;              ;
;    |D_16FF:\converter:Reg16|                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|D_16FF:\converter:Reg16                                                                                      ;              ;
;    |Decod7seg:\converter:comp_disp1|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Decod7seg:\converter:comp_disp1                                                                              ;              ;
;    |Decod7seg:\converter:comp_disp2|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Decod7seg:\converter:comp_disp2                                                                              ;              ;
;    |Decod7seg:\converter:comp_disp3|                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Decod7seg:\converter:comp_disp3                                                                              ;              ;
;    |Decod7seg:\converter:comp_disp4|                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|Decod7seg:\converter:comp_disp4                                                                              ;              ;
;    |traditionalSystem_BinToRNS:\converter:comp_binRNSW| ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW                                                           ;              ;
;       |CSA_2n_mp_1:\converter:comp0_2n_m1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp0_2n_p1|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp1_2n_m1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp1_2n_p1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp2_2n_p1|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp2_2n_p1                        ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp2_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp2_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |adder_2n_mp_1:\converter:add_2n_m1|              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_m1                        ;              ;
;       |adder_2n_mp_1:\converter:add_2n_p1|              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_p1                        ;              ;
;    |traditionalSystem_BinToRNS:\converter:comp_binRNSX| ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX                                                           ;              ;
;       |CSA_2n_mp_1:\converter:comp0_2n_m1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp0_2n_p1|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp1_2n_m1|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp1_2n_p1|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:2:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |CSA_2n_mp_1:\converter:comp2_2n_p1|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1                        ;              ;
;          |fulladder:\ciclo:0:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1|fulladder:\ciclo:0:add ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1|fulladder:\ciclo:1:add ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1|fulladder:\ciclo:3:add ;              ;
;       |adder_2n_mp_1:\converter:add_2n_m1|              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1                        ;              ;
;       |adder_2n_mp_1:\converter:add_2n_p1|              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_p1                        ;              ;
;    |traditionalSystem_RNStoBin:\converter:comp_RNSbin|  ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin                                                            ;              ;
;       |CSA_2n_mp_1:\converter:comp0_2n_m1|              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1                         ;              ;
;          |fulladder:\ciclo:0:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:0:add  ;              ;
;          |fulladder:\ciclo:1:add|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:1:add  ;              ;
;          |fulladder:\ciclo:2:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:2:add  ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:3:add  ;              ;
;          |fulladder:\ciclo:5:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:5:add  ;              ;
;          |fulladder:\ciclo:7:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:7:add  ;              ;
;       |CSA_2n_mp_1:\converter:comp1_2n_m1|              ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1                         ;              ;
;          |fulladder:\ciclo:0:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:0:add  ;              ;
;          |fulladder:\ciclo:1:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:1:add  ;              ;
;          |fulladder:\ciclo:3:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:3:add  ;              ;
;          |fulladder:\ciclo:4:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:4:add  ;              ;
;          |fulladder:\ciclo:5:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:5:add  ;              ;
;          |fulladder:\ciclo:6:add|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:6:add  ;              ;
;          |fulladder:\ciclo:7:add|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1|fulladder:\ciclo:7:add  ;              ;
;       |adder_2n_mp_1:\converter:add_2n_m1|              ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1                         ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn3state                                   ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn3state.EsperaSoltar ; btn3state.SaidaAtiva ; btn3state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn3state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn3state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn3state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn2state                                   ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn2state.EsperaSoltar ; btn2state.SaidaAtiva ; btn2state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn2state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn2state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn2state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn1state                                   ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn1state.EsperaSoltar ; btn1state.SaidaAtiva ; btn1state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn1state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn1state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn1state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |LAB2a|ButtonSync:\converter:sync_btn|btn0state                                   ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn0state.EsperaSoltar ; btn0state.SaidaAtiva ; btn0state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn0state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn0state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn0state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+--------------------------------------------------------+--------------------+
; Register name                                          ; Reason for Removal ;
+--------------------------------------------------------+--------------------+
; ButtonSync:\converter:sync_btn|btn3state.EsperaSoltar  ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn2state.SaidaAtiva    ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn2state.EsperaSoltar  ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn2state.EsperaApertar ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn1state.SaidaAtiva    ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn1state.EsperaSoltar  ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn1state.EsperaApertar ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn0state.SaidaAtiva    ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn0state.EsperaSoltar  ; Lost fanout        ;
; ButtonSync:\converter:sync_btn|btn0state.EsperaApertar ; Lost fanout        ;
; Total Number of Removed Registers = 10                 ;                    ;
+--------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------+
; Register name                                       ; Reason for Removal ; Registers Removed due to This Register                 ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------+
; ButtonSync:\converter:sync_btn|btn2state.SaidaAtiva ; Lost Fanouts       ; ButtonSync:\converter:sync_btn|btn2state.EsperaApertar ;
; ButtonSync:\converter:sync_btn|btn1state.SaidaAtiva ; Lost Fanouts       ; ButtonSync:\converter:sync_btn|btn1state.EsperaApertar ;
; ButtonSync:\converter:sync_btn|btn0state.SaidaAtiva ; Lost Fanouts       ; ButtonSync:\converter:sync_btn|btn0state.EsperaApertar ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |LAB2a ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp1_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_m1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp0_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp1_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|CSA_2n_mp_1:\converter:comp2_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_BinToRNS:\converter:comp_binRNSW|adder_2n_mp_1:\converter:add_2n_p1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
; modo           ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_2_2n:\converter:sum_m1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_2_n_neg1:\converter:sum_m2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_2_n_neg1:\converter:sum_m2|Mux2_1:MUX2_5 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ep             ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_2_n_pos1:\converter:sum_m3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_2_n_pos1:\converter:sum_m3|Mux2_1:MUX2_5 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ep             ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
; modo           ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
; modo           ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
; modo           ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp1_2n_m1" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; i2[2..0] ; Input ; Info     ; Stuck at VCC                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; i2[6..4] ; Input ; Info     ; Stuck at GND                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:5:sum1"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:4:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:3:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:2:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\f4:1:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:sum0" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                      ;
; cin  ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_pos1:\converter:sum_m3|fulladder:\add_cpa_cycle1:0:cpa1" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:4:sum1"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:3:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:2:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\f4:1:sum1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:sum0" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                      ;
; cin  ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_n_neg1:\converter:sum_m2|fulladder:\add_cpa_cycle1:0:cpa1" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:7:cpa_1"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_2_2n:\converter:sum_m1|fulladder:\cpa_1:0:cpa_1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp2_2n_p1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; i0   ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1" ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ButtonSync:\converter:sync_btn"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; btn1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; btn2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Sep 17 19:33:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2a -c LAB2a
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd
    Info (12022): Found design unit 1: traditionalSystem_RNStoBin-Structural
    Info (12023): Found entity 1: traditionalSystem_RNStoBin
Info (12021): Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd
    Info (12022): Found design unit 1: traditionalSystem_BinToRNS-Structural
    Info (12023): Found entity 1: traditionalSystem_BinToRNS
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd
    Info (12022): Found design unit 1: Mux2_1-mux2
    Info (12023): Found entity 1: Mux2_1
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-structural
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 0 entities, in source file fuctions.vhd
    Info (12022): Found design unit 1: fuctions
    Info (12022): Found design unit 2: fuctions-body
Info (12021): Found 2 design units, including 1 entities, in source file decod7seg.vhd
    Info (12022): Found design unit 1: Decod7seg-decod_bhv
    Info (12023): Found entity 1: Decod7seg
Info (12021): Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd
    Info (12022): Found design unit 1: CSA_2n_mp_1-Structural
    Info (12023): Found entity 1: CSA_2n_mp_1
Info (12021): Found 2 design units, including 1 entities, in source file buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync-ButtonSyncImpl
    Info (12023): Found entity 1: ButtonSync
Info (12021): Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd
    Info (12022): Found design unit 1: adder_2n_mp_1-Structural
    Info (12023): Found entity 1: adder_2n_mp_1
Info (12021): Found 2 design units, including 1 entities, in source file adder_2_n_pos1.vhd
    Info (12022): Found design unit 1: Adder_2_n_pos1-structural
    Info (12023): Found entity 1: Adder_2_n_pos1
Info (12021): Found 2 design units, including 1 entities, in source file adder_2_n_neg1.vhd
    Info (12022): Found design unit 1: Adder_2_n_neg1-structural
    Info (12023): Found entity 1: Adder_2_n_neg1
Info (12021): Found 2 design units, including 1 entities, in source file adder_2_2n.vhd
    Info (12022): Found design unit 1: Adder_2_2n-structural
    Info (12023): Found entity 1: Adder_2_2n
Info (12021): Found 2 design units, including 1 entities, in source file lab2a.vhd
    Info (12022): Found design unit 1: LAB2a-Structural
    Info (12023): Found entity 1: LAB2a
Info (12021): Found 2 design units, including 1 entities, in source file d_16ff.vhd
    Info (12022): Found design unit 1: D_16FF-behv
    Info (12023): Found entity 1: D_16FF
Info (12127): Elaborating entity "LAB2a" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LAB2a.vhd(117): object "zeros" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LAB2a.vhd(132): object "notSW" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "LEDG[7..4]" at LAB2a.vhd(39)
Info (12128): Elaborating entity "ButtonSync" for hierarchy "ButtonSync:\converter:sync_btn"
Info (12128): Elaborating entity "D_16FF" for hierarchy "D_16FF:\converter:Reg16"
Warning (10541): VHDL Signal Declaration warning at D_16FF.vhd(13): used implicit default value for signal "zeros" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at D_16FF.vhd(22): signal "zeros" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "traditionalSystem_BinToRNS" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX"
Warning (10036): Verilog HDL or VHDL warning at traditionalSystem_BinToRNS.vhd(65): object "zeros" assigned a value but never read
Info (12128): Elaborating entity "CSA_2n_mp_1" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1"
Warning (10036): Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object "modo_b" assigned a value but never read
Info (12128): Elaborating entity "fulladder" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1|fulladder:\ciclo:0:add"
Info (12128): Elaborating entity "adder_2n_mp_1" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_m1"
Info (12128): Elaborating entity "CSA_2n_mp_1" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1"
Warning (10036): Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object "modo_b" assigned a value but never read
Info (12128): Elaborating entity "adder_2n_mp_1" for hierarchy "traditionalSystem_BinToRNS:\converter:comp_binRNSX|adder_2n_mp_1:\converter:add_2n_p1"
Info (12128): Elaborating entity "Adder_2_2n" for hierarchy "Adder_2_2n:\converter:sum_m1"
Warning (10036): Verilog HDL or VHDL warning at Adder_2_2n.vhd(24): object "zeros" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Adder_2_2n.vhd(25): object "ones" assigned a value but never read
Info (12128): Elaborating entity "Adder_2_n_neg1" for hierarchy "Adder_2_n_neg1:\converter:sum_m2"
Info (12128): Elaborating entity "Mux2_1" for hierarchy "Adder_2_n_neg1:\converter:sum_m2|Mux2_1:MUX2_5"
Info (12128): Elaborating entity "Adder_2_n_pos1" for hierarchy "Adder_2_n_pos1:\converter:sum_m3"
Warning (10036): Verilog HDL or VHDL warning at Adder_2_n_pos1.vhd(41): object "zeros" assigned a value but never read
Info (12128): Elaborating entity "Mux2_1" for hierarchy "Adder_2_n_pos1:\converter:sum_m3|Mux2_1:MUX2_5"
Info (12128): Elaborating entity "traditionalSystem_RNStoBin" for hierarchy "traditionalSystem_RNStoBin:\converter:comp_RNSbin"
Info (12128): Elaborating entity "CSA_2n_mp_1" for hierarchy "traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1"
Warning (10036): Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object "modo_b" assigned a value but never read
Info (12128): Elaborating entity "adder_2n_mp_1" for hierarchy "traditionalSystem_RNStoBin:\converter:comp_RNSbin|adder_2n_mp_1:\converter:add_2n_m1"
Info (12128): Elaborating entity "Decod7seg" for hierarchy "Decod7seg:\converter:comp_disp1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 362 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 287 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 490 megabytes
    Info: Processing ended: Tue Sep 17 19:33:56 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


