<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/hana/test_intermout.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// test_intermout_always_comb_1_test.v</span>
<a name="l-2"></a><span class="k">module</span> <span class="n">f1_test</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">z</span><span class="p">);</span>
<a name="l-3"></a><span class="k">input</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">d</span><span class="p">;</span>
<a name="l-4"></a><span class="k">output</span> <span class="n">z</span><span class="p">;</span>
<a name="l-5"></a><span class="k">reg</span> <span class="n">z</span><span class="p">,</span> <span class="n">temp1</span><span class="p">,</span> <span class="n">temp2</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="k">always</span> <span class="p">@(</span><span class="n">a</span> <span class="k">or</span> <span class="n">b</span> <span class="k">or</span> <span class="n">c</span> <span class="k">or</span> <span class="n">d</span><span class="p">)</span>
<a name="l-8"></a><span class="k">begin</span>
<a name="l-9"></a>    <span class="n">temp1</span> <span class="o">=</span> <span class="n">a</span> <span class="o">^</span> <span class="n">b</span><span class="p">;</span>
<a name="l-10"></a>	<span class="n">temp2</span> <span class="o">=</span> <span class="n">c</span> <span class="o">^</span> <span class="n">d</span><span class="p">;</span>
<a name="l-11"></a>	<span class="n">z</span> <span class="o">=</span> <span class="n">temp1</span> <span class="o">^</span> <span class="n">temp2</span><span class="p">;</span>
<a name="l-12"></a><span class="k">end</span>	
<a name="l-13"></a>
<a name="l-14"></a><span class="k">endmodule</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">// test_intermout_always_comb_3_test.v</span>
<a name="l-17"></a><span class="k">module</span> <span class="n">f2_test</span> <span class="p">(</span><span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-18"></a><span class="k">input</span>  <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-19"></a><span class="k">output</span>  <span class="k">reg</span> <span class="n">out</span><span class="p">;</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="k">always</span> <span class="p">@</span> <span class="p">(</span> <span class="n">in1</span> <span class="k">or</span> <span class="n">in2</span><span class="p">)</span>
<a name="l-22"></a>	<span class="k">if</span><span class="p">(</span><span class="n">in1</span> <span class="o">&gt;</span> <span class="n">in2</span><span class="p">)</span>
<a name="l-23"></a>		<span class="n">out</span> <span class="o">=</span> <span class="n">in1</span><span class="p">;</span>
<a name="l-24"></a>	<span class="k">else</span>
<a name="l-25"></a>		<span class="n">out</span> <span class="o">=</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-26"></a><span class="k">endmodule</span>		
<a name="l-27"></a>
<a name="l-28"></a><span class="c1">// test_intermout_always_comb_4_test.v</span>
<a name="l-29"></a><span class="k">module</span> <span class="n">f3_test</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
<a name="l-30"></a><span class="k">input</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>
<a name="l-31"></a><span class="k">output</span> <span class="k">reg</span> <span class="n">a</span><span class="p">;</span>
<a name="l-32"></a>
<a name="l-33"></a><span class="k">always</span> <span class="p">@(</span><span class="n">b</span> <span class="k">or</span> <span class="n">c</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-34"></a><span class="n">a</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
<a name="l-35"></a><span class="n">a</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>
<a name="l-36"></a><span class="k">end</span>
<a name="l-37"></a><span class="k">endmodule</span>
<a name="l-38"></a>
<a name="l-39"></a><span class="c1">// test_intermout_always_comb_5_test.v</span>
<a name="l-40"></a><span class="k">module</span> <span class="n">f4_test</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span>  <span class="n">in2</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-41"></a><span class="k">input</span> <span class="n">ctrl</span><span class="p">;</span>
<a name="l-42"></a><span class="k">input</span>  <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-43"></a><span class="k">output</span>  <span class="k">reg</span> <span class="n">out</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a><span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">ctrl</span> <span class="k">or</span> <span class="n">in1</span> <span class="k">or</span> <span class="n">in2</span><span class="p">)</span>
<a name="l-46"></a>	<span class="k">if</span><span class="p">(</span><span class="n">ctrl</span><span class="p">)</span>
<a name="l-47"></a>		<span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">&amp;</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-48"></a>	<span class="k">else</span> 
<a name="l-49"></a>		<span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">|</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-50"></a><span class="k">endmodule</span>		
<a name="l-51"></a>
<a name="l-52"></a><span class="c1">// test_intermout_always_ff_3_test.v</span>
<a name="l-53"></a><span class="k">module</span> <span class="n">f5_NonBlockingEx</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">merge</span><span class="p">,</span> <span class="n">er</span><span class="p">,</span> <span class="n">xmit</span><span class="p">,</span> <span class="n">fddi</span><span class="p">,</span> <span class="n">claim</span><span class="p">);</span>
<a name="l-54"></a><span class="k">input</span> <span class="n">clk</span><span class="p">,</span> <span class="n">merge</span><span class="p">,</span> <span class="n">er</span><span class="p">,</span> <span class="n">xmit</span><span class="p">,</span> <span class="n">fddi</span><span class="p">;</span>
<a name="l-55"></a><span class="k">output</span> <span class="k">reg</span> <span class="n">claim</span><span class="p">;</span>
<a name="l-56"></a><span class="k">reg</span> <span class="n">fcr</span><span class="p">;</span>
<a name="l-57"></a>
<a name="l-58"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
<a name="l-59"></a><span class="k">begin</span>
<a name="l-60"></a>    <span class="n">fcr</span> <span class="o">=</span> <span class="n">er</span> <span class="o">|</span> <span class="n">xmit</span><span class="p">;</span>
<a name="l-61"></a>
<a name="l-62"></a>	<span class="k">if</span><span class="p">(</span><span class="n">merge</span><span class="p">)</span>
<a name="l-63"></a>	    <span class="n">claim</span> <span class="o">=</span> <span class="n">fcr</span> <span class="o">&amp;</span> <span class="n">fddi</span><span class="p">;</span>
<a name="l-64"></a>	<span class="k">else</span>
<a name="l-65"></a>	    <span class="n">claim</span> <span class="o">=</span> <span class="n">fddi</span><span class="p">;</span>
<a name="l-66"></a><span class="k">end</span>
<a name="l-67"></a><span class="k">endmodule</span>
<a name="l-68"></a>
<a name="l-69"></a><span class="c1">// test_intermout_always_ff_4_test.v</span>
<a name="l-70"></a><span class="k">module</span> <span class="n">f6_FlipFlop</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">cs</span><span class="p">,</span> <span class="n">ns</span><span class="p">);</span>
<a name="l-71"></a><span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-72"></a><span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cs</span><span class="p">;</span>
<a name="l-73"></a><span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ns</span><span class="p">;</span>
<a name="l-74"></a><span class="k">integer</span> <span class="n">is</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
<a name="l-77"></a>    <span class="n">is</span> <span class="o">&lt;=</span> <span class="n">cs</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="k">assign</span> <span class="n">ns</span> <span class="o">=</span> <span class="n">is</span><span class="p">;</span>
<a name="l-80"></a><span class="k">endmodule</span>	
<a name="l-81"></a>
<a name="l-82"></a><span class="c1">// test_intermout_always_ff_5_test.v</span>
<a name="l-83"></a><span class="k">module</span> <span class="n">f7_FlipFlop</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="n">cs</span><span class="p">,</span> <span class="n">ns</span><span class="p">);</span>
<a name="l-84"></a><span class="k">input</span> <span class="n">clock</span><span class="p">;</span>
<a name="l-85"></a><span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cs</span><span class="p">;</span>
<a name="l-86"></a><span class="k">output</span> <span class="k">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ns</span><span class="p">;</span>
<a name="l-87"></a><span class="k">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">temp</span><span class="p">;</span>
<a name="l-88"></a>
<a name="l-89"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clock</span><span class="p">)</span>
<a name="l-90"></a><span class="k">begin</span>
<a name="l-91"></a>    <span class="n">temp</span> <span class="o">=</span> <span class="n">cs</span><span class="p">;</span>
<a name="l-92"></a>	<span class="n">ns</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
<a name="l-93"></a><span class="k">end</span>	
<a name="l-94"></a>
<a name="l-95"></a><span class="k">endmodule</span>	
<a name="l-96"></a>
<a name="l-97"></a><span class="c1">// test_intermout_always_ff_6_test.v</span>
<a name="l-98"></a><span class="k">module</span> <span class="n">f8_inc</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="k">input</span> <span class="n">clock</span><span class="p">;</span>
<a name="l-101"></a><span class="k">output</span> <span class="k">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
<a name="l-102"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clock</span><span class="p">)</span>
<a name="l-103"></a>	<span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-104"></a><span class="k">endmodule</span>	
<a name="l-105"></a>
<a name="l-106"></a><span class="c1">// test_intermout_always_ff_8_test.v</span>
<a name="l-107"></a><span class="k">module</span> <span class="n">f9_NegEdgeClock</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
<a name="l-108"></a><span class="k">input</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">;</span>
<a name="l-109"></a><span class="k">output</span> <span class="k">reg</span> <span class="n">q</span><span class="p">;</span>
<a name="l-110"></a>
<a name="l-111"></a><span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">reset</span><span class="p">)</span>
<a name="l-112"></a>    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">reset</span><span class="p">)</span>
<a name="l-113"></a>	    <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-114"></a>	<span class="k">else</span>	
<a name="l-115"></a>        <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
<a name="l-116"></a>
<a name="l-117"></a><span class="k">endmodule</span>
<a name="l-118"></a>
<a name="l-119"></a><span class="c1">// test_intermout_always_ff_9_test.v</span>
<a name="l-120"></a><span class="k">module</span> <span class="n">f10_MyCounter</span> <span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="n">preset</span><span class="p">,</span> <span class="n">updown</span><span class="p">,</span> <span class="n">presetdata</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>
<a name="l-121"></a><span class="k">input</span> <span class="n">clock</span><span class="p">,</span> <span class="n">preset</span><span class="p">,</span> <span class="n">updown</span><span class="p">;</span>
<a name="l-122"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">presetdata</span><span class="p">;</span>
<a name="l-123"></a><span class="k">output</span> <span class="k">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
<a name="l-124"></a>
<a name="l-125"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clock</span><span class="p">)</span>
<a name="l-126"></a>    <span class="k">if</span><span class="p">(</span><span class="n">preset</span><span class="p">)</span>
<a name="l-127"></a>	    <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">presetdata</span><span class="p">;</span>
<a name="l-128"></a>	<span class="k">else</span>
<a name="l-129"></a>	    <span class="k">if</span><span class="p">(</span><span class="n">updown</span><span class="p">)</span>
<a name="l-130"></a>		    <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-131"></a>		<span class="k">else</span>
<a name="l-132"></a>		    <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-133"></a><span class="k">endmodule</span>			
<a name="l-134"></a>
<a name="l-135"></a><span class="c1">// test_intermout_always_latch_1_test.v</span>
<a name="l-136"></a><span class="k">module</span> <span class="n">f11_test</span><span class="p">(</span><span class="n">en</span><span class="p">,</span> <span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-137"></a><span class="k">input</span> <span class="n">en</span><span class="p">;</span>
<a name="l-138"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">in</span><span class="p">;</span>
<a name="l-139"></a><span class="k">output</span> <span class="k">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">out</span><span class="p">;</span>
<a name="l-140"></a>
<a name="l-141"></a><span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">en</span> <span class="k">or</span> <span class="n">in</span><span class="p">)</span>
<a name="l-142"></a>	<span class="k">if</span><span class="p">(</span><span class="n">en</span><span class="p">)</span>
<a name="l-143"></a>		<span class="n">out</span> <span class="o">=</span> <span class="n">in</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-144"></a><span class="k">endmodule</span>		
<a name="l-145"></a>
<a name="l-146"></a><span class="c1">// test_intermout_bufrm_1_test.v</span>
<a name="l-147"></a><span class="k">module</span> <span class="n">f12_test</span><span class="p">(</span><span class="k">input</span> <span class="n">in</span><span class="p">,</span> <span class="k">output</span> <span class="n">out</span><span class="p">);</span>
<a name="l-148"></a><span class="c1">//no buffer removal</span>
<a name="l-149"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-150"></a><span class="k">endmodule</span>
<a name="l-151"></a>
<a name="l-152"></a><span class="c1">// test_intermout_bufrm_2_test.v</span>
<a name="l-153"></a><span class="k">module</span> <span class="n">f13_test</span><span class="p">(</span><span class="k">input</span> <span class="n">in</span><span class="p">,</span> <span class="k">output</span> <span class="n">out</span><span class="p">);</span>
<a name="l-154"></a><span class="c1">//intermediate buffers should be removed</span>
<a name="l-155"></a><span class="k">wire</span> <span class="n">w1</span><span class="p">,</span> <span class="n">w2</span><span class="p">;</span>
<a name="l-156"></a><span class="k">assign</span> <span class="n">w1</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-157"></a><span class="k">assign</span> <span class="n">w2</span> <span class="o">=</span> <span class="n">w1</span><span class="p">;</span>
<a name="l-158"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">w2</span><span class="p">;</span>
<a name="l-159"></a><span class="k">endmodule</span>
<a name="l-160"></a>
<a name="l-161"></a><span class="c1">// test_intermout_bufrm_6_test.v</span>
<a name="l-162"></a><span class="k">module</span> <span class="n">f14_test</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-163"></a><span class="k">input</span> <span class="n">in</span><span class="p">;</span>
<a name="l-164"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-165"></a>
<a name="l-166"></a><span class="k">wire</span> <span class="n">w1</span><span class="p">,</span> <span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">,</span> <span class="n">w4</span><span class="p">;</span>
<a name="l-167"></a><span class="k">assign</span> <span class="n">w1</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-168"></a><span class="k">assign</span> <span class="n">w2</span> <span class="o">=</span> <span class="n">w1</span><span class="p">;</span>
<a name="l-169"></a><span class="k">assign</span> <span class="n">w4</span> <span class="o">=</span> <span class="n">w3</span><span class="p">;</span>
<a name="l-170"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">w4</span><span class="p">;</span>
<a name="l-171"></a><span class="n">f14_mybuf</span> <span class="n">_f14_mybuf</span><span class="p">(</span><span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">);</span>
<a name="l-172"></a><span class="k">endmodule</span>
<a name="l-173"></a>
<a name="l-174"></a><span class="k">module</span> <span class="n">f14_mybuf</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-175"></a><span class="k">input</span> <span class="n">in</span><span class="p">;</span>
<a name="l-176"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-177"></a><span class="k">wire</span> <span class="n">w1</span><span class="p">,</span> <span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">,</span> <span class="n">w4</span><span class="p">;</span>
<a name="l-178"></a>
<a name="l-179"></a><span class="k">assign</span> <span class="n">w1</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-180"></a><span class="k">assign</span> <span class="n">w2</span> <span class="o">=</span> <span class="n">w1</span><span class="p">;</span>
<a name="l-181"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">w2</span><span class="p">;</span>
<a name="l-182"></a><span class="k">endmodule</span>
<a name="l-183"></a>
<a name="l-184"></a>
<a name="l-185"></a><span class="c1">// test_intermout_bufrm_7_test.v</span>
<a name="l-186"></a><span class="k">module</span> <span class="n">f15_test</span><span class="p">(</span><span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-187"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-188"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-189"></a><span class="c1">// Y with cluster of f15_mybuf instances at the junction</span>
<a name="l-190"></a>
<a name="l-191"></a><span class="k">wire</span> <span class="n">w1</span><span class="p">,</span> <span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">,</span> <span class="n">w4</span><span class="p">,</span> <span class="n">w5</span><span class="p">,</span> <span class="n">w6</span><span class="p">,</span> <span class="n">w7</span><span class="p">,</span> <span class="n">w8</span><span class="p">,</span> <span class="n">w9</span><span class="p">,</span> <span class="n">w10</span><span class="p">;</span>
<a name="l-192"></a><span class="k">assign</span> <span class="n">w1</span> <span class="o">=</span> <span class="n">in1</span><span class="p">;</span>
<a name="l-193"></a><span class="k">assign</span> <span class="n">w2</span> <span class="o">=</span> <span class="n">w1</span><span class="p">;</span>
<a name="l-194"></a><span class="k">assign</span> <span class="n">w5</span> <span class="o">=</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-195"></a><span class="k">assign</span> <span class="n">w6</span> <span class="o">=</span> <span class="n">w5</span><span class="p">;</span>
<a name="l-196"></a><span class="k">assign</span> <span class="n">w10</span> <span class="o">=</span> <span class="n">w9</span><span class="p">;</span>
<a name="l-197"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">w10</span><span class="p">;</span>
<a name="l-198"></a>
<a name="l-199"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf0</span><span class="p">(</span><span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">);</span>
<a name="l-200"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf1</span><span class="p">(</span><span class="n">w3</span><span class="p">,</span> <span class="n">w4</span><span class="p">);</span>
<a name="l-201"></a>
<a name="l-202"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf2</span><span class="p">(</span><span class="n">w6</span><span class="p">,</span> <span class="n">w7</span><span class="p">);</span>
<a name="l-203"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf3</span><span class="p">(</span><span class="n">w7</span><span class="p">,</span> <span class="n">w4</span><span class="p">);</span>
<a name="l-204"></a>
<a name="l-205"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf4</span><span class="p">(</span><span class="n">w4</span><span class="p">,</span> <span class="n">w8</span><span class="p">);</span>
<a name="l-206"></a><span class="n">f15_mybuf</span> <span class="n">_f15_mybuf5</span><span class="p">(</span><span class="n">w8</span><span class="p">,</span> <span class="n">w9</span><span class="p">);</span>
<a name="l-207"></a><span class="k">endmodule</span>
<a name="l-208"></a>
<a name="l-209"></a><span class="k">module</span> <span class="n">f15_mybuf</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-210"></a><span class="k">input</span> <span class="n">in</span><span class="p">;</span>
<a name="l-211"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-212"></a><span class="k">wire</span> <span class="n">w1</span><span class="p">,</span> <span class="n">w2</span><span class="p">,</span> <span class="n">w3</span><span class="p">,</span> <span class="n">w4</span><span class="p">;</span>
<a name="l-213"></a>
<a name="l-214"></a><span class="k">assign</span> <span class="n">w1</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-215"></a><span class="k">assign</span> <span class="n">w2</span> <span class="o">=</span> <span class="n">w1</span><span class="p">;</span>
<a name="l-216"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">w2</span><span class="p">;</span>
<a name="l-217"></a><span class="k">endmodule</span>
<a name="l-218"></a>
<a name="l-219"></a>
<a name="l-220"></a><span class="c1">// test_intermout_exprs_add_test.v</span>
<a name="l-221"></a><span class="k">module</span> <span class="n">f16_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout1</span><span class="p">);</span>
<a name="l-222"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-223"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-224"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-225"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-226"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-227"></a>
<a name="l-228"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">+</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-229"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">+</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-230"></a><span class="k">endmodule</span>
<a name="l-231"></a>
<a name="l-232"></a><span class="c1">// test_intermout_exprs_binlogic_test.v</span>
<a name="l-233"></a><span class="k">module</span> <span class="n">f17_test</span><span class="p">(</span><span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="n">vout</span><span class="p">,</span> <span class="n">vin3</span><span class="p">,</span> <span class="n">vin4</span><span class="p">,</span> <span class="n">vout1</span> <span class="p">);</span>
<a name="l-234"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-235"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-236"></a><span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-237"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin3</span><span class="p">;</span>
<a name="l-238"></a><span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin4</span><span class="p">;</span>
<a name="l-239"></a><span class="k">output</span> <span class="n">vout</span><span class="p">,</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-240"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-241"></a>
<a name="l-242"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">&amp;&amp;</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-243"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">&amp;&amp;</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-244"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin3</span> <span class="o">||</span> <span class="n">vin4</span><span class="p">;</span>
<a name="l-245"></a><span class="k">endmodule</span>
<a name="l-246"></a>
<a name="l-247"></a><span class="c1">// test_intermout_exprs_bitwiseneg_test.v</span>
<a name="l-248"></a><span class="k">module</span> <span class="n">f18_test</span><span class="p">(</span><span class="k">output</span> <span class="n">out</span><span class="p">,</span> <span class="k">input</span> <span class="n">in</span><span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout</span><span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">);</span>
<a name="l-249"></a>
<a name="l-250"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="o">~</span><span class="n">in</span><span class="p">;</span>
<a name="l-251"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="o">~</span><span class="n">vin</span><span class="p">;</span>
<a name="l-252"></a><span class="k">endmodule</span>
<a name="l-253"></a>
<a name="l-254"></a><span class="c1">// test_intermout_exprs_buffer_test.v</span>
<a name="l-255"></a><span class="k">module</span> <span class="n">f19_buffer</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="n">vin</span><span class="p">,</span> <span class="n">vout</span><span class="p">);</span>
<a name="l-256"></a><span class="k">input</span>  <span class="n">in</span><span class="p">;</span>
<a name="l-257"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-258"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">;</span>
<a name="l-259"></a><span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout</span><span class="p">;</span>
<a name="l-260"></a>
<a name="l-261"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in</span><span class="p">;</span>
<a name="l-262"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="n">vin</span><span class="p">;</span>
<a name="l-263"></a><span class="k">endmodule</span>
<a name="l-264"></a>
<a name="l-265"></a><span class="c1">// test_intermout_exprs_condexpr_mux_test.v</span>
<a name="l-266"></a><span class="k">module</span> <span class="n">f20_test</span><span class="p">(</span><span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span>  <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vin3</span><span class="p">,</span> <span class="n">vin4</span><span class="p">,</span> <span class="n">vout1</span><span class="p">,</span> <span class="n">vout2</span><span class="p">,</span> <span class="n">en1</span><span class="p">,</span> <span class="n">ven1</span><span class="p">,</span> <span class="n">ven2</span><span class="p">);</span>
<a name="l-267"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">en1</span><span class="p">,</span> <span class="n">ven1</span><span class="p">;</span>
<a name="l-268"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ven2</span><span class="p">;</span>
<a name="l-269"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-270"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">,</span>  <span class="n">vin2</span><span class="p">,</span> <span class="n">vin3</span><span class="p">,</span> <span class="n">vin4</span><span class="p">;</span>
<a name="l-271"></a><span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">,</span> <span class="n">vout2</span><span class="p">;</span>
<a name="l-272"></a>
<a name="l-273"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">en1</span> <span class="o">?</span> <span class="n">in1</span> <span class="o">:</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-274"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">ven1</span> <span class="o">?</span> <span class="n">vin1</span> <span class="o">:</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-275"></a><span class="k">assign</span> <span class="n">vout2</span> <span class="o">=</span> <span class="n">ven2</span> <span class="o">?</span> <span class="n">vin3</span> <span class="o">:</span> <span class="n">vin4</span><span class="p">;</span>
<a name="l-276"></a><span class="k">endmodule</span>
<a name="l-277"></a>
<a name="l-278"></a><span class="c1">// test_intermout_exprs_condexpr_tribuf_test.v</span>
<a name="l-279"></a><span class="k">module</span> <span class="n">f21_test</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vout1</span><span class="p">,</span> <span class="n">en1</span><span class="p">);</span>
<a name="l-280"></a><span class="k">input</span> <span class="n">in</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span> <span class="n">en1</span><span class="p">;</span>
<a name="l-281"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-282"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-283"></a><span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-284"></a>
<a name="l-285"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">en</span> <span class="o">?</span> <span class="n">in</span> <span class="o">:</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">bz</span><span class="p">;</span>
<a name="l-286"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">en1</span> <span class="o">?</span> <span class="n">vin1</span> <span class="o">:</span> <span class="mh">2</span><span class="p">&#39;</span><span class="n">bzz</span><span class="p">;</span>
<a name="l-287"></a><span class="k">endmodule</span>
<a name="l-288"></a>
<a name="l-289"></a><span class="c1">// test_intermout_exprs_constshift_test.v</span>
<a name="l-290"></a><span class="k">module</span> <span class="n">f22_test</span><span class="p">(</span><span class="n">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="n">vin</span><span class="p">,</span> <span class="n">vout</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vout1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout2</span><span class="p">);</span>
<a name="l-291"></a>
<a name="l-292"></a><span class="k">input</span> <span class="n">in</span><span class="p">;</span>
<a name="l-293"></a><span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-294"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout</span><span class="p">,</span> <span class="n">vout1</span><span class="p">,</span> <span class="n">vout2</span><span class="p">;</span>
<a name="l-295"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-296"></a>
<a name="l-297"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in</span> <span class="o">&lt;&lt;</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-298"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="n">vin</span> <span class="o">&lt;&lt;</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-299"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">&gt;&gt;</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-300"></a><span class="k">assign</span> <span class="n">vout2</span> <span class="o">=</span> <span class="n">vin2</span> <span class="o">&gt;&gt;&gt;</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-301"></a><span class="k">endmodule</span>
<a name="l-302"></a>
<a name="l-303"></a><span class="c1">// test_intermout_exprs_const_test.v</span>
<a name="l-304"></a><span class="k">module</span> <span class="n">f23_test</span> <span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">vout</span><span class="p">);</span>
<a name="l-305"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-306"></a><span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout</span><span class="p">;</span>
<a name="l-307"></a>
<a name="l-308"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-309"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="mh">9</span><span class="p">;</span>
<a name="l-310"></a><span class="k">endmodule</span>
<a name="l-311"></a>
<a name="l-312"></a><span class="c1">// test_intermout_exprs_div_test.v</span>
<a name="l-313"></a><span class="k">module</span> <span class="n">f24_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout1</span><span class="p">);</span>
<a name="l-314"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-315"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-316"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-317"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-318"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-319"></a>
<a name="l-320"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">/</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-321"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">/</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-322"></a><span class="k">endmodule</span>
<a name="l-323"></a>
<a name="l-324"></a><span class="c1">// test_intermout_exprs_logicneg_test.v</span>
<a name="l-325"></a><span class="k">module</span> <span class="n">f25_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">vout</span><span class="p">,</span> <span class="n">in</span><span class="p">,</span> <span class="n">vin</span><span class="p">);</span>
<a name="l-326"></a><span class="k">output</span> <span class="n">out</span><span class="p">,</span> <span class="n">vout</span><span class="p">;</span>
<a name="l-327"></a><span class="k">input</span> <span class="n">in</span><span class="p">;</span>
<a name="l-328"></a><span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">;</span>
<a name="l-329"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="o">!</span><span class="n">in</span><span class="p">;</span>
<a name="l-330"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="o">!</span><span class="n">vin</span><span class="p">;</span>
<a name="l-331"></a><span class="k">endmodule</span>
<a name="l-332"></a>
<a name="l-333"></a><span class="c1">// test_intermout_exprs_mod_test.v</span>
<a name="l-334"></a><span class="k">module</span> <span class="n">f26_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout1</span><span class="p">);</span>
<a name="l-335"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-336"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-337"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-338"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-339"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-340"></a>
<a name="l-341"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">%</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-342"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">%</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-343"></a><span class="k">endmodule</span>
<a name="l-344"></a>
<a name="l-345"></a><span class="c1">// test_intermout_exprs_mul_test.v</span>
<a name="l-346"></a><span class="k">module</span> <span class="n">f27_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout1</span><span class="p">);</span>
<a name="l-347"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-348"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-349"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-350"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-351"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-352"></a>
<a name="l-353"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">*</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-354"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">*</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-355"></a><span class="k">endmodule</span>
<a name="l-356"></a>
<a name="l-357"></a><span class="c1">// test_intermout_exprs_redand_test.v</span>
<a name="l-358"></a><span class="k">module</span> <span class="n">f28_test</span><span class="p">(</span><span class="k">output</span> <span class="n">out</span><span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">,</span> <span class="k">output</span> <span class="n">out1</span><span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">);</span>
<a name="l-359"></a>
<a name="l-360"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vin</span><span class="p">;</span>
<a name="l-361"></a><span class="k">assign</span> <span class="n">out1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vin1</span><span class="p">;</span>
<a name="l-362"></a><span class="k">endmodule</span>
<a name="l-363"></a>
<a name="l-364"></a><span class="c1">// test_intermout_exprs_redop_test.v</span>
<a name="l-365"></a><span class="k">module</span> <span class="n">f29_Reduction</span> <span class="p">(</span><span class="no">A1</span><span class="p">,</span> <span class="no">A2</span><span class="p">,</span> <span class="no">A3</span><span class="p">,</span> <span class="no">A4</span><span class="p">,</span> <span class="no">A5</span><span class="p">,</span> <span class="no">A6</span><span class="p">,</span> <span class="no">Y1</span><span class="p">,</span> <span class="no">Y2</span><span class="p">,</span> <span class="no">Y3</span><span class="p">,</span> <span class="no">Y4</span><span class="p">,</span> <span class="no">Y5</span><span class="p">,</span> <span class="no">Y6</span><span class="p">);</span>
<a name="l-366"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A1</span><span class="p">;</span> 
<a name="l-367"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A2</span><span class="p">;</span> 
<a name="l-368"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A3</span><span class="p">;</span> 
<a name="l-369"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A4</span><span class="p">;</span> 
<a name="l-370"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A5</span><span class="p">;</span> 
<a name="l-371"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">A6</span><span class="p">;</span> 
<a name="l-372"></a><span class="k">output</span> <span class="no">Y1</span><span class="p">,</span> <span class="no">Y2</span><span class="p">,</span> <span class="no">Y3</span><span class="p">,</span> <span class="no">Y4</span><span class="p">,</span> <span class="no">Y5</span><span class="p">,</span> <span class="no">Y6</span><span class="p">;</span> 
<a name="l-373"></a><span class="c1">//reg Y1, Y2, Y3, Y4, Y5, Y6; </span>
<a name="l-374"></a><span class="k">assign</span> <span class="no">Y1</span><span class="o">=&amp;</span><span class="no">A1</span><span class="p">;</span> <span class="c1">//reduction AND </span>
<a name="l-375"></a><span class="k">assign</span> <span class="no">Y2</span><span class="o">=|</span><span class="no">A2</span><span class="p">;</span> <span class="c1">//reduction OR </span>
<a name="l-376"></a><span class="k">assign</span> <span class="no">Y3</span><span class="o">=~&amp;</span><span class="no">A3</span><span class="p">;</span> <span class="c1">//reduction NAND </span>
<a name="l-377"></a><span class="k">assign</span> <span class="no">Y4</span><span class="o">=~|</span><span class="no">A4</span><span class="p">;</span> <span class="c1">//reduction NOR </span>
<a name="l-378"></a><span class="k">assign</span> <span class="no">Y5</span><span class="o">=^</span><span class="no">A5</span><span class="p">;</span> <span class="c1">//reduction XOR </span>
<a name="l-379"></a><span class="k">assign</span> <span class="no">Y6</span><span class="o">=~^</span><span class="no">A6</span><span class="p">;</span> <span class="c1">//reduction XNOR </span>
<a name="l-380"></a><span class="k">endmodule</span>
<a name="l-381"></a>
<a name="l-382"></a><span class="c1">// test_intermout_exprs_sub_test.v</span>
<a name="l-383"></a><span class="k">module</span> <span class="n">f30_test</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">vin1</span><span class="p">,</span> <span class="n">vin2</span><span class="p">,</span> <span class="n">vout1</span><span class="p">);</span>
<a name="l-384"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-385"></a><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-386"></a><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin1</span><span class="p">;</span>
<a name="l-387"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-388"></a><span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout1</span><span class="p">;</span>
<a name="l-389"></a>
<a name="l-390"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">in1</span> <span class="o">-</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-391"></a><span class="k">assign</span> <span class="n">vout1</span> <span class="o">=</span> <span class="n">vin1</span> <span class="o">-</span> <span class="n">vin2</span><span class="p">;</span>
<a name="l-392"></a><span class="k">endmodule</span>
<a name="l-393"></a>
<a name="l-394"></a><span class="c1">// test_intermout_exprs_unaryminus_test.v</span>
<a name="l-395"></a><span class="k">module</span> <span class="n">f31_test</span><span class="p">(</span><span class="k">output</span> <span class="n">out</span><span class="p">,</span> <span class="k">input</span> <span class="n">in</span><span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout</span><span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin</span><span class="p">);</span>
<a name="l-396"></a>
<a name="l-397"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="o">-</span><span class="n">in</span><span class="p">;</span>
<a name="l-398"></a><span class="k">assign</span> <span class="n">vout</span> <span class="o">=</span> <span class="o">-</span><span class="n">vin</span><span class="p">;</span>
<a name="l-399"></a><span class="k">endmodule</span>
<a name="l-400"></a>
<a name="l-401"></a><span class="c1">// test_intermout_exprs_unaryplus_test.v</span>
<a name="l-402"></a><span class="k">module</span> <span class="n">f32_test</span><span class="p">(</span><span class="k">output</span> <span class="n">out</span><span class="p">,</span> <span class="k">input</span> <span class="n">in</span><span class="p">);</span>
<a name="l-403"></a>
<a name="l-404"></a><span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="o">+</span><span class="n">in</span><span class="p">;</span>
<a name="l-405"></a><span class="k">endmodule</span>
<a name="l-406"></a>
<a name="l-407"></a><span class="c1">// test_intermout_exprs_varshift_test.v</span>
<a name="l-408"></a><span class="k">module</span> <span class="n">f33_test</span><span class="p">(</span><span class="n">vin0</span><span class="p">,</span> <span class="n">vout0</span><span class="p">);</span>
<a name="l-409"></a><span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vin0</span><span class="p">;</span>
<a name="l-410"></a><span class="k">output</span> <span class="k">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vout0</span><span class="p">;</span>
<a name="l-411"></a>
<a name="l-412"></a><span class="k">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">myreg0</span><span class="p">,</span> <span class="n">myreg1</span><span class="p">,</span> <span class="n">myreg2</span><span class="p">;</span>
<a name="l-413"></a><span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
<a name="l-414"></a><span class="k">assign</span> <span class="n">myreg0</span> <span class="o">=</span> <span class="n">vout0</span> <span class="o">&lt;&lt;</span> <span class="n">vin0</span><span class="p">;</span>
<a name="l-415"></a>
<a name="l-416"></a><span class="k">assign</span> <span class="n">myreg1</span> <span class="o">=</span> <span class="n">myreg2</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
<a name="l-417"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>