QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fit_timer_v2_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fit_timer_v2_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:56 on Jul 13,2023
vcom -64 -93 -work fit_timer_v2_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 11:28:57 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
