#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149627bb0 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x149627530 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x149627570 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x1496275b0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000001100>;
P_0x1496275f0 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x149627630 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x149676520_0 .var "clk", 0 0;
v0x1496765b0_0 .var "curr_inst", 31 0;
v0x149676640_0 .var/i "cycles", 31 0;
v0x1496766d0_0 .var/i "i", 31 0;
v0x149676760_0 .var "rst", 0 0;
S_0x14964cf60 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x149627bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x14963b1d0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x14963b210 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000001100>;
P_0x14963b250 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x14963b290 .param/l "RESET_PC" 0 3 8, C4<000000000000>;
P_0x14963b2d0 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x149672f00_0 .net "D_BP_taken", 0 0, L_0x149677f50;  1 drivers
v0x149672f90_0 .net "D_a", 31 0, L_0x14967f610;  1 drivers
v0x149673020_0 .net "D_a2", 31 0, L_0x14967ef00;  1 drivers
v0x1496730f0_0 .net "D_addi", 0 0, L_0x1496799e0;  1 drivers
v0x1496731c0_0 .net "D_alu_op", 3 0, L_0x14967ba00;  1 drivers
v0x1496732d0_0 .net "D_b", 31 0, L_0x14967f350;  1 drivers
v0x1496733a0_0 .net "D_b2", 31 0, L_0x14967efb0;  1 drivers
v0x149673470_0 .net "D_brn", 0 0, L_0x1496798f0;  1 drivers
v0x149673500_0 .net "D_byt", 0 0, L_0x149679410;  1 drivers
v0x149673610_0 .net "D_imd", 10 0, L_0x1496784c0;  1 drivers
v0x1496736a0_0 .net "D_inst", 31 0, v0x14966b900_0;  1 drivers
v0x149673770_0 .net "D_ld", 0 0, L_0x149679040;  1 drivers
v0x149673800_0 .net "D_mul", 0 0, L_0x149679530;  1 drivers
v0x1496738d0_0 .net "D_opc", 5 0, L_0x149678000;  1 drivers
v0x149673960_0 .net "D_pc", 11 0, v0x14966b990_0;  1 drivers
v0x149673a30_0 .net "D_ra", 4 0, L_0x149678160;  1 drivers
v0x149673ac0_0 .net "D_rb", 4 0, L_0x149678280;  1 drivers
v0x149673c50_0 .net "D_rd", 4 0, L_0x1496783a0;  1 drivers
v0x149673ce0_0 .net "D_str", 0 0, L_0x1496792f0;  1 drivers
v0x149673d70_0 .net "D_we", 0 0, L_0x149679800;  1 drivers
v0x149673e00_0 .net "Dc_mem_addr", 9 0, v0x1496635b0_0;  1 drivers
v0x149673e90_0 .net "Dc_mem_req", 0 0, v0x149663650_0;  1 drivers
v0x149673f20_0 .net "Dc_wb_addr", 9 0, v0x1496636f0_0;  1 drivers
v0x149673ff0_0 .net "Dc_wb_we", 0 0, v0x1496637b0_0;  1 drivers
v0x1496740c0_0 .net "Dc_wb_wline", 127 0, v0x149663850_0;  1 drivers
v0x149674190_0 .net "EX_BP_taken", 0 0, L_0x149680310;  1 drivers
v0x149674220_0 .net "EX_D_bp", 1 0, L_0x14967cce0;  1 drivers
v0x1496742f0_0 .net "EX_a", 31 0, v0x1496623f0_0;  1 drivers
v0x1496743c0_0 .net "EX_a2", 31 0, L_0x14967ff60;  1 drivers
v0x149674450_0 .net "EX_alu_op", 3 0, L_0x1496801b0;  1 drivers
v0x149674520_0 .net "EX_alu_out", 31 0, v0x14965df20_0;  1 drivers
v0x149674630_0 .net "EX_b", 31 0, L_0x149680050;  1 drivers
v0x1496746c0_0 .net "EX_b2", 31 0, L_0x1496800c0;  1 drivers
v0x149673b50_0 .net "EX_brn", 0 0, L_0x149680220;  1 drivers
v0x149674950_0 .net "EX_byt", 0 0, L_0x149680520;  1 drivers
v0x1496749e0_0 .net "EX_ld", 0 0, v0x149662960_0;  1 drivers
v0x149674a70_0 .net "EX_mul", 0 0, v0x149662a00_0;  1 drivers
v0x149674b40_0 .net "EX_rd", 4 0, v0x149662aa0_0;  1 drivers
v0x149674bd0_0 .net "EX_str", 0 0, L_0x1496804b0;  1 drivers
v0x149674c60_0 .net "EX_taken", 0 0, v0x14965e1d0_0;  1 drivers
v0x149674cf0_0 .net "EX_true_taken", 0 0, v0x14965e2f0_0;  1 drivers
v0x149674dc0_0 .net "EX_we", 0 0, v0x149662bf0_0;  1 drivers
v0x149674e50_0 .net "F_BP_taken", 0 0, L_0x149680aa0;  1 drivers
v0x149674f20_0 .net "F_BP_target_pc", 11 0, L_0x149681540;  1 drivers
v0x149674ff0_0 .net "F_inst", 31 0, v0x14966c170_0;  1 drivers
v0x1496750c0_0 .net "F_mem_inst", 127 0, v0x149672440_0;  1 drivers
v0x149675190_0 .net "F_mem_valid", 0 0, v0x1496724f0_0;  1 drivers
v0x149675260_0 .net "F_pc", 11 0, v0x14966e570_0;  1 drivers
v0x149675370_0 .net "F_stall", 0 0, v0x14966c3e0_0;  1 drivers
v0x149675400_0 .net "Ic_mem_addr", 9 0, v0x14966c4b0_0;  1 drivers
v0x149675490_0 .net "Ic_mem_req", 0 0, v0x14966c540_0;  1 drivers
v0x149675560_0 .net "MEM_D_bp", 1 0, L_0x14967ce60;  1 drivers
v0x149675630_0 .net "MEM_a2", 31 0, L_0x149681a00;  1 drivers
v0x1496756c0_0 .net "MEM_alu_out", 31 0, v0x14966a5a0_0;  1 drivers
v0x149675790_0 .net "MEM_b2", 31 0, L_0x149681990;  1 drivers
v0x149675860_0 .net "MEM_byt", 0 0, L_0x149681d40;  1 drivers
v0x149675930_0 .net "MEM_data_line", 127 0, v0x149672880_0;  1 drivers
v0x149675a00_0 .net "MEM_data_mem", 31 0, v0x149663c50_0;  1 drivers
v0x149675a90_0 .net "MEM_ld", 0 0, v0x14966a750_0;  1 drivers
v0x149675b60_0 .net "MEM_mem_valid", 0 0, v0x149672930_0;  1 drivers
v0x149675c30_0 .net "MEM_rd", 4 0, v0x14966a7e0_0;  1 drivers
v0x149675cc0_0 .net "MEM_stall", 0 0, v0x149663e40_0;  1 drivers
v0x149675d50_0 .net "MEM_str", 0 0, v0x14966a870_0;  1 drivers
v0x149675e20_0 .net "MEM_taken", 0 0, L_0x1496745b0;  1 drivers
v0x149675eb0_0 .net "MEM_we", 0 0, v0x14966a9a0_0;  1 drivers
v0x149674750_0 .net "WB_D_bp", 1 0, L_0x14967cf40;  1 drivers
v0x149674820_0 .net "WB_data_mem", 31 0, v0x14966dc80_0;  1 drivers
v0x149675f40_0 .net "WB_rd", 4 0, v0x14966dd10_0;  1 drivers
v0x149675fd0_0 .net "WB_we", 0 0, v0x14966ddb0_0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x149676060_0 .net/2u *"_ivl_0", 11 0, L_0x140040010;  1 drivers
v0x1496760f0_0 .net "clk", 0 0, v0x149676520_0;  1 drivers
v0x149676180_0 .net "pc_plus_1", 11 0, L_0x1496779d0;  1 drivers
v0x149676210_0 .net "rst", 0 0, v0x149676760_0;  1 drivers
v0x1496762a0_0 .net "stall_D", 0 0, L_0x14967c960;  1 drivers
L_0x1496779d0 .arith/sum 12, v0x14966e570_0, L_0x140040010;
L_0x149677ad0 .part v0x14965df20_0, 0, 12;
L_0x149681660 .part v0x1496623f0_0, 0, 12;
L_0x149681780 .part v0x14965df20_0, 0, 12;
S_0x149627ef0 .scope module, "u_Hazard_unit" "Hazard_unit" 3 150, 4 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x14963e330 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x14963e370 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x14963e3b0 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x14967bb80 .functor AND 1, v0x149662a00_0, L_0x14967baa0, C4<1>, C4<1>;
L_0x14967be70 .functor AND 1, v0x149662bf0_0, L_0x14967bd50, C4<1>, C4<1>;
L_0x14967c000 .functor AND 1, v0x149662bf0_0, L_0x14967bf60, C4<1>, C4<1>;
L_0x14967c190 .functor AND 1, v0x14966a9a0_0, L_0x14967c070, C4<1>, C4<1>;
L_0x14967c320 .functor AND 1, v0x14966a9a0_0, L_0x14967c280, C4<1>, C4<1>;
L_0x14967c4b0 .functor AND 1, v0x14966ddb0_0, L_0x14967c390, C4<1>, C4<1>;
L_0x14967c640 .functor AND 1, v0x14966ddb0_0, L_0x14967c5a0, C4<1>, C4<1>;
L_0x14967c730 .functor OR 1, L_0x14967be70, L_0x14967c000, C4<0>, C4<0>;
L_0x14967c820 .functor AND 1, v0x149662960_0, L_0x14967c730, C4<1>, C4<1>;
L_0x14967c960 .functor OR 1, L_0x14967c820, L_0x14967bc30, C4<0>, C4<0>;
L_0x14967cb00 .functor AND 1, L_0x14967be70, L_0x14967ca10, C4<1>, C4<1>;
L_0x14967cc70 .functor AND 1, L_0x14967c000, L_0x14967cbd0, C4<1>, C4<1>;
v0x149626e50_0 .net "D_ra", 4 0, L_0x149678160;  alias, 1 drivers
v0x14965ba60_0 .net "D_rb", 4 0, L_0x149678280;  alias, 1 drivers
v0x14965bb00_0 .net "D_rd", 4 0, L_0x1496783a0;  alias, 1 drivers
v0x14965bb90_0 .net "EX_D_bp", 1 0, L_0x14967cce0;  alias, 1 drivers
v0x14965bc20_0 .net "EX_alu_out", 31 0, v0x14965df20_0;  alias, 1 drivers
v0x14965bcf0_0 .net "EX_ld", 0 0, v0x149662960_0;  alias, 1 drivers
v0x14965bd90_0 .net "EX_mul", 0 0, v0x149662a00_0;  alias, 1 drivers
v0x14965be30_0 .net "EX_rd", 4 0, v0x149662aa0_0;  alias, 1 drivers
v0x14965bee0_0 .net "EX_we", 0 0, v0x149662bf0_0;  alias, 1 drivers
v0x14965bff0_0 .net "MEM_D_bp", 1 0, L_0x14967ce60;  alias, 1 drivers
v0x14965c090_0 .net "MEM_rd", 4 0, v0x14966a7e0_0;  alias, 1 drivers
v0x14965c140_0 .net "MEM_we", 0 0, v0x14966a9a0_0;  alias, 1 drivers
v0x14965c1e0_0 .net "WB_D_bp", 1 0, L_0x14967cf40;  alias, 1 drivers
v0x14965c290_0 .net "WB_rd", 4 0, v0x14966dd10_0;  alias, 1 drivers
v0x14965c340_0 .net "WB_we", 0 0, v0x14966ddb0_0;  alias, 1 drivers
L_0x1400409e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14965c3e0_0 .net/2u *"_ivl_0", 2 0, L_0x1400409e8;  1 drivers
v0x14965c490_0 .net *"_ivl_10", 0 0, L_0x14967bd50;  1 drivers
v0x14965c620_0 .net *"_ivl_14", 0 0, L_0x14967bf60;  1 drivers
v0x14965c6b0_0 .net *"_ivl_18", 0 0, L_0x14967c070;  1 drivers
v0x14965c740_0 .net *"_ivl_2", 0 0, L_0x14967baa0;  1 drivers
v0x14965c7d0_0 .net *"_ivl_22", 0 0, L_0x14967c280;  1 drivers
v0x14965c870_0 .net *"_ivl_26", 0 0, L_0x14967c390;  1 drivers
v0x14965c910_0 .net *"_ivl_30", 0 0, L_0x14967c5a0;  1 drivers
v0x14965c9b0_0 .net *"_ivl_35", 0 0, L_0x14967c730;  1 drivers
v0x14965ca50_0 .net *"_ivl_37", 0 0, L_0x14967c820;  1 drivers
v0x14965caf0_0 .net *"_ivl_41", 0 0, L_0x14967ca10;  1 drivers
v0x14965cb90_0 .net *"_ivl_43", 0 0, L_0x14967cb00;  1 drivers
v0x14965cc30_0 .net *"_ivl_45", 0 0, L_0x14967cbd0;  1 drivers
v0x14965ccd0_0 .net *"_ivl_47", 0 0, L_0x14967cc70;  1 drivers
L_0x140040a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14965cd70_0 .net/2u *"_ivl_6", 2 0, L_0x140040a30;  1 drivers
v0x14965ce20_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14965cec0_0 .net "ex_hit_ra", 0 0, L_0x14967be70;  1 drivers
v0x14965cf60_0 .net "ex_hit_rb", 0 0, L_0x14967c000;  1 drivers
v0x14965c530_0 .net "mem_hit_ra", 0 0, L_0x14967c190;  1 drivers
v0x14965d1f0_0 .net "mem_hit_rb", 0 0, L_0x14967c320;  1 drivers
v0x14965d280_0 .var "mul_cnt", 2 0;
v0x14965d310_0 .net "mul_stall", 0 0, L_0x14967bc30;  1 drivers
v0x14965d3a0_0 .net "mul_start", 0 0, L_0x14967bb80;  1 drivers
v0x14965d430_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14965d4d0_0 .net "stall_D", 0 0, L_0x14967c960;  alias, 1 drivers
v0x14965d570_0 .net "wb_hit_ra", 0 0, L_0x14967c4b0;  1 drivers
v0x14965d610_0 .net "wb_hit_rb", 0 0, L_0x14967c640;  1 drivers
E_0x14962ab80 .event posedge, v0x14965ce20_0;
L_0x14967baa0 .cmp/eq 3, v0x14965d280_0, L_0x1400409e8;
L_0x14967bc30 .cmp/ne 3, v0x14965d280_0, L_0x140040a30;
L_0x14967bd50 .cmp/eq 5, v0x149662aa0_0, L_0x149678160;
L_0x14967bf60 .cmp/eq 5, v0x149662aa0_0, L_0x149678280;
L_0x14967c070 .cmp/eq 5, v0x14966a7e0_0, L_0x149678160;
L_0x14967c280 .cmp/eq 5, v0x14966a7e0_0, L_0x149678280;
L_0x14967c390 .cmp/eq 5, v0x14966dd10_0, L_0x149678160;
L_0x14967c5a0 .cmp/eq 5, v0x14966dd10_0, L_0x149678280;
L_0x14967ca10 .reduce/nor v0x149662960_0;
L_0x14967cbd0 .reduce/nor v0x149662960_0;
L_0x14967cce0 .concat [ 1 1 0 0], L_0x14967cc70, L_0x14967cb00;
L_0x14967ce60 .concat [ 1 1 0 0], L_0x14967c320, L_0x14967c190;
L_0x14967cf40 .concat [ 1 1 0 0], L_0x14967c640, L_0x14967c4b0;
S_0x14965d860 .scope module, "u_alu" "alu" 3 303, 5 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /OUTPUT 32 "EX_alu_out";
    .port_info 8 /OUTPUT 1 "EX_taken";
    .port_info 9 /OUTPUT 1 "EX_true_taken";
P_0x1496312c0 .param/l "SHW" 1 5 15, +C4<00000000000000000000000000000101>;
P_0x149631300 .param/l "XLEN" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14965dcc0_0 .net "EX_BP_taken", 0 0, L_0x149680310;  alias, 1 drivers
v0x14965dd60_0 .net "EX_a", 31 0, v0x1496623f0_0;  alias, 1 drivers
v0x14965de00_0 .net "EX_a2", 31 0, L_0x14967ff60;  alias, 1 drivers
v0x14965de90_0 .net "EX_alu_op", 3 0, L_0x1496801b0;  alias, 1 drivers
v0x14965df20_0 .var "EX_alu_out", 31 0;
v0x14965dff0_0 .net "EX_b", 31 0, L_0x149680050;  alias, 1 drivers
v0x14965e080_0 .net "EX_b2", 31 0, L_0x1496800c0;  alias, 1 drivers
v0x14965e130_0 .net "EX_brn", 0 0, L_0x149680220;  alias, 1 drivers
v0x14965e1d0_0 .var "EX_taken", 0 0;
v0x14965e2f0_0 .var "EX_true_taken", 0 0;
v0x14965e390_0 .var "next_pc", 31 0;
E_0x14965dc30/0 .event anyedge, v0x14965e130_0, v0x14965de90_0, v0x14965de00_0, v0x14965e080_0;
E_0x14965dc30/1 .event anyedge, v0x14965e2f0_0, v0x14965dd60_0, v0x14965dff0_0, v0x14965e390_0;
E_0x14965dc30/2 .event anyedge, v0x14965dcc0_0;
E_0x14965dc30 .event/or E_0x14965dc30/0, E_0x14965dc30/1, E_0x14965dc30/2;
S_0x14965e530 .scope module, "u_branch_buffer" "branch_buffer" 3 319, 6 2 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 12 "EX_pc";
    .port_info 5 /INPUT 12 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 12 "F_BP_target_pc";
    .port_info 10 /OUTPUT 1 "F_BP_taken";
P_0x14965e6a0 .param/l "DEPTH" 1 6 24, +C4<00000000000000000000000000001000>;
P_0x14965e6e0 .param/l "INDX" 1 6 25, +C4<00000000000000000000000000000011>;
P_0x14965e720 .param/l "PC_BITS" 0 6 3, +C4<00000000000000000000000000001100>;
L_0x149680aa0 .functor BUFZ 1, L_0x149680940, C4<0>, C4<0>, C4<0>;
L_0x149680b50 .functor AND 1, v0x149660180_0, L_0x149680940, C4<1>, C4<1>;
L_0x149681230 .functor AND 12, L_0x149680ec0, L_0x1496810e0, C4<111111111111>, C4<111111111111>;
v0x14965ee00_0 .net "EX_alu_out", 11 0, L_0x149681780;  1 drivers
v0x14965eec0_0 .net "EX_brn", 0 0, L_0x149680220;  alias, 1 drivers
v0x14965ef60_0 .net "EX_pc", 11 0, L_0x149681660;  1 drivers
v0x14965eff0_0 .net "EX_true_taken", 0 0, v0x14965e2f0_0;  alias, 1 drivers
v0x14965f080_0 .net "F_BP_taken", 0 0, L_0x149680aa0;  alias, 1 drivers
v0x14965f150_0 .net "F_BP_target_pc", 11 0, L_0x149681540;  alias, 1 drivers
v0x14965f1e0_0 .net "F_pc", 11 0, v0x14966e570_0;  alias, 1 drivers
v0x14965f280_0 .net "F_stall", 0 0, v0x14966c3e0_0;  alias, 1 drivers
v0x14965f320_0 .net "MEM_stall", 0 0, v0x149663e40_0;  alias, 1 drivers
v0x14965f430_0 .net *"_ivl_0", 0 0, L_0x1496807c0;  1 drivers
v0x14965f4d0_0 .net *"_ivl_13", 0 0, L_0x149680b50;  1 drivers
v0x14965f570_0 .net *"_ivl_14", 11 0, L_0x149680c00;  1 drivers
v0x14965f620_0 .net *"_ivl_16", 4 0, L_0x149680ca0;  1 drivers
L_0x140040b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14965f6d0_0 .net *"_ivl_19", 1 0, L_0x140040b98;  1 drivers
v0x14965f780_0 .net *"_ivl_2", 4 0, L_0x149680860;  1 drivers
v0x14965f830_0 .net *"_ivl_21", 0 0, L_0x149680e20;  1 drivers
v0x14965f8d0_0 .net *"_ivl_22", 11 0, L_0x149680ec0;  1 drivers
L_0x140040be0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x14965fa60_0 .net *"_ivl_25", 10 0, L_0x140040be0;  1 drivers
v0x14965faf0_0 .net *"_ivl_27", 0 0, L_0x149681040;  1 drivers
v0x14965fb90_0 .net *"_ivl_28", 11 0, L_0x1496810e0;  1 drivers
L_0x140040c28 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x14965fc40_0 .net *"_ivl_31", 10 0, L_0x140040c28;  1 drivers
v0x14965fcf0_0 .net *"_ivl_32", 11 0, L_0x149681230;  1 drivers
v0x14965fda0_0 .net *"_ivl_34", 11 0, L_0x149681340;  1 drivers
L_0x140040b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14965fe50_0 .net *"_ivl_5", 1 0, L_0x140040b08;  1 drivers
L_0x140040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14965ff00_0 .net/2u *"_ivl_6", 0 0, L_0x140040b50;  1 drivers
v0x14965ffb0_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x149660060_0 .var "ex_hit", 0 0;
v0x1496600f0_0 .var "ex_hit_idx", 2 0;
v0x149660180_0 .var "f_hit", 0 0;
v0x149660210_0 .var "f_hit_idx", 2 0;
v0x1496602a0_0 .var/i "i", 31 0;
v0x149660330 .array "pc_buf", 7 0, 11 0;
v0x149660480_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14965f980 .array "taken_buf", 7 0, 0 0;
v0x149660710_0 .net "taken_on_hit", 0 0, L_0x149680940;  1 drivers
v0x1496607a0 .array "target_buf", 7 0, 11 0;
v0x149660330_0 .array/port v0x149660330, 0;
v0x149660330_1 .array/port v0x149660330, 1;
v0x149660330_2 .array/port v0x149660330, 2;
E_0x14965ea50/0 .event anyedge, v0x149660060_0, v0x149660330_0, v0x149660330_1, v0x149660330_2;
v0x149660330_3 .array/port v0x149660330, 3;
v0x149660330_4 .array/port v0x149660330, 4;
v0x149660330_5 .array/port v0x149660330, 5;
v0x149660330_6 .array/port v0x149660330, 6;
E_0x14965ea50/1 .event anyedge, v0x149660330_3, v0x149660330_4, v0x149660330_5, v0x149660330_6;
v0x149660330_7 .array/port v0x149660330, 7;
E_0x14965ea50/2 .event anyedge, v0x149660330_7, v0x14965ef60_0;
E_0x14965ea50 .event/or E_0x14965ea50/0, E_0x14965ea50/1, E_0x14965ea50/2;
E_0x14965eae0/0 .event anyedge, v0x149660180_0, v0x149660330_0, v0x149660330_1, v0x149660330_2;
E_0x14965eae0/1 .event anyedge, v0x149660330_3, v0x149660330_4, v0x149660330_5, v0x149660330_6;
E_0x14965eae0/2 .event anyedge, v0x149660330_7, v0x14965f1e0_0;
E_0x14965eae0 .event/or E_0x14965eae0/0, E_0x14965eae0/1, E_0x14965eae0/2;
L_0x1496807c0 .array/port v0x14965f980, L_0x149680860;
L_0x149680860 .concat [ 3 2 0 0], v0x149660210_0, L_0x140040b08;
L_0x149680940 .functor MUXZ 1, L_0x140040b50, L_0x1496807c0, v0x149660180_0, C4<>;
L_0x149680c00 .array/port v0x1496607a0, L_0x149680ca0;
L_0x149680ca0 .concat [ 3 2 0 0], v0x149660210_0, L_0x140040b98;
L_0x149680e20 .reduce/nor v0x14966c3e0_0;
L_0x149680ec0 .concat [ 1 11 0 0], L_0x149680e20, L_0x140040be0;
L_0x149681040 .reduce/nor v0x149663e40_0;
L_0x1496810e0 .concat [ 1 11 0 0], L_0x149681040, L_0x140040c28;
L_0x149681340 .arith/sum 12, v0x14966e570_0, L_0x149681230;
L_0x149681540 .functor MUXZ 12, L_0x149681340, L_0x149680c00, L_0x149680b50, C4<>;
S_0x14965eb70 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 76, 6 76 0, S_0x14965e530;
 .timescale -9 -12;
v0x14965ed40_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x14965ed40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14965ed40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14965ed40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x149660330, 4;
    %ix/getv/s 3, v0x14965ed40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149660330, 0, 4;
    %load/vec4 v0x14965ed40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1496607a0, 4;
    %ix/getv/s 3, v0x14965ed40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496607a0, 0, 4;
    %load/vec4 v0x14965ed40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14965f980, 4;
    %ix/getv/s 3, v0x14965ed40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14965f980, 0, 4;
    %load/vec4 v0x14965ed40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14965ed40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x14965ef60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149660330, 0, 4;
    %load/vec4 v0x14965ee00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496607a0, 0, 4;
    %load/vec4 v0x14965eff0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14965f980, 0, 4;
    %end;
S_0x149660900 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 252, 7 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 1 "stall_D";
    .port_info 16 /INPUT 1 "MEM_stall";
    .port_info 17 /INPUT 1 "EX_taken";
    .port_info 18 /OUTPUT 32 "EX_a";
    .port_info 19 /OUTPUT 32 "EX_a2";
    .port_info 20 /OUTPUT 32 "EX_b";
    .port_info 21 /OUTPUT 32 "EX_b2";
    .port_info 22 /OUTPUT 4 "EX_alu_op";
    .port_info 23 /OUTPUT 5 "EX_rd";
    .port_info 24 /OUTPUT 1 "EX_ld";
    .port_info 25 /OUTPUT 1 "EX_str";
    .port_info 26 /OUTPUT 1 "EX_byt";
    .port_info 27 /OUTPUT 1 "EX_we";
    .port_info 28 /OUTPUT 1 "EX_brn";
    .port_info 29 /OUTPUT 1 "EX_BP_taken";
    .port_info 30 /OUTPUT 1 "EX_mul";
P_0x149660ac0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x14967ff60 .functor BUFZ 32, v0x149662360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149680050 .functor BUFZ 32, v0x149661ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1496800c0 .functor BUFZ 32, v0x149662520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1496801b0 .functor BUFZ 4, v0x149662480_0, C4<0000>, C4<0000>, C4<0000>;
L_0x149680220 .functor BUFZ 1, v0x149662840_0, C4<0>, C4<0>, C4<0>;
L_0x149680310 .functor BUFZ 1, v0x1496627b0_0, C4<0>, C4<0>, C4<0>;
L_0x1496804b0 .functor BUFZ 1, v0x149662b50_0, C4<0>, C4<0>, C4<0>;
L_0x149680520 .functor BUFZ 1, v0x1496628d0_0, C4<0>, C4<0>, C4<0>;
v0x149660fd0_0 .net "D_BP_taken", 0 0, L_0x149677f50;  alias, 1 drivers
v0x149661060_0 .net "D_a", 31 0, L_0x14967f610;  alias, 1 drivers
v0x1496610f0_0 .net "D_a2", 31 0, L_0x14967ef00;  alias, 1 drivers
v0x149661180_0 .net "D_alu_op", 3 0, L_0x14967ba00;  alias, 1 drivers
v0x149661210_0 .net "D_b", 31 0, L_0x14967f350;  alias, 1 drivers
v0x1496612b0_0 .net "D_b2", 31 0, L_0x14967efb0;  alias, 1 drivers
v0x149661360_0 .net "D_brn", 0 0, L_0x1496798f0;  alias, 1 drivers
v0x149661400_0 .net "D_byt", 0 0, L_0x149679410;  alias, 1 drivers
v0x1496614a0_0 .net "D_ld", 0 0, L_0x149679040;  alias, 1 drivers
v0x1496615b0_0 .net "D_mul", 0 0, L_0x149679530;  alias, 1 drivers
v0x149661640_0 .net "D_rd", 4 0, L_0x1496783a0;  alias, 1 drivers
v0x149661700_0 .net "D_str", 0 0, L_0x1496792f0;  alias, 1 drivers
v0x149661790_0 .net "D_we", 0 0, L_0x149679800;  alias, 1 drivers
v0x149661820_0 .net "EX_BP_taken", 0 0, L_0x149680310;  alias, 1 drivers
v0x1496618b0_0 .net "EX_a", 31 0, v0x1496623f0_0;  alias, 1 drivers
v0x149661960_0 .net "EX_a2", 31 0, L_0x14967ff60;  alias, 1 drivers
v0x149661a10_0 .net "EX_alu_op", 3 0, L_0x1496801b0;  alias, 1 drivers
v0x149661bc0_0 .net "EX_b", 31 0, L_0x149680050;  alias, 1 drivers
v0x149661c50_0 .net "EX_b2", 31 0, L_0x1496800c0;  alias, 1 drivers
v0x149661ce0_0 .net "EX_brn", 0 0, L_0x149680220;  alias, 1 drivers
v0x149661d70_0 .net "EX_byt", 0 0, L_0x149680520;  alias, 1 drivers
v0x149661e00_0 .net "EX_ld", 0 0, v0x149662960_0;  alias, 1 drivers
v0x149661e90_0 .net "EX_mul", 0 0, v0x149662a00_0;  alias, 1 drivers
v0x149661f40_0 .net "EX_rd", 4 0, v0x149662aa0_0;  alias, 1 drivers
v0x149661ff0_0 .net "EX_str", 0 0, L_0x1496804b0;  alias, 1 drivers
v0x149662080_0 .net "EX_taken", 0 0, v0x14965e1d0_0;  alias, 1 drivers
v0x149662130_0 .net "EX_we", 0 0, v0x149662bf0_0;  alias, 1 drivers
v0x1496621e0_0 .net "MEM_stall", 0 0, v0x149663e40_0;  alias, 1 drivers
v0x149662290_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x149662360_0 .var "ex_a2_r", 31 0;
v0x1496623f0_0 .var "ex_a_r", 31 0;
v0x149662480_0 .var "ex_alu_op_r", 3 0;
v0x149662520_0 .var "ex_b2_r", 31 0;
v0x149661ac0_0 .var "ex_b_r", 31 0;
v0x1496627b0_0 .var "ex_bp_taken_r", 0 0;
v0x149662840_0 .var "ex_brn_r", 0 0;
v0x1496628d0_0 .var "ex_byt_r", 0 0;
v0x149662960_0 .var "ex_ld_r", 0 0;
v0x149662a00_0 .var "ex_mul_r", 0 0;
v0x149662aa0_0 .var "ex_rd_r", 4 0;
v0x149662b50_0 .var "ex_str_r", 0 0;
v0x149662bf0_0 .var "ex_we_r", 0 0;
v0x149662c90_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x149662d60_0 .net "stall_D", 0 0, L_0x14967c960;  alias, 1 drivers
S_0x1496630b0 .scope module, "u_dcache" "dcache" 3 398, 8 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 10 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 10 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x149660c70 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x1496821a0 .functor OR 1, v0x14966a750_0, v0x14966a870_0, C4<0>, C4<0>;
v0x1496635b0_0 .var "Dc_mem_addr", 9 0;
v0x149663650_0 .var "Dc_mem_req", 0 0;
v0x1496636f0_0 .var "Dc_wb_addr", 9 0;
v0x1496637b0_0 .var "Dc_wb_we", 0 0;
v0x149663850_0 .var "Dc_wb_wline", 127 0;
v0x149663940_0 .net "MEM_alu_out", 31 0, v0x14966a5a0_0;  alias, 1 drivers
v0x1496639f0_0 .net "MEM_b2", 31 0, L_0x149681990;  alias, 1 drivers
v0x149663aa0_0 .net "MEM_byt", 0 0, L_0x149681d40;  alias, 1 drivers
v0x149663b40_0 .net "MEM_data_line", 127 0, v0x149672880_0;  alias, 1 drivers
v0x149663c50_0 .var "MEM_data_mem", 31 0;
v0x149663d00_0 .net "MEM_ld", 0 0, v0x14966a750_0;  alias, 1 drivers
v0x149663da0_0 .net "MEM_mem_valid", 0 0, v0x149672930_0;  alias, 1 drivers
v0x149663e40_0 .var "MEM_stall", 0 0;
v0x149663ed0_0 .net "MEM_str", 0 0, v0x14966a870_0;  alias, 1 drivers
v0x149663f70_0 .net *"_ivl_1", 10 0, L_0x149681e00;  1 drivers
L_0x140040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149664020_0 .net *"_ivl_5", 0 0, L_0x140040c70;  1 drivers
v0x1496640d0_0 .net "addr_line", 9 0, L_0x149682000;  1 drivers
v0x149664260_0 .net "addr_off", 1 0, L_0x1496820e0;  1 drivers
v0x149664310_0 .net "addr_word", 11 0, L_0x149681f20;  1 drivers
v0x1496643c0_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x149664450 .array "data", 15 0, 31 0;
v0x1496645f0 .array "dirty", 3 0, 0 0;
v0x149664680_0 .var "fifo_ptr", 1 0;
v0x149664730_0 .var "hit", 0 0;
v0x1496647d0_0 .var "hit_idx", 1 0;
v0x149664880_0 .var/i "i", 31 0;
v0x149664930_0 .var "miss_line", 9 0;
v0x1496649e0_0 .net "op_active", 0 0, L_0x1496821a0;  1 drivers
v0x149664a80_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x149664b10 .array "tag", 3 0, 3 0;
v0x149664c10 .array "valid", 3 0, 0 0;
E_0x149663460/0 .event anyedge, v0x149663940_0, v0x1496640d0_0, v0x1496649e0_0, v0x149663da0_0;
v0x149664c10_0 .array/port v0x149664c10, 0;
v0x149664c10_1 .array/port v0x149664c10, 1;
v0x149664c10_2 .array/port v0x149664c10, 2;
v0x149664c10_3 .array/port v0x149664c10, 3;
E_0x149663460/1 .event anyedge, v0x149664c10_0, v0x149664c10_1, v0x149664c10_2, v0x149664c10_3;
v0x149664b10_0 .array/port v0x149664b10, 0;
v0x149664b10_1 .array/port v0x149664b10, 1;
v0x149664b10_2 .array/port v0x149664b10, 2;
v0x149664b10_3 .array/port v0x149664b10, 3;
E_0x149663460/2 .event anyedge, v0x149664b10_0, v0x149664b10_1, v0x149664b10_2, v0x149664b10_3;
E_0x149663460/3 .event anyedge, v0x149663d00_0, v0x149664730_0, v0x149663aa0_0, v0x1496647d0_0;
v0x149664450_0 .array/port v0x149664450, 0;
v0x149664450_1 .array/port v0x149664450, 1;
v0x149664450_2 .array/port v0x149664450, 2;
E_0x149663460/4 .event anyedge, v0x149664260_0, v0x149664450_0, v0x149664450_1, v0x149664450_2;
v0x149664450_3 .array/port v0x149664450, 3;
v0x149664450_4 .array/port v0x149664450, 4;
v0x149664450_5 .array/port v0x149664450, 5;
v0x149664450_6 .array/port v0x149664450, 6;
E_0x149663460/5 .event anyedge, v0x149664450_3, v0x149664450_4, v0x149664450_5, v0x149664450_6;
v0x149664450_7 .array/port v0x149664450, 7;
v0x149664450_8 .array/port v0x149664450, 8;
v0x149664450_9 .array/port v0x149664450, 9;
v0x149664450_10 .array/port v0x149664450, 10;
E_0x149663460/6 .event anyedge, v0x149664450_7, v0x149664450_8, v0x149664450_9, v0x149664450_10;
v0x149664450_11 .array/port v0x149664450, 11;
v0x149664450_12 .array/port v0x149664450, 12;
v0x149664450_13 .array/port v0x149664450, 13;
v0x149664450_14 .array/port v0x149664450, 14;
E_0x149663460/7 .event anyedge, v0x149664450_11, v0x149664450_12, v0x149664450_13, v0x149664450_14;
v0x149664450_15 .array/port v0x149664450, 15;
E_0x149663460/8 .event anyedge, v0x149664450_15, v0x149663ed0_0;
E_0x149663460 .event/or E_0x149663460/0, E_0x149663460/1, E_0x149663460/2, E_0x149663460/3, E_0x149663460/4, E_0x149663460/5, E_0x149663460/6, E_0x149663460/7, E_0x149663460/8;
L_0x149681e00 .part v0x14966a5a0_0, 0, 11;
L_0x149681f20 .concat [ 11 1 0 0], L_0x149681e00, L_0x140040c70;
L_0x149682000 .part L_0x149681f20, 2, 10;
L_0x1496820e0 .part L_0x149681f20, 0, 2;
S_0x149664e80 .scope module, "u_decode" "decode" 3 123, 9 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x149808800 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x149808840 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x149808880 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x1498088c0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x149808900 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x149808940 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x149808980 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x1498089c0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x149808a00 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x149808a40 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x149808a80 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x149808ac0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x149808b00 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x149808b40 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x149808b80 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x149808bc0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x149808c00 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x149808c40 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x149808c80 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x149808cc0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x1496787a0 .functor AND 1, L_0x149678660, L_0x149678700, C4<1>, C4<1>;
L_0x149678970 .functor AND 1, L_0x149678660, L_0x149678890, C4<1>, C4<1>;
L_0x149678b70 .functor AND 1, L_0x149678660, L_0x149678a20, C4<1>, C4<1>;
L_0x149678440 .functor AND 1, L_0x149678660, L_0x149678c80, C4<1>, C4<1>;
L_0x149679200 .functor OR 1, L_0x1496795d0, L_0x149679040, C4<0>, C4<0>;
L_0x149679800 .functor OR 1, L_0x149679200, L_0x149679530, C4<0>, C4<0>;
L_0x1496798f0 .functor BUFZ 1, L_0x149678660, C4<0>, C4<0>, C4<0>;
L_0x14967a6e0 .functor OR 1, L_0x14967a520, L_0x149678b70, C4<0>, C4<0>;
L_0x14967a850 .functor OR 1, L_0x14967a770, L_0x149678440, C4<0>, C4<0>;
v0x149665800_0 .net "D_addi", 0 0, L_0x1496799e0;  alias, 1 drivers
v0x1496658b0_0 .net "D_alu_op", 3 0, L_0x14967ba00;  alias, 1 drivers
v0x149665970_0 .net "D_brn", 0 0, L_0x1496798f0;  alias, 1 drivers
v0x149665a40_0 .net "D_byt", 0 0, L_0x149679410;  alias, 1 drivers
v0x149665af0_0 .net "D_imd", 10 0, L_0x1496784c0;  alias, 1 drivers
v0x149665bc0_0 .net "D_inst", 31 0, v0x14966b900_0;  alias, 1 drivers
v0x149665c50_0 .net "D_ld", 0 0, L_0x149679040;  alias, 1 drivers
v0x149665ce0_0 .net "D_mul", 0 0, L_0x149679530;  alias, 1 drivers
v0x149665d90_0 .net "D_opc", 5 0, L_0x149678000;  alias, 1 drivers
v0x149665ea0_0 .net "D_ra", 4 0, L_0x149678160;  alias, 1 drivers
v0x149665f60_0 .net "D_rb", 4 0, L_0x149678280;  alias, 1 drivers
v0x149665ff0_0 .net "D_rd", 4 0, L_0x1496783a0;  alias, 1 drivers
v0x1496660c0_0 .net "D_str", 0 0, L_0x1496792f0;  alias, 1 drivers
v0x149666150_0 .net "D_we", 0 0, L_0x149679800;  alias, 1 drivers
L_0x1400400a0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x1496661e0_0 .net/2u *"_ivl_10", 5 0, L_0x1400400a0;  1 drivers
L_0x140040640 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x149666270_0 .net/2u *"_ivl_100", 5 0, L_0x140040640;  1 drivers
v0x149666320_0 .net *"_ivl_102", 0 0, L_0x14967a0f0;  1 drivers
L_0x140040688 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1496664c0_0 .net/2u *"_ivl_104", 3 0, L_0x140040688;  1 drivers
L_0x1400406d0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x149666570_0 .net/2u *"_ivl_106", 5 0, L_0x1400406d0;  1 drivers
v0x149666620_0 .net *"_ivl_108", 0 0, L_0x14967a190;  1 drivers
L_0x140040718 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1496666c0_0 .net/2u *"_ivl_110", 3 0, L_0x140040718;  1 drivers
L_0x140040760 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x149666770_0 .net/2u *"_ivl_112", 5 0, L_0x140040760;  1 drivers
v0x149666820_0 .net *"_ivl_114", 0 0, L_0x14967a050;  1 drivers
L_0x1400407a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x1496668c0_0 .net/2u *"_ivl_116", 3 0, L_0x1400407a8;  1 drivers
L_0x1400407f0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x149666970_0 .net/2u *"_ivl_118", 3 0, L_0x1400407f0;  1 drivers
L_0x140040838 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x149666a20_0 .net/2u *"_ivl_120", 5 0, L_0x140040838;  1 drivers
v0x149666ad0_0 .net *"_ivl_122", 0 0, L_0x14967a520;  1 drivers
v0x149666b70_0 .net *"_ivl_125", 0 0, L_0x14967a6e0;  1 drivers
L_0x140040880 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x149666c10_0 .net/2u *"_ivl_126", 3 0, L_0x140040880;  1 drivers
L_0x1400408c8 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x149666cc0_0 .net/2u *"_ivl_128", 5 0, L_0x1400408c8;  1 drivers
v0x149666d70_0 .net *"_ivl_130", 0 0, L_0x14967a770;  1 drivers
v0x149666e10_0 .net *"_ivl_133", 0 0, L_0x14967a850;  1 drivers
L_0x140040910 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x149666eb0_0 .net/2u *"_ivl_134", 3 0, L_0x140040910;  1 drivers
L_0x140040958 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x1496663d0_0 .net/2u *"_ivl_136", 3 0, L_0x140040958;  1 drivers
L_0x1400409a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149667140_0 .net/2u *"_ivl_138", 3 0, L_0x1400409a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1496671d0_0 .net/2u *"_ivl_14", 4 0, L_0x1400400e8;  1 drivers
v0x149667270_0 .net *"_ivl_140", 3 0, L_0x149679c60;  1 drivers
v0x149667320_0 .net *"_ivl_142", 3 0, L_0x14967a640;  1 drivers
v0x1496673d0_0 .net *"_ivl_144", 3 0, L_0x14967ad40;  1 drivers
v0x149667480_0 .net *"_ivl_146", 3 0, L_0x14967aee0;  1 drivers
v0x149667530_0 .net *"_ivl_148", 3 0, L_0x14967afc0;  1 drivers
v0x1496675e0_0 .net *"_ivl_150", 3 0, L_0x14967b170;  1 drivers
v0x149667690_0 .net *"_ivl_152", 3 0, L_0x14967b290;  1 drivers
v0x149667740_0 .net *"_ivl_154", 3 0, L_0x14967b450;  1 drivers
v0x1496677f0_0 .net *"_ivl_156", 3 0, L_0x14967b570;  1 drivers
v0x1496678a0_0 .net *"_ivl_158", 3 0, L_0x14967b740;  1 drivers
v0x149667950_0 .net *"_ivl_16", 0 0, L_0x149678700;  1 drivers
v0x1496679f0_0 .net *"_ivl_160", 3 0, L_0x14967b820;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x149667aa0_0 .net/2u *"_ivl_20", 4 0, L_0x140040130;  1 drivers
v0x149667b50_0 .net *"_ivl_22", 0 0, L_0x149678890;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x149667bf0_0 .net/2u *"_ivl_26", 4 0, L_0x140040178;  1 drivers
v0x149667ca0_0 .net *"_ivl_28", 0 0, L_0x149678a20;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x149667d40_0 .net/2u *"_ivl_32", 4 0, L_0x1400401c0;  1 drivers
v0x149667df0_0 .net *"_ivl_34", 0 0, L_0x149678c80;  1 drivers
v0x149667e90_0 .net *"_ivl_39", 4 0, L_0x149678ec0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x149667f40_0 .net/2u *"_ivl_40", 4 0, L_0x140040208;  1 drivers
v0x149667ff0_0 .net *"_ivl_45", 4 0, L_0x149679160;  1 drivers
L_0x140040250 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x1496680a0_0 .net/2u *"_ivl_46", 4 0, L_0x140040250;  1 drivers
L_0x140040298 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x149668150_0 .net/2u *"_ivl_52", 5 0, L_0x140040298;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x149668200_0 .net/2u *"_ivl_56", 5 0, L_0x1400402e0;  1 drivers
v0x1496682b0_0 .net *"_ivl_58", 0 0, L_0x1496795d0;  1 drivers
v0x149668350_0 .net *"_ivl_61", 0 0, L_0x149679200;  1 drivers
L_0x140040328 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1496683f0_0 .net/2u *"_ivl_66", 5 0, L_0x140040328;  1 drivers
L_0x140040370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1496684a0_0 .net/2u *"_ivl_70", 5 0, L_0x140040370;  1 drivers
v0x149668550_0 .net *"_ivl_72", 0 0, L_0x149679a80;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149666f50_0 .net/2u *"_ivl_74", 3 0, L_0x1400403b8;  1 drivers
L_0x140040400 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x149667000_0 .net/2u *"_ivl_76", 5 0, L_0x140040400;  1 drivers
v0x1496670b0_0 .net *"_ivl_78", 0 0, L_0x149679bc0;  1 drivers
L_0x140040448 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1496685f0_0 .net/2u *"_ivl_80", 3 0, L_0x140040448;  1 drivers
L_0x140040490 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1496686a0_0 .net/2u *"_ivl_82", 5 0, L_0x140040490;  1 drivers
v0x149668750_0 .net *"_ivl_84", 0 0, L_0x149679d60;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1496687f0_0 .net/2u *"_ivl_86", 3 0, L_0x1400404d8;  1 drivers
L_0x140040520 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x1496688a0_0 .net/2u *"_ivl_88", 5 0, L_0x140040520;  1 drivers
v0x149668950_0 .net *"_ivl_90", 0 0, L_0x149679b20;  1 drivers
L_0x140040568 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1496689f0_0 .net/2u *"_ivl_92", 3 0, L_0x140040568;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x149668aa0_0 .net/2u *"_ivl_94", 5 0, L_0x1400405b0;  1 drivers
v0x149668b50_0 .net *"_ivl_96", 0 0, L_0x149679f30;  1 drivers
L_0x1400405f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x149668bf0_0 .net/2u *"_ivl_98", 3 0, L_0x1400405f8;  1 drivers
v0x149668ca0_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x149668d30_0 .net "is_beq", 0 0, L_0x149678970;  1 drivers
v0x149668dd0_0 .net "is_bgt", 0 0, L_0x149678440;  1 drivers
v0x149668e70_0 .net "is_blt", 0 0, L_0x149678b70;  1 drivers
v0x149668f10_0 .net "is_ctrl", 0 0, L_0x149678660;  1 drivers
v0x149668fb0_0 .net "is_jmp", 0 0, L_0x1496787a0;  1 drivers
L_0x149678000 .part v0x14966b900_0, 26, 6;
L_0x149678160 .part v0x14966b900_0, 21, 5;
L_0x149678280 .part v0x14966b900_0, 16, 5;
L_0x1496783a0 .part v0x14966b900_0, 11, 5;
L_0x1496784c0 .part v0x14966b900_0, 0, 11;
L_0x149678660 .cmp/eq 6, L_0x149678000, L_0x1400400a0;
L_0x149678700 .cmp/eq 5, L_0x1496783a0, L_0x1400400e8;
L_0x149678890 .cmp/eq 5, L_0x1496783a0, L_0x140040130;
L_0x149678a20 .cmp/eq 5, L_0x1496783a0, L_0x140040178;
L_0x149678c80 .cmp/eq 5, L_0x1496783a0, L_0x1400401c0;
L_0x149678ec0 .part L_0x149678000, 0, 5;
L_0x149679040 .cmp/eq 5, L_0x149678ec0, L_0x140040208;
L_0x149679160 .part L_0x149678000, 0, 5;
L_0x1496792f0 .cmp/eq 5, L_0x149679160, L_0x140040250;
L_0x149679410 .part L_0x149678000, 5, 1;
L_0x149679530 .cmp/eq 6, L_0x149678000, L_0x140040298;
L_0x1496795d0 .cmp/ge 6, L_0x1400402e0, L_0x149678000;
L_0x1496799e0 .cmp/eq 6, L_0x149678000, L_0x140040328;
L_0x149679a80 .cmp/eq 6, L_0x149678000, L_0x140040370;
L_0x149679bc0 .cmp/eq 6, L_0x149678000, L_0x140040400;
L_0x149679d60 .cmp/eq 6, L_0x149678000, L_0x140040490;
L_0x149679b20 .cmp/eq 6, L_0x149678000, L_0x140040520;
L_0x149679f30 .cmp/eq 6, L_0x149678000, L_0x1400405b0;
L_0x14967a0f0 .cmp/eq 6, L_0x149678000, L_0x140040640;
L_0x14967a190 .cmp/eq 6, L_0x149678000, L_0x1400406d0;
L_0x14967a050 .cmp/eq 6, L_0x149678000, L_0x140040760;
L_0x14967a520 .cmp/eq 6, L_0x149678000, L_0x140040838;
L_0x14967a770 .cmp/eq 6, L_0x149678000, L_0x1400408c8;
L_0x149679c60 .functor MUXZ 4, L_0x1400409a0, L_0x140040958, L_0x149679530, C4<>;
L_0x14967a640 .functor MUXZ 4, L_0x149679c60, L_0x140040910, L_0x14967a850, C4<>;
L_0x14967ad40 .functor MUXZ 4, L_0x14967a640, L_0x140040880, L_0x14967a6e0, C4<>;
L_0x14967aee0 .functor MUXZ 4, L_0x14967ad40, L_0x1400407f0, L_0x149678970, C4<>;
L_0x14967afc0 .functor MUXZ 4, L_0x14967aee0, L_0x1400407a8, L_0x14967a050, C4<>;
L_0x14967b170 .functor MUXZ 4, L_0x14967afc0, L_0x140040718, L_0x14967a190, C4<>;
L_0x14967b290 .functor MUXZ 4, L_0x14967b170, L_0x140040688, L_0x14967a0f0, C4<>;
L_0x14967b450 .functor MUXZ 4, L_0x14967b290, L_0x1400405f8, L_0x149679f30, C4<>;
L_0x14967b570 .functor MUXZ 4, L_0x14967b450, L_0x140040568, L_0x149679b20, C4<>;
L_0x14967b740 .functor MUXZ 4, L_0x14967b570, L_0x1400404d8, L_0x149679d60, C4<>;
L_0x14967b820 .functor MUXZ 4, L_0x14967b740, L_0x140040448, L_0x149679bc0, C4<>;
L_0x14967ba00 .functor MUXZ 4, L_0x14967b820, L_0x1400403b8, L_0x149679a80, C4<>;
S_0x1496691c0 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 350, 10 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x149662320 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x1496745b0 .functor BUFZ 1, v0x14966a900_0, C4<0>, C4<0>, C4<0>;
L_0x149681990 .functor BUFZ 32, v0x14966a630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149681a00 .functor BUFZ 32, v0x14966a510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149681d40 .functor BUFZ 1, v0x14966a6c0_0, C4<0>, C4<0>, C4<0>;
v0x149669690_0 .net "EX_a2", 31 0, L_0x14967ff60;  alias, 1 drivers
v0x149669780_0 .net "EX_alu_out", 31 0, v0x14965df20_0;  alias, 1 drivers
v0x149669810_0 .net "EX_b2", 31 0, L_0x1496800c0;  alias, 1 drivers
v0x1496698e0_0 .net "EX_byt", 0 0, L_0x149680520;  alias, 1 drivers
v0x149669970_0 .net "EX_ld", 0 0, v0x149662960_0;  alias, 1 drivers
v0x149669a80_0 .net "EX_rd", 4 0, v0x149662aa0_0;  alias, 1 drivers
v0x149669b50_0 .net "EX_str", 0 0, L_0x1496804b0;  alias, 1 drivers
v0x149669be0_0 .net "EX_taken", 0 0, v0x14965e1d0_0;  alias, 1 drivers
v0x149669cb0_0 .net "EX_we", 0 0, v0x149662bf0_0;  alias, 1 drivers
v0x149669dc0_0 .net "MEM_a2", 31 0, L_0x149681a00;  alias, 1 drivers
v0x149669e50_0 .net "MEM_alu_out", 31 0, v0x14966a5a0_0;  alias, 1 drivers
v0x149669ee0_0 .net "MEM_b2", 31 0, L_0x149681990;  alias, 1 drivers
v0x149669f70_0 .net "MEM_byt", 0 0, L_0x149681d40;  alias, 1 drivers
v0x14966a000_0 .net "MEM_ld", 0 0, v0x14966a750_0;  alias, 1 drivers
v0x14966a090_0 .net "MEM_rd", 4 0, v0x14966a7e0_0;  alias, 1 drivers
v0x14966a120_0 .net "MEM_stall", 0 0, v0x149663e40_0;  alias, 1 drivers
v0x14966a1b0_0 .net "MEM_str", 0 0, v0x14966a870_0;  alias, 1 drivers
v0x14966a360_0 .net "MEM_taken", 0 0, L_0x1496745b0;  alias, 1 drivers
v0x14966a3f0_0 .net "MEM_we", 0 0, v0x14966a9a0_0;  alias, 1 drivers
v0x14966a480_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14966a510_0 .var "mem_a2_r", 31 0;
v0x14966a5a0_0 .var "mem_alu_out_r", 31 0;
v0x14966a630_0 .var "mem_b2_r", 31 0;
v0x14966a6c0_0 .var "mem_byt_r", 0 0;
v0x14966a750_0 .var "mem_ld_r", 0 0;
v0x14966a7e0_0 .var "mem_rd_r", 4 0;
v0x14966a870_0 .var "mem_str_r", 0 0;
v0x14966a900_0 .var "mem_taken_r", 0 0;
v0x14966a9a0_0 .var "mem_we_r", 0 0;
v0x14966aa40_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
S_0x14966ad50 .scope module, "u_f2d" "f_to_d_reg" 3 90, 11 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /OUTPUT 12 "D_pc";
    .port_info 9 /OUTPUT 32 "D_inst";
    .port_info 10 /OUTPUT 1 "D_BP_taken";
P_0x14966af10 .param/l "NOP" 1 11 24, C4<00100000000000000000000000000000>;
P_0x14966af50 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000001100>;
P_0x14966af90 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x149677f50 .functor BUFZ 1, v0x14966b870_0, C4<0>, C4<0>, C4<0>;
v0x14966b200_0 .net "D_BP_taken", 0 0, L_0x149677f50;  alias, 1 drivers
v0x14966b2b0_0 .net "D_inst", 31 0, v0x14966b900_0;  alias, 1 drivers
v0x14966b340_0 .net "D_pc", 11 0, v0x14966b990_0;  alias, 1 drivers
v0x14966b3d0_0 .net "EX_taken", 0 0, v0x14965e1d0_0;  alias, 1 drivers
v0x14966b460_0 .net "F_BP_taken", 0 0, L_0x149680aa0;  alias, 1 drivers
v0x14966b4f0_0 .net "F_inst", 31 0, v0x14966c170_0;  alias, 1 drivers
v0x14966b590_0 .net "F_pc", 11 0, v0x14966e570_0;  alias, 1 drivers
v0x14966b650_0 .net "MEM_stall", 0 0, v0x149663e40_0;  alias, 1 drivers
v0x14966b760_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14966b870_0 .var "d_bp_taken", 0 0;
v0x14966b900_0 .var "d_inst", 31 0;
v0x14966b990_0 .var "d_pc", 11 0;
v0x14966ba20_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14966bab0_0 .net "stall_D", 0 0, L_0x14967c960;  alias, 1 drivers
S_0x14966bc50 .scope module, "u_icache" "icache" 3 61, 12 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 10 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x149660c30 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000001100>;
v0x14966c170_0 .var "F_inst", 31 0;
v0x14966c230_0 .net "F_mem_inst", 127 0, v0x149672440_0;  alias, 1 drivers
v0x14966c2c0_0 .net "F_mem_valid", 0 0, v0x1496724f0_0;  alias, 1 drivers
v0x14966c350_0 .net "F_pc", 11 0, v0x14966e570_0;  alias, 1 drivers
v0x14966c3e0_0 .var "F_stall", 0 0;
v0x14966c4b0_0 .var "Ic_mem_addr", 9 0;
v0x14966c540_0 .var "Ic_mem_req", 0 0;
v0x14966c5d0_0 .net *"_ivl_1", 9 0, L_0x149677b70;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14966c680_0 .net *"_ivl_5", 1 0, L_0x140040058;  1 drivers
v0x14966c7b0_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14966c840 .array "data", 15 0, 31 0;
v0x14966ca60_0 .var "fifo_ptr", 1 0;
v0x14966cb10_0 .var "hit", 0 0;
v0x14966cbb0_0 .var "hit_idx", 1 0;
v0x14966cc60_0 .var/i "i", 31 0;
v0x14966cd10_0 .var "miss_line", 9 0;
v0x14966cdc0_0 .net "pc_line", 11 0, L_0x149677c10;  1 drivers
v0x14966cf50_0 .net "pc_word", 1 0, L_0x149677d70;  1 drivers
v0x14966cfe0_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14966d070 .array "tag", 3 0, 2 0;
v0x14966d170 .array "valid", 3 0, 0 0;
v0x14966d170_0 .array/port v0x14966d170, 0;
v0x14966d170_1 .array/port v0x14966d170, 1;
E_0x14966c040/0 .event anyedge, v0x14966cdc0_0, v0x14966c2c0_0, v0x14966d170_0, v0x14966d170_1;
v0x14966d170_2 .array/port v0x14966d170, 2;
v0x14966d170_3 .array/port v0x14966d170, 3;
v0x14966d070_0 .array/port v0x14966d070, 0;
v0x14966d070_1 .array/port v0x14966d070, 1;
E_0x14966c040/1 .event anyedge, v0x14966d170_2, v0x14966d170_3, v0x14966d070_0, v0x14966d070_1;
v0x14966d070_2 .array/port v0x14966d070, 2;
v0x14966d070_3 .array/port v0x14966d070, 3;
E_0x14966c040/2 .event anyedge, v0x14966d070_2, v0x14966d070_3, v0x14966cb10_0, v0x14966cbb0_0;
v0x14966c840_0 .array/port v0x14966c840, 0;
v0x14966c840_1 .array/port v0x14966c840, 1;
v0x14966c840_2 .array/port v0x14966c840, 2;
E_0x14966c040/3 .event anyedge, v0x14966cf50_0, v0x14966c840_0, v0x14966c840_1, v0x14966c840_2;
v0x14966c840_3 .array/port v0x14966c840, 3;
v0x14966c840_4 .array/port v0x14966c840, 4;
v0x14966c840_5 .array/port v0x14966c840, 5;
v0x14966c840_6 .array/port v0x14966c840, 6;
E_0x14966c040/4 .event anyedge, v0x14966c840_3, v0x14966c840_4, v0x14966c840_5, v0x14966c840_6;
v0x14966c840_7 .array/port v0x14966c840, 7;
v0x14966c840_8 .array/port v0x14966c840, 8;
v0x14966c840_9 .array/port v0x14966c840, 9;
v0x14966c840_10 .array/port v0x14966c840, 10;
E_0x14966c040/5 .event anyedge, v0x14966c840_7, v0x14966c840_8, v0x14966c840_9, v0x14966c840_10;
v0x14966c840_11 .array/port v0x14966c840, 11;
v0x14966c840_12 .array/port v0x14966c840, 12;
v0x14966c840_13 .array/port v0x14966c840, 13;
v0x14966c840_14 .array/port v0x14966c840, 14;
E_0x14966c040/6 .event anyedge, v0x14966c840_11, v0x14966c840_12, v0x14966c840_13, v0x14966c840_14;
v0x14966c840_15 .array/port v0x14966c840, 15;
E_0x14966c040/7 .event anyedge, v0x14966c840_15;
E_0x14966c040 .event/or E_0x14966c040/0, E_0x14966c040/1, E_0x14966c040/2, E_0x14966c040/3, E_0x14966c040/4, E_0x14966c040/5, E_0x14966c040/6, E_0x14966c040/7;
L_0x149677b70 .part v0x14966e570_0, 2, 10;
L_0x149677c10 .concat [ 10 2 0 0], L_0x149677b70, L_0x140040058;
L_0x149677d70 .part v0x14966e570_0, 0, 2;
S_0x14966d340 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 465, 13 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x14966c710 .param/l "XLEN" 0 13 2, +C4<00000000000000000000000000100000>;
v0x14966d650_0 .net "MEM_data_mem", 31 0, v0x149663c50_0;  alias, 1 drivers
v0x14966d720_0 .net "MEM_rd", 4 0, v0x14966a7e0_0;  alias, 1 drivers
v0x14966d7b0_0 .net "MEM_we", 0 0, v0x14966a9a0_0;  alias, 1 drivers
v0x14966d840_0 .net "WB_data_mem", 31 0, v0x14966dc80_0;  alias, 1 drivers
v0x14966d8e0_0 .net "WB_rd", 4 0, v0x14966dd10_0;  alias, 1 drivers
v0x14966d9b0_0 .net "WB_we", 0 0, v0x14966ddb0_0;  alias, 1 drivers
v0x14966da60_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14966dbf0_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14966dc80_0 .var "wb_data_mem_r", 31 0;
v0x14966dd10_0 .var "wb_rd_r", 4 0;
v0x14966ddb0_0 .var "wb_we_r", 0 0;
S_0x14966ded0 .scope module, "u_pc" "pc" 3 40, 14 4 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 12 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 12 "F_BP_target_pc";
    .port_info 6 /OUTPUT 12 "F_pc";
P_0x14966e090 .param/l "PCLEN" 0 14 5, +C4<00000000000000000000000000001100>;
P_0x14966e0d0 .param/l "RESET_PC" 0 14 6, C4<000000000000>;
v0x14966e300_0 .net "EX_alt_pc", 11 0, L_0x149677ad0;  1 drivers
v0x14966e3c0_0 .net "EX_taken", 0 0, v0x14965e1d0_0;  alias, 1 drivers
v0x14966e4e0_0 .net "F_BP_target_pc", 11 0, L_0x149681540;  alias, 1 drivers
v0x14966e570_0 .var "F_pc", 11 0;
v0x14966e600_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x14966e6d0_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
v0x14966e860_0 .net "stall_D", 0 0, L_0x14967c960;  alias, 1 drivers
E_0x14966e150 .event posedge, v0x14965d430_0, v0x14965ce20_0;
S_0x14966e940 .scope module, "u_regfile" "regfile" 3 197, 15 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 12 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x14966eab0 .param/l "ADDR_SIZE" 0 15 4, +C4<00000000000000000000000000000101>;
P_0x14966eaf0 .param/l "REG_NUM" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x14966eb30 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x14967de70 .functor BUFZ 32, L_0x14967dc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14967e1e0 .functor BUFZ 32, L_0x14967df20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14967ef00 .functor BUFZ 32, L_0x14967e860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14967efb0 .functor BUFZ 32, L_0x14967eda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14967f6b0 .functor OR 1, L_0x1496792f0, L_0x149679040, C4<0>, C4<0>;
L_0x14967f720 .functor OR 1, L_0x14967f6b0, L_0x1496799e0, C4<0>, C4<0>;
L_0x14967f810 .functor OR 1, L_0x14967f720, L_0x1496798f0, C4<0>, C4<0>;
v0x14966ef60_0 .net "D_a", 31 0, L_0x14967f610;  alias, 1 drivers
v0x14966f020_0 .net "D_a2", 31 0, L_0x14967ef00;  alias, 1 drivers
v0x14966f0b0_0 .net "D_addi", 0 0, L_0x1496799e0;  alias, 1 drivers
v0x14966f140_0 .net "D_b", 31 0, L_0x14967f350;  alias, 1 drivers
v0x14966f1d0_0 .net "D_b2", 31 0, L_0x14967efb0;  alias, 1 drivers
v0x14966f2a0_0 .net "D_brn", 0 0, L_0x1496798f0;  alias, 1 drivers
v0x14966f370_0 .net "D_imd", 10 0, L_0x1496784c0;  alias, 1 drivers
v0x14966f400_0 .net "D_ld", 0 0, L_0x149679040;  alias, 1 drivers
v0x14966f4d0_0 .net "D_pc", 11 0, v0x14966b990_0;  alias, 1 drivers
v0x14966f5e0_0 .net "D_ra", 4 0, L_0x149678160;  alias, 1 drivers
v0x14966f670_0 .net "D_rb", 4 0, L_0x149678280;  alias, 1 drivers
v0x14966f740_0 .net "D_str", 0 0, L_0x1496792f0;  alias, 1 drivers
v0x14966f810_0 .net "EX_D_bp", 1 0, L_0x14967cce0;  alias, 1 drivers
v0x14966f8a0_0 .net "EX_alu_out", 31 0, v0x14965df20_0;  alias, 1 drivers
v0x14966f930_0 .net "MEM_D_bp", 1 0, L_0x14967ce60;  alias, 1 drivers
v0x14966f9c0_0 .net "MEM_data_mem", 31 0, v0x149663c50_0;  alias, 1 drivers
v0x14966fa90_0 .net "WB_D_bp", 1 0, L_0x14967cf40;  alias, 1 drivers
v0x14966fc20_0 .net "WB_data_mem", 31 0, v0x14966dc80_0;  alias, 1 drivers
v0x14966fcb0_0 .net "WB_rd", 4 0, v0x14966dd10_0;  alias, 1 drivers
v0x14966fd40_0 .net "WB_we", 0 0, v0x14966ddb0_0;  alias, 1 drivers
v0x14966fe10_0 .net *"_ivl_1", 0 0, L_0x14967d0d0;  1 drivers
v0x14966fea0_0 .net *"_ivl_10", 32 0, L_0x14967d8b0;  1 drivers
v0x14966ff30_0 .net *"_ivl_14", 31 0, L_0x14967dc30;  1 drivers
v0x14966ffe0_0 .net *"_ivl_16", 6 0, L_0x14967dcd0;  1 drivers
L_0x140040a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149670090_0 .net *"_ivl_19", 1 0, L_0x140040a78;  1 drivers
v0x149670140_0 .net *"_ivl_2", 20 0, L_0x14967d1f0;  1 drivers
v0x1496701f0_0 .net *"_ivl_22", 31 0, L_0x14967df20;  1 drivers
v0x1496702a0_0 .net *"_ivl_24", 6 0, L_0x14967dfc0;  1 drivers
L_0x140040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149670350_0 .net *"_ivl_27", 1 0, L_0x140040ac0;  1 drivers
v0x149670400_0 .net *"_ivl_31", 0 0, L_0x14967e250;  1 drivers
v0x1496704b0_0 .net *"_ivl_33", 0 0, L_0x14967e370;  1 drivers
v0x149670560_0 .net *"_ivl_35", 0 0, L_0x14967e500;  1 drivers
v0x149670610_0 .net *"_ivl_36", 31 0, L_0x14967e620;  1 drivers
v0x14966fb40_0 .net *"_ivl_38", 31 0, L_0x14967e740;  1 drivers
v0x1496708a0_0 .net *"_ivl_43", 0 0, L_0x14967e990;  1 drivers
v0x149670930_0 .net *"_ivl_45", 0 0, L_0x14967ea30;  1 drivers
v0x1496709d0_0 .net *"_ivl_47", 0 0, L_0x14967eb70;  1 drivers
v0x149670a80_0 .net *"_ivl_48", 31 0, L_0x14967ec10;  1 drivers
v0x149670b30_0 .net *"_ivl_50", 31 0, L_0x14967ead0;  1 drivers
v0x149670be0_0 .net *"_ivl_59", 0 0, L_0x14967f060;  1 drivers
v0x149670c90_0 .net *"_ivl_60", 19 0, L_0x14967f100;  1 drivers
v0x149670d40_0 .net *"_ivl_62", 31 0, L_0x14967f250;  1 drivers
v0x149670df0_0 .net *"_ivl_67", 0 0, L_0x14967f6b0;  1 drivers
v0x149670e90_0 .net *"_ivl_69", 0 0, L_0x14967f720;  1 drivers
v0x149670f30_0 .net *"_ivl_7", 0 0, L_0x14967d6c0;  1 drivers
v0x149670fe0_0 .net *"_ivl_71", 0 0, L_0x14967f810;  1 drivers
v0x149671080_0 .net *"_ivl_73", 0 0, L_0x14967f8c0;  1 drivers
v0x149671130_0 .net *"_ivl_74", 20 0, L_0x14967f960;  1 drivers
v0x1496711e0_0 .net *"_ivl_76", 31 0, L_0x14967fab0;  1 drivers
v0x149671290_0 .net *"_ivl_8", 20 0, L_0x14967d760;  1 drivers
v0x149671340_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x1496713d0_0 .var/i "i", 31 0;
v0x149671480_0 .net "offset", 31 0, L_0x14967d3c0;  1 drivers
v0x149671530_0 .net "pc_extended", 31 0, L_0x14967d950;  1 drivers
v0x1496715e0_0 .net "ra_fwd", 31 0, L_0x14967e860;  1 drivers
v0x149671690_0 .net "ra_raw", 31 0, L_0x14967de70;  1 drivers
v0x149671740_0 .net "rb_fwd", 31 0, L_0x14967eda0;  1 drivers
v0x1496717f0_0 .net "rb_raw", 31 0, L_0x14967e1e0;  1 drivers
v0x1496718a0 .array "regs", 31 0, 31 0;
L_0x14967d0d0 .part L_0x1496784c0, 10, 1;
LS_0x14967d1f0_0_0 .concat [ 1 1 1 1], L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0;
LS_0x14967d1f0_0_4 .concat [ 1 1 1 1], L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0;
LS_0x14967d1f0_0_8 .concat [ 1 1 1 1], L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0;
LS_0x14967d1f0_0_12 .concat [ 1 1 1 1], L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0;
LS_0x14967d1f0_0_16 .concat [ 1 1 1 1], L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0, L_0x14967d0d0;
LS_0x14967d1f0_0_20 .concat [ 1 0 0 0], L_0x14967d0d0;
LS_0x14967d1f0_1_0 .concat [ 4 4 4 4], LS_0x14967d1f0_0_0, LS_0x14967d1f0_0_4, LS_0x14967d1f0_0_8, LS_0x14967d1f0_0_12;
LS_0x14967d1f0_1_4 .concat [ 4 1 0 0], LS_0x14967d1f0_0_16, LS_0x14967d1f0_0_20;
L_0x14967d1f0 .concat [ 16 5 0 0], LS_0x14967d1f0_1_0, LS_0x14967d1f0_1_4;
L_0x14967d3c0 .concat [ 11 21 0 0], L_0x1496784c0, L_0x14967d1f0;
L_0x14967d6c0 .part v0x14966b990_0, 10, 1;
LS_0x14967d760_0_0 .concat [ 1 1 1 1], L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0;
LS_0x14967d760_0_4 .concat [ 1 1 1 1], L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0;
LS_0x14967d760_0_8 .concat [ 1 1 1 1], L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0;
LS_0x14967d760_0_12 .concat [ 1 1 1 1], L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0;
LS_0x14967d760_0_16 .concat [ 1 1 1 1], L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0, L_0x14967d6c0;
LS_0x14967d760_0_20 .concat [ 1 0 0 0], L_0x14967d6c0;
LS_0x14967d760_1_0 .concat [ 4 4 4 4], LS_0x14967d760_0_0, LS_0x14967d760_0_4, LS_0x14967d760_0_8, LS_0x14967d760_0_12;
LS_0x14967d760_1_4 .concat [ 4 1 0 0], LS_0x14967d760_0_16, LS_0x14967d760_0_20;
L_0x14967d760 .concat [ 16 5 0 0], LS_0x14967d760_1_0, LS_0x14967d760_1_4;
L_0x14967d8b0 .concat [ 12 21 0 0], v0x14966b990_0, L_0x14967d760;
L_0x14967d950 .part L_0x14967d8b0, 0, 32;
L_0x14967dc30 .array/port v0x1496718a0, L_0x14967dcd0;
L_0x14967dcd0 .concat [ 5 2 0 0], L_0x149678160, L_0x140040a78;
L_0x14967df20 .array/port v0x1496718a0, L_0x14967dfc0;
L_0x14967dfc0 .concat [ 5 2 0 0], L_0x149678280, L_0x140040ac0;
L_0x14967e250 .part L_0x14967cce0, 1, 1;
L_0x14967e370 .part L_0x14967ce60, 1, 1;
L_0x14967e500 .part L_0x14967cf40, 1, 1;
L_0x14967e620 .functor MUXZ 32, L_0x14967de70, v0x14966dc80_0, L_0x14967e500, C4<>;
L_0x14967e740 .functor MUXZ 32, L_0x14967e620, v0x149663c50_0, L_0x14967e370, C4<>;
L_0x14967e860 .functor MUXZ 32, L_0x14967e740, v0x14965df20_0, L_0x14967e250, C4<>;
L_0x14967e990 .part L_0x14967cce0, 0, 1;
L_0x14967ea30 .part L_0x14967ce60, 0, 1;
L_0x14967eb70 .part L_0x14967cf40, 0, 1;
L_0x14967ec10 .functor MUXZ 32, L_0x14967e1e0, v0x14966dc80_0, L_0x14967eb70, C4<>;
L_0x14967ead0 .functor MUXZ 32, L_0x14967ec10, v0x149663c50_0, L_0x14967ea30, C4<>;
L_0x14967eda0 .functor MUXZ 32, L_0x14967ead0, v0x14965df20_0, L_0x14967e990, C4<>;
L_0x14967f060 .part v0x14966b990_0, 11, 1;
LS_0x14967f100_0_0 .concat [ 1 1 1 1], L_0x14967f060, L_0x14967f060, L_0x14967f060, L_0x14967f060;
LS_0x14967f100_0_4 .concat [ 1 1 1 1], L_0x14967f060, L_0x14967f060, L_0x14967f060, L_0x14967f060;
LS_0x14967f100_0_8 .concat [ 1 1 1 1], L_0x14967f060, L_0x14967f060, L_0x14967f060, L_0x14967f060;
LS_0x14967f100_0_12 .concat [ 1 1 1 1], L_0x14967f060, L_0x14967f060, L_0x14967f060, L_0x14967f060;
LS_0x14967f100_0_16 .concat [ 1 1 1 1], L_0x14967f060, L_0x14967f060, L_0x14967f060, L_0x14967f060;
LS_0x14967f100_1_0 .concat [ 4 4 4 4], LS_0x14967f100_0_0, LS_0x14967f100_0_4, LS_0x14967f100_0_8, LS_0x14967f100_0_12;
LS_0x14967f100_1_4 .concat [ 4 0 0 0], LS_0x14967f100_0_16;
L_0x14967f100 .concat [ 16 4 0 0], LS_0x14967f100_1_0, LS_0x14967f100_1_4;
L_0x14967f250 .concat [ 12 20 0 0], v0x14966b990_0, L_0x14967f100;
L_0x14967f610 .functor MUXZ 32, L_0x14967e860, L_0x14967f250, L_0x1496798f0, C4<>;
L_0x14967f8c0 .part L_0x1496784c0, 10, 1;
LS_0x14967f960_0_0 .concat [ 1 1 1 1], L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0;
LS_0x14967f960_0_4 .concat [ 1 1 1 1], L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0;
LS_0x14967f960_0_8 .concat [ 1 1 1 1], L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0;
LS_0x14967f960_0_12 .concat [ 1 1 1 1], L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0;
LS_0x14967f960_0_16 .concat [ 1 1 1 1], L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0, L_0x14967f8c0;
LS_0x14967f960_0_20 .concat [ 1 0 0 0], L_0x14967f8c0;
LS_0x14967f960_1_0 .concat [ 4 4 4 4], LS_0x14967f960_0_0, LS_0x14967f960_0_4, LS_0x14967f960_0_8, LS_0x14967f960_0_12;
LS_0x14967f960_1_4 .concat [ 4 1 0 0], LS_0x14967f960_0_16, LS_0x14967f960_0_20;
L_0x14967f960 .concat [ 16 5 0 0], LS_0x14967f960_1_0, LS_0x14967f960_1_4;
L_0x14967fab0 .concat [ 11 21 0 0], L_0x1496784c0, L_0x14967f960;
L_0x14967f350 .functor MUXZ 32, L_0x14967eda0, L_0x14967fab0, L_0x14967f810, C4<>;
S_0x149671b40 .scope module, "u_unified_mem" "unified_mem" 3 428, 16 1 0, S_0x14964cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 10 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 10 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 10 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x149671d00 .param/l "LATENCY" 0 16 3, +C4<00000000000000000000000000000011>;
P_0x149671d40 .param/l "XLEN" 0 16 2, +C4<00000000000000000000000000100000>;
v0x149671ff0_0 .var "D_counter", 1 0;
v0x149672080_0 .var "D_saved_line", 9 0;
v0x149672110_0 .net "Dc_mem_addr", 9 0, v0x1496635b0_0;  alias, 1 drivers
v0x1496721a0_0 .net "Dc_mem_req", 0 0, v0x149663650_0;  alias, 1 drivers
v0x149672230_0 .net "Dc_wb_addr", 9 0, v0x1496636f0_0;  alias, 1 drivers
v0x149672300_0 .net "Dc_wb_we", 0 0, v0x1496637b0_0;  alias, 1 drivers
v0x149672390_0 .net "Dc_wb_wline", 127 0, v0x149663850_0;  alias, 1 drivers
v0x149672440_0 .var "F_mem_inst", 127 0;
v0x1496724f0_0 .var "F_mem_valid", 0 0;
v0x149672620_0 .var "I_counter", 1 0;
v0x1496726b0_0 .var "I_saved_line", 9 0;
v0x149672740_0 .net "Ic_mem_addr", 9 0, v0x14966c4b0_0;  alias, 1 drivers
v0x1496727d0_0 .net "Ic_mem_req", 0 0, v0x14966c540_0;  alias, 1 drivers
v0x149672880_0 .var "MEM_data_line", 127 0;
v0x149672930_0 .var "MEM_mem_valid", 0 0;
v0x1496729e0_0 .net "clk", 0 0, v0x149676520_0;  alias, 1 drivers
v0x149672a70_0 .var/i "i", 31 0;
v0x149672c00_0 .var/i "j", 31 0;
v0x149672c90 .array "line", 4095 0, 31 0;
v0x149672d30_0 .net "rst", 0 0, v0x149676760_0;  alias, 1 drivers
S_0x1496763b0 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x149627bb0;
 .timescale -9 -12;
S_0x149627870 .scope module, "data_mem" "data_mem" 17 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Dc_mem_req";
    .port_info 3 /INPUT 10 "Dc_mem_addr";
    .port_info 4 /OUTPUT 128 "MEM_data_line";
    .port_info 5 /OUTPUT 1 "MEM_mem_valid";
    .port_info 6 /INPUT 1 "Dc_wb_we";
    .port_info 7 /INPUT 10 "Dc_wb_addr";
    .port_info 8 /INPUT 128 "Dc_wb_wline";
P_0x14962bcb0 .param/l "LATENCY" 0 17 3, +C4<00000000000000000000000000000011>;
P_0x14962bcf0 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
o0x14000e4c0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x149676830_0 .net "Dc_mem_addr", 9 0, o0x14000e4c0;  0 drivers
o0x14000e4f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1496768c0_0 .net "Dc_mem_req", 0 0, o0x14000e4f0;  0 drivers
o0x14000e520 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x149676950_0 .net "Dc_wb_addr", 9 0, o0x14000e520;  0 drivers
o0x14000e550 .functor BUFZ 1, C4<z>; HiZ drive
v0x1496769e0_0 .net "Dc_wb_we", 0 0, o0x14000e550;  0 drivers
o0x14000e580 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x149676a70_0 .net "Dc_wb_wline", 127 0, o0x14000e580;  0 drivers
v0x149676b40_0 .var "MEM_data_line", 127 0;
v0x149676bd0_0 .var "MEM_mem_valid", 0 0;
o0x14000e610 .functor BUFZ 1, C4<z>; HiZ drive
v0x149676c60_0 .net "clk", 0 0, o0x14000e610;  0 drivers
v0x149676cf0_0 .var "counter", 1 0;
v0x149676e00_0 .var/i "i", 31 0;
v0x149676e90_0 .var/i "j", 31 0;
v0x149676f20 .array "line", 4099 0, 31 0;
o0x14000e6d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x149676fb0_0 .net "rst", 0 0, o0x14000e6d0;  0 drivers
v0x149677040_0 .var "saved_line", 9 0;
E_0x1496767f0 .event posedge, v0x149676c60_0;
S_0x149620dc0 .scope module, "instruct_mem" "instruct_mem" 18 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 10 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
P_0x1496482b0 .param/l "LATENCY" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x1496482f0 .param/l "XLEN" 0 18 2, +C4<00000000000000000000000000100000>;
v0x149677190_0 .var "F_mem_inst", 127 0;
v0x149677250_0 .var "F_mem_valid", 0 0;
o0x14000e940 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x1496772f0_0 .net "Ic_mem_addr", 9 0, o0x14000e940;  0 drivers
o0x14000e970 .functor BUFZ 1, C4<z>; HiZ drive
v0x149677380_0 .net "Ic_mem_req", 0 0, o0x14000e970;  0 drivers
o0x14000e9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x149677410_0 .net "clk", 0 0, o0x14000e9a0;  0 drivers
v0x1496774e0_0 .var "counter", 1 0;
v0x149677590_0 .var/i "i", 31 0;
v0x149677640_0 .var/i "j", 31 0;
v0x1496776f0 .array "line", 4099 0, 31 0;
o0x14000ea60 .functor BUFZ 1, C4<z>; HiZ drive
v0x149677800_0 .net "rst", 0 0, o0x14000ea60;  0 drivers
v0x149677890_0 .var "saved_line", 9 0;
E_0x149676b00 .event posedge, v0x149677410_0;
    .scope S_0x14966ded0;
T_1 ;
    %wait E_0x14966e150;
    %load/vec4 v0x14966e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14966e570_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14966e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14966e300_0;
    %assign/vec4 v0x14966e570_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14966e860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14966e570_0;
    %assign/vec4 v0x14966e570_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x14966e4e0_0;
    %assign/vec4 v0x14966e570_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14966bc50;
T_2 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14966cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14966cc60_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x14966cc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14966cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966d170, 0, 4;
    %load/vec4 v0x14966cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14966cc60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14966ca60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14966cd10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14966c540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x14966cb10_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14966cdc0_0;
    %pad/u 10;
    %assign/vec4 v0x14966cd10_0, 0;
T_2.4 ;
    %load/vec4 v0x14966c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x14966ca60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14966ca60_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14966ca60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966d170, 0, 4;
    %load/vec4 v0x14966cd10_0;
    %pad/u 3;
    %load/vec4 v0x14966ca60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966d070, 0, 4;
    %load/vec4 v0x14966c230_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14966ca60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966c840, 0, 4;
    %load/vec4 v0x14966c230_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14966ca60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966c840, 0, 4;
    %load/vec4 v0x14966c230_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14966ca60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966c840, 0, 4;
    %load/vec4 v0x14966c230_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14966ca60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14966c840, 0, 4;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14966bc50;
T_3 ;
    %wait E_0x14966c040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14966cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14966cbb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14966c3e0_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x14966c170_0, 0, 32;
    %load/vec4 v0x14966cdc0_0;
    %pad/u 10;
    %store/vec4 v0x14966c4b0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14966c540_0, 0, 1;
    %load/vec4 v0x14966c2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14966cc60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x14966cc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x14966cc60_0;
    %load/vec4a v0x14966d170, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %ix/getv/s 4, v0x14966cc60_0;
    %load/vec4a v0x14966d070, 4;
    %pad/u 12;
    %load/vec4 v0x14966cdc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14966cb10_0, 0, 1;
    %load/vec4 v0x14966cc60_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x14966cbb0_0, 0, 2;
T_3.4 ;
    %load/vec4 v0x14966cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14966cc60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x14966cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x14966cbb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14966cf50_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14966c840, 4;
    %store/vec4 v0x14966c170_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14966c3e0_0, 0, 1;
    %load/vec4 v0x14966c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x14966c540_0, 0, 1;
    %load/vec4 v0x14966cdc0_0;
    %pad/u 10;
    %store/vec4 v0x14966c4b0_0, 0, 10;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14966ad50;
T_4 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14966ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14966b990_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x14966b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966b870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14966bab0_0;
    %nor/r;
    %load/vec4 v0x14966b650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14966b590_0;
    %assign/vec4 v0x14966b990_0, 0;
    %load/vec4 v0x14966b4f0_0;
    %assign/vec4 v0x14966b900_0, 0;
    %load/vec4 v0x14966b460_0;
    %assign/vec4 v0x14966b870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x149627ef0;
T_5 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14965d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14965d280_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14965d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14965d280_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14965d280_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14965d280_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x14965d280_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14966e940;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496713d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x1496713d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1496713d0_0;
    %store/vec4a v0x1496718a0, 4, 0;
    %load/vec4 v0x1496713d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496713d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x14966e940;
T_7 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14966fd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x14966fcb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14966fc20_0;
    %load/vec4 v0x14966fcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496718a0, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496718a0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x149660900;
T_8 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149662c90_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.3, 8;
    %load/vec4 v0x149662d60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.3;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x149662080_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1496623f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x149662360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x149661ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x149662520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x149662480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149662840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496627b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x149662aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149662960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149662b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496628d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149662bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149662a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1496621e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x149661060_0;
    %assign/vec4 v0x1496623f0_0, 0;
    %load/vec4 v0x1496610f0_0;
    %assign/vec4 v0x149662360_0, 0;
    %load/vec4 v0x149661210_0;
    %assign/vec4 v0x149661ac0_0, 0;
    %load/vec4 v0x1496612b0_0;
    %assign/vec4 v0x149662520_0, 0;
    %load/vec4 v0x149661180_0;
    %assign/vec4 v0x149662480_0, 0;
    %load/vec4 v0x149661360_0;
    %assign/vec4 v0x149662840_0, 0;
    %load/vec4 v0x149660fd0_0;
    %assign/vec4 v0x1496627b0_0, 0;
    %load/vec4 v0x149661640_0;
    %assign/vec4 v0x149662aa0_0, 0;
    %load/vec4 v0x1496614a0_0;
    %assign/vec4 v0x149662960_0, 0;
    %load/vec4 v0x149661700_0;
    %assign/vec4 v0x149662b50_0, 0;
    %load/vec4 v0x149661400_0;
    %assign/vec4 v0x1496628d0_0, 0;
    %load/vec4 v0x149661790_0;
    %assign/vec4 v0x149662bf0_0, 0;
    %load/vec4 v0x1496615b0_0;
    %assign/vec4 v0x149662a00_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14965d860;
T_9 ;
    %wait E_0x14965dc30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14965df20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14965e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14965e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14965e390_0, 0, 32;
    %load/vec4 v0x14965e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14965de90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14965e2f0_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x14965de00_0;
    %load/vec4 v0x14965e080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x14965e2f0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x14965de00_0;
    %load/vec4 v0x14965e080_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14965e2f0_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x14965e080_0;
    %load/vec4 v0x14965de00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14965e2f0_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0x14965e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %add;
    %store/vec4 v0x14965e390_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x14965dd60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14965e390_0, 0, 32;
T_9.8 ;
    %load/vec4 v0x14965e390_0;
    %store/vec4 v0x14965df20_0, 0, 32;
    %load/vec4 v0x14965dcc0_0;
    %load/vec4 v0x14965e2f0_0;
    %xor;
    %store/vec4 v0x14965e1d0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14965de90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %add;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.9 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %add;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.10 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %sub;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.11 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %and;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.12 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %or;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.13 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %xor;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.14 ;
    %load/vec4 v0x14965dd60_0;
    %inv;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.15 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.16 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14965dff0_0;
    %load/vec4 v0x14965dd60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.20 ;
    %load/vec4 v0x14965dd60_0;
    %load/vec4 v0x14965dff0_0;
    %mul;
    %store/vec4 v0x14965df20_0, 0, 32;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14965e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14965e2f0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14965e530;
T_10 ;
    %wait E_0x14965eae0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149660180_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x149660210_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x1496602a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x149660180_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %ix/getv/s 4, v0x1496602a0_0;
    %load/vec4a v0x149660330, 4;
    %load/vec4 v0x14965f1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149660180_0, 0, 1;
    %load/vec4 v0x1496602a0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x149660210_0, 0, 3;
T_10.2 ;
    %load/vec4 v0x1496602a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14965e530;
T_11 ;
    %wait E_0x14965ea50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149660060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1496600f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1496602a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x149660060_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %ix/getv/s 4, v0x1496602a0_0;
    %load/vec4a v0x149660330, 4;
    %load/vec4 v0x14965ef60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149660060_0, 0, 1;
    %load/vec4 v0x1496602a0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1496600f0_0, 0, 3;
T_11.2 ;
    %load/vec4 v0x1496602a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14965e530;
T_12 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149660480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x1496602a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x1496602a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149660330, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x1496602a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496607a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1496602a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14965f980, 0, 4;
    %load/vec4 v0x1496602a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496602a0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14965eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x149660060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x14965eff0_0;
    %load/vec4 v0x1496600f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14965f980, 0, 4;
    %jmp T_12.7;
T_12.6 ;
    %alloc S_0x14965eb70;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x14965eb70;
    %join;
    %free S_0x14965eb70;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1496691c0;
T_13 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14966aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14966a5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966a900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14966a630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14966a510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14966a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966a870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966a6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14966a120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x149669780_0;
    %assign/vec4 v0x14966a5a0_0, 0;
    %load/vec4 v0x149669be0_0;
    %assign/vec4 v0x14966a900_0, 0;
    %load/vec4 v0x149669810_0;
    %assign/vec4 v0x14966a630_0, 0;
    %load/vec4 v0x149669690_0;
    %assign/vec4 v0x14966a510_0, 0;
    %load/vec4 v0x149669a80_0;
    %assign/vec4 v0x14966a7e0_0, 0;
    %load/vec4 v0x149669cb0_0;
    %assign/vec4 v0x14966a9a0_0, 0;
    %load/vec4 v0x149669970_0;
    %assign/vec4 v0x14966a750_0, 0;
    %load/vec4 v0x149669b50_0;
    %assign/vec4 v0x14966a870_0, 0;
    %load/vec4 v0x1496698e0_0;
    %assign/vec4 v0x14966a6c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1496630b0;
T_14 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149664a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149664880_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x149664880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x149664880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664c10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x149664880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496645f0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x149664880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664b10, 0, 4;
    %load/vec4 v0x149664880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149664880_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149664680_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x149664930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496637b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1496636f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x149663850_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496637b0_0, 0;
    %load/vec4 v0x149663650_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x149664730_0;
    %nor/r;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x1496649e0_0;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1496640d0_0;
    %assign/vec4 v0x149664930_0, 0;
T_14.4 ;
    %load/vec4 v0x149663da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x149664c10, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1496645f0, 4;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1496637b0_0, 0;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x149664b10, 4;
    %pad/u 10;
    %assign/vec4 v0x1496636f0_0, 0;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149663850_0, 4, 5;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149663850_0, 4, 5;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149663850_0, 4, 5;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149663850_0, 4, 5;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664c10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496645f0, 0, 4;
    %load/vec4 v0x149664930_0;
    %pad/u 4;
    %load/vec4 v0x149664680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664b10, 0, 4;
    %load/vec4 v0x149663b40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
    %load/vec4 v0x149663b40_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
    %load/vec4 v0x149663b40_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
    %load/vec4 v0x149663b40_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x149664680_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
    %load/vec4 v0x149664680_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x149664680_0, 0;
T_14.8 ;
    %load/vec4 v0x149663ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v0x149664730_0;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0x149663aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1496639f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1496647d0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x149664260_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x1496639f0_0;
    %load/vec4 v0x1496647d0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x149664260_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149664450, 0, 4;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1496647d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1496645f0, 0, 4;
T_14.13 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1496630b0;
T_15 ;
    %wait E_0x149663460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149664730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1496647d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149663e40_0, 0, 1;
    %load/vec4 v0x149663940_0;
    %store/vec4 v0x149663c50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149663650_0, 0, 1;
    %load/vec4 v0x1496640d0_0;
    %store/vec4 v0x1496635b0_0, 0, 10;
    %load/vec4 v0x1496649e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x149663da0_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149664880_0, 0, 32;
T_15.3 ;
    %load/vec4 v0x149664880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.4, 5;
    %ix/getv/s 4, v0x149664880_0;
    %load/vec4a v0x149664c10, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %ix/getv/s 4, v0x149664880_0;
    %load/vec4a v0x149664b10, 4;
    %pad/u 10;
    %load/vec4 v0x1496640d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149664730_0, 0, 1;
    %load/vec4 v0x149664880_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1496647d0_0, 0, 2;
T_15.5 ;
    %load/vec4 v0x149664880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149664880_0, 0, 32;
    %jmp T_15.3;
T_15.4 ;
T_15.0 ;
    %load/vec4 v0x149663d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x149664730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x149663aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1496647d0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x149664260_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %load/vec4 v0x1496647d0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x149664260_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149664450, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0x149663c50_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149663e40_0, 0, 1;
    %load/vec4 v0x149663da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v0x149663650_0, 0, 1;
    %load/vec4 v0x1496640d0_0;
    %store/vec4 v0x1496635b0_0, 0, 10;
T_15.11 ;
T_15.8 ;
    %load/vec4 v0x149663ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x149664730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149663e40_0, 0, 1;
    %load/vec4 v0x149663da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.21, 8;
T_15.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.21, 8;
 ; End of false expr.
    %blend;
T_15.21;
    %store/vec4 v0x149663650_0, 0, 1;
    %load/vec4 v0x1496640d0_0;
    %store/vec4 v0x1496635b0_0, 0, 10;
T_15.18 ;
T_15.16 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x149671b40;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149672a70_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x149672a70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149672c00_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x149672c00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x149672a70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x149672c00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x149672c90, 4, 0;
    %load/vec4 v0x149672c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149672c00_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %load/vec4 v0x149672a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149672a70_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 16 50 "$readmemh", "program.hex", v0x149672c90 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x149671b40;
T_17 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149672d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496724f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149672620_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1496724f0_0, 0;
    %load/vec4 v0x1496727d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x149672620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x149672740_0;
    %assign/vec4 v0x1496726b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x149672620_0, 0;
T_17.2 ;
    %load/vec4 v0x149672620_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.5, 4;
    %load/vec4 v0x149672620_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x149672620_0, 0;
    %load/vec4 v0x149672620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x1496726b0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672440_0, 4, 5;
    %load/vec4 v0x1496726b0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672440_0, 4, 5;
    %load/vec4 v0x1496726b0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672440_0, 4, 5;
    %load/vec4 v0x1496726b0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672440_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1496724f0_0, 0;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x149671b40;
T_18 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149672d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149672930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149671ff0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149672930_0, 0;
    %load/vec4 v0x1496721a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x149671ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x149672110_0;
    %assign/vec4 v0x149672080_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x149671ff0_0, 0;
T_18.2 ;
    %load/vec4 v0x149671ff0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x149671ff0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x149671ff0_0, 0;
    %load/vec4 v0x149671ff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x149672080_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672880_0, 4, 5;
    %load/vec4 v0x149672080_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672880_0, 4, 5;
    %load/vec4 v0x149672080_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672880_0, 4, 5;
    %load/vec4 v0x149672080_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149672c90, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149672880_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x149672930_0, 0;
T_18.7 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x149671b40;
T_19 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149672300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x149672390_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x149672230_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149672c90, 0, 4;
    %load/vec4 v0x149672390_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x149672230_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149672c90, 0, 4;
    %load/vec4 v0x149672390_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x149672230_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149672c90, 0, 4;
    %load/vec4 v0x149672390_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x149672230_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149672c90, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14966d340;
T_20 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x14966dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14966dc80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14966dd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14966ddb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x14966d650_0;
    %assign/vec4 v0x14966dc80_0, 0;
    %load/vec4 v0x14966d720_0;
    %assign/vec4 v0x14966dd10_0, 0;
    %load/vec4 v0x14966d7b0_0;
    %assign/vec4 v0x14966ddb0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x149627bb0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149676520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149676760_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x149627bb0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x149676520_0;
    %inv;
    %store/vec4 v0x149676520_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x149627bb0;
T_23 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x149627bb0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x149627bb0;
T_24 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14962ab80;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149676760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149676640_0, 0, 32;
    %fork t_1, S_0x1496763b0;
    %jmp t_0;
    .scope S_0x1496763b0;
t_1 ;
T_24.2 ;
    %wait E_0x14962ab80;
    %load/vec4 v0x149676640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149676640_0, 0, 32;
    %load/vec4 v0x149674ff0_0;
    %store/vec4 v0x1496765b0_0, 0, 32;
    %load/vec4 v0x149676640_0;
    %cmpi/s 70, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | EX_alu_out=%0d | EX_taken=%0b -> EX_ra=%0b | EX_rb=%0b | stall_d=%0b EX_true_taken=%0b", v0x149676640_0, v0x149675260_0, v0x1496765b0_0, v0x149674520_0, v0x149674c60_0, v0x1496742f0_0, v0x149674630_0, v0x1496762a0_0, v0x149674cf0_0 {0 0 0};
T_24.3 ;
    %load/vec4 v0x1496765b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 5, 0, 32;
T_24.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.8, 5;
    %jmp/1 T_24.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14962ab80;
    %jmp T_24.7;
T_24.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x149675260_0, v0x149676640_0 {0 0 0};
    %disable S_0x1496763b0;
T_24.5 ;
    %load/vec4 v0x149676640_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x1496763b0;
T_24.9 ;
    %jmp T_24.2;
    %end;
    .scope S_0x149627bb0;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
T_24.11 ;
    %load/vec4 v0x1496766d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x1496766d0_0, &A<v0x1496718a0, v0x1496766d0_0 >, &A<v0x1496718a0, v0x1496766d0_0 > {0 0 0};
    %load/vec4 v0x1496766d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
    %jmp T_24.11;
T_24.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
T_24.13 ;
    %load/vec4 v0x1496766d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.14, 5;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x1496766d0_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1496766d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
    %jmp T_24.13;
T_24.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
T_24.15 ;
    %load/vec4 v0x1496766d0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.16, 5;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149672c90, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x1496766d0_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1496766d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
    %jmp T_24.15;
T_24.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
T_24.17 ;
    %load/vec4 v0x1496766d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x1496766d0_0, &A<v0x149664c10, v0x1496766d0_0 >, &A<v0x1496645f0, v0x1496766d0_0 >, &A<v0x149664b10, v0x1496766d0_0 > {0 0 0};
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x149664450, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149664450, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149664450, 4;
    %load/vec4 v0x1496766d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x149664450, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1496766d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1496766d0_0, 0, 32;
    %jmp T_24.17;
T_24.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x149627870;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149676e00_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x149676e00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149676e90_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x149676e90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x149676e00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x149676e90_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x149676f20, 4, 0;
    %load/vec4 v0x149676e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149676e90_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0x149676e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149676e00_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x149627870;
T_26 ;
    %wait E_0x1496767f0;
    %load/vec4 v0x149676fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149676bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149676cf0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149676bd0_0, 0;
    %load/vec4 v0x1496768c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x149676cf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x149676830_0;
    %assign/vec4 v0x149677040_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x149676cf0_0, 0;
T_26.2 ;
    %load/vec4 v0x149676cf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.5, 4;
    %load/vec4 v0x149676cf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x149676cf0_0, 0;
    %load/vec4 v0x149676cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.7, 4;
    %load/vec4 v0x149677040_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x149676f20, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149676b40_0, 4, 5;
    %load/vec4 v0x149677040_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149676f20, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149676b40_0, 4, 5;
    %load/vec4 v0x149677040_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149676f20, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149676b40_0, 4, 5;
    %load/vec4 v0x149677040_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x149676f20, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149676b40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x149676bd0_0, 0;
T_26.7 ;
T_26.5 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x149627870;
T_27 ;
    %wait E_0x1496767f0;
    %load/vec4 v0x1496769e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x149676a70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x149676950_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149676f20, 0, 4;
    %load/vec4 v0x149676a70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x149676950_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149676f20, 0, 4;
    %load/vec4 v0x149676a70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x149676950_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149676f20, 0, 4;
    %load/vec4 v0x149676a70_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x149676950_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149676f20, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x149620dc0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149677590_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x149677590_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149677640_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x149677640_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x149677590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x149677640_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x1496776f0, 4, 0;
    %load/vec4 v0x149677640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149677640_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x149677590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149677590_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 18 33 "$readmemh", "program.hex", v0x1496776f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x149620dc0;
T_29 ;
    %wait E_0x149676b00;
    %load/vec4 v0x149677800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149677250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1496774e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149677250_0, 0;
    %load/vec4 v0x149677380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x1496774e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1496772f0_0;
    %assign/vec4 v0x149677890_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1496774e0_0, 0;
T_29.2 ;
    %load/vec4 v0x1496774e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.5, 4;
    %load/vec4 v0x1496774e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1496774e0_0, 0;
    %load/vec4 v0x1496774e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v0x149677890_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x1496776f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149677190_0, 4, 5;
    %load/vec4 v0x149677890_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1496776f0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149677190_0, 4, 5;
    %load/vec4 v0x149677890_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1496776f0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149677190_0, 4, 5;
    %load/vec4 v0x149677890_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1496776f0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149677190_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x149677250_0, 0;
T_29.7 ;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
    "Memory/data_mem.v";
    "Memory/instruct_reg.v";
