// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher_8(
  input         clock,
  input         reset,
  input         in_0_valid,
  input  [63:0] in_0_bits_privilegeMode,
  input  [63:0] in_0_bits_mstatus,
  input  [63:0] in_0_bits_sstatus,
  input  [63:0] in_0_bits_mepc,
  input  [63:0] in_0_bits_sepc,
  input  [63:0] in_0_bits_mtval,
  input  [63:0] in_0_bits_stval,
  input  [63:0] in_0_bits_mtvec,
  input  [63:0] in_0_bits_stvec,
  input  [63:0] in_0_bits_mcause,
  input  [63:0] in_0_bits_scause,
  input  [63:0] in_0_bits_satp,
  input  [63:0] in_0_bits_mip,
  input  [63:0] in_0_bits_mie,
  input  [63:0] in_0_bits_mscratch,
  input  [63:0] in_0_bits_sscratch,
  input  [63:0] in_0_bits_mideleg,
  input  [63:0] in_0_bits_medeleg,
  input  [7:0]  in_0_bits_coreid,
  input         should_tick,
  output        out_0_valid,
  output [63:0] out_0_bits_privilegeMode,
  output [63:0] out_0_bits_mstatus,
  output [63:0] out_0_bits_sstatus,
  output [63:0] out_0_bits_mepc,
  output [63:0] out_0_bits_sepc,
  output [63:0] out_0_bits_mtval,
  output [63:0] out_0_bits_stval,
  output [63:0] out_0_bits_mtvec,
  output [63:0] out_0_bits_stvec,
  output [63:0] out_0_bits_mcause,
  output [63:0] out_0_bits_scause,
  output [63:0] out_0_bits_satp,
  output [63:0] out_0_bits_mip,
  output [63:0] out_0_bits_mie,
  output [63:0] out_0_bits_mscratch,
  output [63:0] out_0_bits_sscratch,
  output [63:0] out_0_bits_mideleg,
  output [63:0] out_0_bits_medeleg,
  output [7:0]  out_0_bits_coreid
);

  reg        state_0_valid;
  reg [63:0] state_0_bits_privilegeMode;
  reg [63:0] state_0_bits_mstatus;
  reg [63:0] state_0_bits_sstatus;
  reg [63:0] state_0_bits_mepc;
  reg [63:0] state_0_bits_sepc;
  reg [63:0] state_0_bits_mtval;
  reg [63:0] state_0_bits_stval;
  reg [63:0] state_0_bits_mtvec;
  reg [63:0] state_0_bits_stvec;
  reg [63:0] state_0_bits_mcause;
  reg [63:0] state_0_bits_scause;
  reg [63:0] state_0_bits_satp;
  reg [63:0] state_0_bits_mip;
  reg [63:0] state_0_bits_mie;
  reg [63:0] state_0_bits_mscratch;
  reg [63:0] state_0_bits_sscratch;
  reg [63:0] state_0_bits_mideleg;
  reg [63:0] state_0_bits_medeleg;
  reg [7:0]  state_0_bits_coreid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_privilegeMode <= 64'h0;
      state_0_bits_mstatus <= 64'h0;
      state_0_bits_sstatus <= 64'h0;
      state_0_bits_mepc <= 64'h0;
      state_0_bits_sepc <= 64'h0;
      state_0_bits_mtval <= 64'h0;
      state_0_bits_stval <= 64'h0;
      state_0_bits_mtvec <= 64'h0;
      state_0_bits_stvec <= 64'h0;
      state_0_bits_mcause <= 64'h0;
      state_0_bits_scause <= 64'h0;
      state_0_bits_satp <= 64'h0;
      state_0_bits_mip <= 64'h0;
      state_0_bits_mie <= 64'h0;
      state_0_bits_mscratch <= 64'h0;
      state_0_bits_sscratch <= 64'h0;
      state_0_bits_mideleg <= 64'h0;
      state_0_bits_medeleg <= 64'h0;
      state_0_bits_coreid <= 8'h0;
    end
    else if (should_tick | in_0_valid) begin
      state_0_valid <= in_0_valid;
      state_0_bits_privilegeMode <= in_0_bits_privilegeMode;
      state_0_bits_mstatus <= in_0_bits_mstatus;
      state_0_bits_sstatus <= in_0_bits_sstatus;
      state_0_bits_mepc <= in_0_bits_mepc;
      state_0_bits_sepc <= in_0_bits_sepc;
      state_0_bits_mtval <= in_0_bits_mtval;
      state_0_bits_stval <= in_0_bits_stval;
      state_0_bits_mtvec <= in_0_bits_mtvec;
      state_0_bits_stvec <= in_0_bits_stvec;
      state_0_bits_mcause <= in_0_bits_mcause;
      state_0_bits_scause <= in_0_bits_scause;
      state_0_bits_satp <= in_0_bits_satp;
      state_0_bits_mip <= in_0_bits_mip;
      state_0_bits_mie <= in_0_bits_mie;
      state_0_bits_mscratch <= in_0_bits_mscratch;
      state_0_bits_sscratch <= in_0_bits_sscratch;
      state_0_bits_mideleg <= in_0_bits_mideleg;
      state_0_bits_medeleg <= in_0_bits_medeleg;
      state_0_bits_coreid <= in_0_bits_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:36];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h25; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state_0_valid = _RANDOM[6'h0][0];
        state_0_bits_privilegeMode =
          {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};
        state_0_bits_mstatus = {_RANDOM[6'h2][31:1], _RANDOM[6'h3], _RANDOM[6'h4][0]};
        state_0_bits_sstatus = {_RANDOM[6'h4][31:1], _RANDOM[6'h5], _RANDOM[6'h6][0]};
        state_0_bits_mepc = {_RANDOM[6'h6][31:1], _RANDOM[6'h7], _RANDOM[6'h8][0]};
        state_0_bits_sepc = {_RANDOM[6'h8][31:1], _RANDOM[6'h9], _RANDOM[6'hA][0]};
        state_0_bits_mtval = {_RANDOM[6'hA][31:1], _RANDOM[6'hB], _RANDOM[6'hC][0]};
        state_0_bits_stval = {_RANDOM[6'hC][31:1], _RANDOM[6'hD], _RANDOM[6'hE][0]};
        state_0_bits_mtvec = {_RANDOM[6'hE][31:1], _RANDOM[6'hF], _RANDOM[6'h10][0]};
        state_0_bits_stvec = {_RANDOM[6'h10][31:1], _RANDOM[6'h11], _RANDOM[6'h12][0]};
        state_0_bits_mcause = {_RANDOM[6'h12][31:1], _RANDOM[6'h13], _RANDOM[6'h14][0]};
        state_0_bits_scause = {_RANDOM[6'h14][31:1], _RANDOM[6'h15], _RANDOM[6'h16][0]};
        state_0_bits_satp = {_RANDOM[6'h16][31:1], _RANDOM[6'h17], _RANDOM[6'h18][0]};
        state_0_bits_mip = {_RANDOM[6'h18][31:1], _RANDOM[6'h19], _RANDOM[6'h1A][0]};
        state_0_bits_mie = {_RANDOM[6'h1A][31:1], _RANDOM[6'h1B], _RANDOM[6'h1C][0]};
        state_0_bits_mscratch = {_RANDOM[6'h1C][31:1], _RANDOM[6'h1D], _RANDOM[6'h1E][0]};
        state_0_bits_sscratch = {_RANDOM[6'h1E][31:1], _RANDOM[6'h1F], _RANDOM[6'h20][0]};
        state_0_bits_mideleg = {_RANDOM[6'h20][31:1], _RANDOM[6'h21], _RANDOM[6'h22][0]};
        state_0_bits_medeleg = {_RANDOM[6'h22][31:1], _RANDOM[6'h23], _RANDOM[6'h24][0]};
        state_0_bits_coreid = _RANDOM[6'h24][8:1];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_privilegeMode = should_tick ? state_0_bits_privilegeMode : 64'h0;
  assign out_0_bits_mstatus = should_tick ? state_0_bits_mstatus : 64'h0;
  assign out_0_bits_sstatus = should_tick ? state_0_bits_sstatus : 64'h0;
  assign out_0_bits_mepc = should_tick ? state_0_bits_mepc : 64'h0;
  assign out_0_bits_sepc = should_tick ? state_0_bits_sepc : 64'h0;
  assign out_0_bits_mtval = should_tick ? state_0_bits_mtval : 64'h0;
  assign out_0_bits_stval = should_tick ? state_0_bits_stval : 64'h0;
  assign out_0_bits_mtvec = should_tick ? state_0_bits_mtvec : 64'h0;
  assign out_0_bits_stvec = should_tick ? state_0_bits_stvec : 64'h0;
  assign out_0_bits_mcause = should_tick ? state_0_bits_mcause : 64'h0;
  assign out_0_bits_scause = should_tick ? state_0_bits_scause : 64'h0;
  assign out_0_bits_satp = should_tick ? state_0_bits_satp : 64'h0;
  assign out_0_bits_mip = should_tick ? state_0_bits_mip : 64'h0;
  assign out_0_bits_mie = should_tick ? state_0_bits_mie : 64'h0;
  assign out_0_bits_mscratch = should_tick ? state_0_bits_mscratch : 64'h0;
  assign out_0_bits_sscratch = should_tick ? state_0_bits_sscratch : 64'h0;
  assign out_0_bits_mideleg = should_tick ? state_0_bits_mideleg : 64'h0;
  assign out_0_bits_medeleg = should_tick ? state_0_bits_medeleg : 64'h0;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
endmodule

