J. H. Ahn, S. Li, O. Seongil, and N. P. Jouppi. 2013. McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling. In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 74--85.
Manu Awasthi , Manjunath Shevgoor , Kshitij Sudan , Bipin Rajendran , Rajeev Balasubramonian , Viii Srinivasan, Efficient scrub mechanisms for error-prone emerging memories, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168941]
M. Boniardi, D. Ielmini, S. Lavizzari, A. L. Lacaita, A. Redaelli, and A. Pirovano. 2010. Statistics of resistance drift due to structural relaxation in phase-change memory arrays. IEEE Transactions on Electron Devices 57, 10. 2690--2696.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Y. Choi, I. Song, M. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, S. Jung, J. Shin, Y. Rho, C. Lee, M. Kang, J. Lee, et al. 2012. A 20nm 1.8V 8Gb PRAM with 40MB/s Program Bandwidth. In Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 46--48.
H. Chung, B. Jeong, B. Min, Y. Choi, B. Cho, J. Shin, J. Kim, J. Sunwoo, J. Park, Q. Wang, Y. Lee, S. Cha, D. Kwon, S. Kim, et al. 2011. A 58nm 1.8V 1Gb PRAM with 6.4MB/s Program BW. In Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 500--502.
G. F. Close, U. Frey, J. Morrish, R. Jordan, S. Lewis, T. Maffitt, M. BrightSky, C. Hagleitner, C. Lam, and E. Eleftheriou. 2013. A 256-Mcell phase-change memory chip operating at 2+ Bit/Cell. IEEE Transactions on Circuits and Systems I: Regular Papers 60, 6, 1521--1533.
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
S. Dumas. 2011. Mobile Memory Forum: LPDDR3 and WideIO. In Proceedings of JEDEC Mobile Memory Forum.
B. Gleixner, F. Pellizzer, and R. Bez. 2009. Reliability characterization of phase change memory. In Proceedings of the 10th Annual Non-Volatile Memory Technology Symposium (NVMTS). 7--11.
Andrew Hay , Karin Strauss , Timothy Sherwood , Gabriel H. Loh , Doug Burger, Preventing PCM banks from seizing too much power, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155642]
Y. Hwang, C. Um, J. Lee, C. Wei, H. Oh, G. Jeong, H. Jeong, C. Kim, and C. Chung. 2010. MLC PRAM with SLC write-speed and robust read scheme. In Proceedings of Symposium on VLSI Technology Digest of Technical Papers (VLSIT). 201--202.
D. Ielmini, A. L. Lacaita, and D. Mantegazza. 2007. Recovery and drift dynamics of resistance and threshold voltages in phase-change memories. IEEE Transactions on Electron Devices 54, 2, 308--315.
D. Ielmini, D. Sharma, S. Lavizzari, and Q. L. Lacaita. 2009. Reliability Impact of chalcogenide-structure relaxation in phase-change memory (PCM) Cells—Part I: Experimental Study. IEEE Transactions on Electron Devices 56, 5, 1070--1077.
ITRS 2012. The International Technology Roadmap for Semiconductors Report. http://www.itrs.net/.
Lei Jiang , Youtao Zhang , Jun Yang, Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , Bruce R. Childers, Improving write operations in MLC phase change memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-10, February 25-29, 2012[doi>10.1109/HPCA.2012.6169027]
Lei Jiang , Youtao Zhang , Bruce R. Childers , Jun Yang, FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.1-12, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.10]
Lei Jiang , Youtao Zhang , Jun Yang, ER: elastic RESET for low power and long endurance MLC based phase change memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333672]
Madhura Joshi , Wangyuan Zhang , Tao Li, Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.345-356, February 12-16, 2011
S. Kang, S. W. Y. Cho, B. H. Cho, K. J. Lee, C. S. Lee, H. R. Oh, B. G. Choi, Q. Wang, H. J. Kim, M. H. Park, Y. H. Ro, S. Kim, C. D. Ha, K. S. Kim, Y. R. Kim, et al. 2007. A 0.1-μm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation. IEEE Journal of Solid-State Circuits 42, 1, 210--218.
P. Keller. 2011. Understanding the new bit error rate DRAM timing specifications. In Proceedings of JEDEC Server Memory Forum.
K. Kim and S. J. Ahn. 2005. Reliability investigations for manufacturable high density PRAM. In Proceedings of the 43rd Annual IEEE International Reliability Physics Symposium (IRPS). 157--162.
Y. Kim. 2015a. A package of MLC PRAM modeling. http://cal.postech.ac.kr/pram_ctrl.tar.gz.
Y. Kim, S. Yoo, and S. Lee. 2015b. Technical note: Modeling the write operations in MLC PRAM. http://cmalab.snu.ac.kr/tech_note/mlc_pram_model.pdf.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Bing Li , ShuChang Shan , Yu Hu , Xiaowei Li, Partial-SET: write speedup of PCM main memory, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
J. Li, B. Luan, T. H. Hsu, Y. Zhu, G. Martyna, D. Newns, H. Y. Cheng, S. Raoux, H. L. Lung, and C. Lam. 2011. Explore physical origins of resistance drift in phase change memory and its implication for drift-insensitive materials. In Proceedings of IEEE International Electron Devices Meeting Technical Digest (IEDM). 12.5.1--12.5.4.
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Ren-Shuo Liu , De-Yu Shen , Chia-Lin Yang , Shun-Chih Yu , Cheng-Yuan Michael Wang, NVM duet: unified working memory and persistent store architecture, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541957]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Azalia Mirhoseini , Miodrag Potkonjak , Farinaz Koushanfar, Coding-based energy minimization for phase change memory, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228374]
T. Nirschl, J. B. Philipp, T. D. Happ, G. W. Burr, B. Rajendran, M. H. Lee, A. Schrott, M. Yang, M. Breitwisch, C. F. Chen, E. Joseph, M. Lamorey, R. Cheek, S. H. Chen, S. Zaidi, et al. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In Proceedings of IEEE International Electron Devices Meeting Technical Digest (IEDM). 461--464.
A. Pantazi, A. Sebastian, N. Papandreou, M. J. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2009. Multilevel phase change memory modeling and experimental characterization. In Proceedings of the European Symposium on Phase Change and Ovonic Science (EPCOS).
N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2011a. Drift-resilient cell-state metric for multilevel phase-change memory. In Proceedings of IEEE International Electron Devices Meeting Technical Digest (IEDM). 3.5.1--3.5.4.
N. Papandreou, H. Pozidis, T. Mittelholzer, G. F. Close, M. Breitwisch, C. Lam, and E. Eleftheriou. 2011b. Drift-tolerant multilevel phase-change memory. In Proceedings of the 3rd IEEE International Memory Workshop (IMW).
N. Papandreou, H. Pozidis, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, and E. Eleftheriou. 2011c. Programming algorithms for multilevel phase-change memory. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). 329--332.
H. Pozidis, N. Papandreou, A. Sebastian, A. Pantazi, T. Mittelholzer, G. F. Close, and E. Eleftheriou. 2011. Enabling technologies for multi-level phase change memory. In Proceedings of the European Symposium on Phase Change and Ovonic Science (EPCOS).
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Montano. 2010b. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA).
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Adrian Sampson , Jacob Nelson , Karin Strauss , Luis Ceze, Approximate storage in solid-state memories, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540712]
Nak Hee Seong , Sungkap Yeo , Hsien-Hsin S. Lee, Tri-level-cell phase change memory: toward an efficient and reliable memory system, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485960]
Guangyu Sun , Dimin Niu , Jin Ouyang , Yuan Xie, A frequent-value based PRAM memory architecture, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.211-216, January 25-28, 2011, Yokohama, Japan
C. Villa, D. Mills, G. Barkley, H. Giduturi, S. Schippers, and D. Vimercati. 2010. A 45nm 1Gb 1.8V phase-change memory. In Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 270--271.
Jue Wang , Xiangyu Dong , Guangyu Sun , Dimin Niu , Yuan Xie, Energy-efficient multi-level cell phase-change memory system with data encoding, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.175-182, October 09-12, 2011[doi>10.1109/ICCD.2011.6081394]
W. Xu and T. Zhang 2010. Using time-aware memory sensing to address resistance drift issue in multi-level phase change memory. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED). 356--361.
Cong Xu , Dimin Niu , Naveen Muralimanohar , Norman P. Jouppi , Yuan Xie, Understanding the trade-offs in multi-level cell ReRAM memory design, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488867]
Jianhui Yue , Yifeng Zhu, Accelerating write by exploiting PCM asymmetries, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.282-293, February 23-27, 2013[doi>10.1109/HPCA.2013.6522326]
B. D. Yang, J. E. Lee, J. S. Kim, J. Cho, S. Y. Lee, and B. G. Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). 3014--3017.
Wangyuan Zhang , Tao Li, Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.197-208, June 27-30, 2011[doi>10.1109/DSN.2011.5958219]
