verilog fifo_generator_v13_2_2 --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/6180/hdl/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/a08d/hdl/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/4903" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/ec67/hdl" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/a923/hdl/src/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/2457/hdl" \
"../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/7aff/simulation/fifo_generator_vlog_beh.v" \
"../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/6180/hdl/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/a08d/hdl/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/4903" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/ec67/hdl" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/a923/hdl/src/verilog" --include "../../../../axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/2457/hdl" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jtag_axi_0_0/sim/axi_spi_top_jtag_axi_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_Tgate_0_0/sim/axi_spi_top_Tgate_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_Tgate_0_1/sim/axi_spi_top_Tgate_0_1.v" \
"../../../bd/axi_spi_top/sim/axi_spi_top.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_Tgate_2_0/sim/axi_spi_top_Tgate_2_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/sim/axi_spi_top_Tgate_width5_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt/example_design/axi_spi_top_jesd204_0_0_phy_gt_tx_startup_fsm.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt/example_design/axi_spi_top_jesd204_0_0_phy_gt_rx_startup_fsm.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt_init.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt_cpll_railing.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt_gt.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt_multi_gt.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt/example_design/axi_spi_top_jesd204_0_0_phy_gt_sync_block.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/ip_0/axi_spi_top_jesd204_0_0_phy_gt.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy_block.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy_sync_block.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy_support.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy_gt_common_wrapper.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy_gtwizard_0_common.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/ip_0/synth/axi_spi_top_jesd204_0_0_phy.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_clocking.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_support.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_block.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_ipif/axi_spi_top_jesd204_0_0_address_decoder.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_register_decode.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_ipif/axi_spi_top_jesd204_0_0_axi_lite_ipif.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_ipif/axi_spi_top_jesd204_0_0_counter_f.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_ipif/axi_spi_top_jesd204_0_0_pselect_f.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_ipif/axi_spi_top_jesd204_0_0_slave_attachment.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_count_err.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0_reset_block.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/synth/axi_spi_top_jesd204_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_xbar_0/sim/axi_spi_top_xbar_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_inv_0_0/sim/axi_spi_top_inv_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_data_rearrange_0_0/sim/axi_spi_top_data_rearrange_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_0/sim/axi_spi_top_axi_traffic_gen_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_init_delay_0_0/sim/axi_spi_top_init_delay_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_1/sim/axi_spi_top_axi_traffic_gen_0_1.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_2/sim/axi_spi_top_axi_traffic_gen_0_2.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_init_delay_0_1/sim/axi_spi_top_init_delay_0_1.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_data_comb_0_0/sim/axi_spi_top_data_comb_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_uart_ila_top_0_0/src/uart_ila_top_fifo_generator_0_0/sim/uart_ila_top_fifo_generator_0_0.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/uart_ila_top_uart_0_0.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/uart_ila_top_fsm_ctr_0_0.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/baud_rate_gen.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/receiver.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/transmitter.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/uart.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/uart_ila_top.v" \
"../../../bd/axi_spi_top/ipshared/cf5f/sim/fsm_ctr.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_uart_ila_top_0_0/sim/axi_spi_top_uart_ila_top_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_vio_0_0/sim/axi_spi_top_vio_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_err_detector_0_0/sim/axi_spi_top_err_detector_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_BridgeToPCIE_0_0/sim/axi_spi_top_BridgeToPCIE_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_fifo_generator_0_0/sim/axi_spi_top_fifo_generator_0_0.v" \
"../../../bd/axi_spi_top/ip/axi_spi_top_auto_pc_0/sim/axi_spi_top_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
