    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_Seg_1_bLCDDSD
LCD_Seg_1_bLCDDSD_CtrlReg__0__MASK EQU 0x01
LCD_Seg_1_bLCDDSD_CtrlReg__0__POS EQU 0
LCD_Seg_1_bLCDDSD_CtrlReg__1__MASK EQU 0x02
LCD_Seg_1_bLCDDSD_CtrlReg__1__POS EQU 1
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_Seg_1_bLCDDSD_CtrlReg__2__MASK EQU 0x04
LCD_Seg_1_bLCDDSD_CtrlReg__2__POS EQU 2
LCD_Seg_1_bLCDDSD_CtrlReg__3__MASK EQU 0x08
LCD_Seg_1_bLCDDSD_CtrlReg__3__POS EQU 3
LCD_Seg_1_bLCDDSD_CtrlReg__7__MASK EQU 0x80
LCD_Seg_1_bLCDDSD_CtrlReg__7__POS EQU 7
LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_Seg_1_bLCDDSD_CtrlReg__MASK EQU 0x8F
LCD_Seg_1_bLCDDSD_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_Seg_1_bLCDDSD_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_Seg_1_bLCDDSD_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; LCD_Seg_1_Com
LCD_Seg_1_Com__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Seg_1_Com__0__MASK EQU 0x01
LCD_Seg_1_Com__0__PC EQU CYREG_PRT2_PC0
LCD_Seg_1_Com__0__PORT EQU 2
LCD_Seg_1_Com__0__SHIFT EQU 0
LCD_Seg_1_Com__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Seg_1_Com__1__MASK EQU 0x02
LCD_Seg_1_Com__1__PC EQU CYREG_PRT2_PC1
LCD_Seg_1_Com__1__PORT EQU 2
LCD_Seg_1_Com__1__SHIFT EQU 1
LCD_Seg_1_Com__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Seg_1_Com__2__MASK EQU 0x04
LCD_Seg_1_Com__2__PC EQU CYREG_PRT2_PC2
LCD_Seg_1_Com__2__PORT EQU 2
LCD_Seg_1_Com__2__SHIFT EQU 2
LCD_Seg_1_Com__3__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Seg_1_Com__3__MASK EQU 0x10
LCD_Seg_1_Com__3__PC EQU CYREG_PRT2_PC4
LCD_Seg_1_Com__3__PORT EQU 2
LCD_Seg_1_Com__3__SHIFT EQU 4
LCD_Seg_1_Com__4__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Seg_1_Com__4__MASK EQU 0x20
LCD_Seg_1_Com__4__PC EQU CYREG_PRT2_PC5
LCD_Seg_1_Com__4__PORT EQU 2
LCD_Seg_1_Com__4__SHIFT EQU 5
LCD_Seg_1_Com__AG EQU CYREG_PRT2_AG
LCD_Seg_1_Com__AMUX EQU CYREG_PRT2_AMUX
LCD_Seg_1_Com__BIE EQU CYREG_PRT2_BIE
LCD_Seg_1_Com__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Seg_1_Com__BYP EQU CYREG_PRT2_BYP
LCD_Seg_1_Com__CTL EQU CYREG_PRT2_CTL
LCD_Seg_1_Com__DM0 EQU CYREG_PRT2_DM0
LCD_Seg_1_Com__DM1 EQU CYREG_PRT2_DM1
LCD_Seg_1_Com__DM2 EQU CYREG_PRT2_DM2
LCD_Seg_1_Com__DR EQU CYREG_PRT2_DR
LCD_Seg_1_Com__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Seg_1_Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Seg_1_Com__LCD_COM_MASK__0 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__1 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__12 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__15 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__2 EQU 0x37
LCD_Seg_1_Com__LCD_COM_MASK__3 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__4 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__5 EQU 0x00
LCD_Seg_1_Com__LCD_COM_MASK__6 EQU 0x00
LCD_Seg_1_Com__LCD_COM_PIN__0 EQU 0
LCD_Seg_1_Com__LCD_COM_PIN__1 EQU 1
LCD_Seg_1_Com__LCD_COM_PIN__2 EQU 2
LCD_Seg_1_Com__LCD_COM_PIN__3 EQU 4
LCD_Seg_1_Com__LCD_COM_PIN__4 EQU 5
LCD_Seg_1_Com__LCD_COM_PORT__0 EQU 2
LCD_Seg_1_Com__LCD_COM_PORT__1 EQU 2
LCD_Seg_1_Com__LCD_COM_PORT__2 EQU 2
LCD_Seg_1_Com__LCD_COM_PORT__3 EQU 2
LCD_Seg_1_Com__LCD_COM_PORT__4 EQU 2
LCD_Seg_1_Com__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Seg_1_Com__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Seg_1_Com__LCD_SEG_MASK__0 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__1 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__12 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__15 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__2 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__3 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__4 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__5 EQU 0x00
LCD_Seg_1_Com__LCD_SEG_MASK__6 EQU 0x00
LCD_Seg_1_Com__MASK EQU 0x1F
LCD_Seg_1_Com__PORT EQU 2
LCD_Seg_1_Com__PRT EQU CYREG_PRT2_PRT
LCD_Seg_1_Com__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Seg_1_Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Seg_1_Com__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Seg_1_Com__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Seg_1_Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Seg_1_Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Seg_1_Com__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Seg_1_Com__PS EQU CYREG_PRT2_PS
LCD_Seg_1_Com__SHIFT EQU 0
LCD_Seg_1_Com__SLW EQU CYREG_PRT2_SLW

; LCD_Seg_1_Frame_Dma
LCD_Seg_1_Frame_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_Seg_1_Frame_Dma__DRQ_NUMBER EQU 1
LCD_Seg_1_Frame_Dma__NUMBEROF_TDS EQU 0
LCD_Seg_1_Frame_Dma__PRIORITY EQU 2
LCD_Seg_1_Frame_Dma__TERMIN_EN EQU 0
LCD_Seg_1_Frame_Dma__TERMIN_SEL EQU 0
LCD_Seg_1_Frame_Dma__TERMOUT0_EN EQU 0
LCD_Seg_1_Frame_Dma__TERMOUT0_SEL EQU 0
LCD_Seg_1_Frame_Dma__TERMOUT1_EN EQU 0
LCD_Seg_1_Frame_Dma__TERMOUT1_SEL EQU 0

; LCD_Seg_1_Int_Clock
LCD_Seg_1_Int_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LCD_Seg_1_Int_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LCD_Seg_1_Int_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LCD_Seg_1_Int_Clock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_Seg_1_Int_Clock__INDEX EQU 0x00
LCD_Seg_1_Int_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_Seg_1_Int_Clock__PM_ACT_MSK EQU 0x01
LCD_Seg_1_Int_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_Seg_1_Int_Clock__PM_STBY_MSK EQU 0x01

; LCD_Seg_1_LCD
LCD_Seg_1_LCD__CFG EQU CYREG_LCDTMR_CFG
LCD_Seg_1_LCD__CR EQU CYREG_LCDDRV_CR
LCD_Seg_1_LCD__CR0 EQU CYREG_LCDDAC_CR0
LCD_Seg_1_LCD__CR1 EQU CYREG_LCDDAC_CR1
LCD_Seg_1_LCD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
LCD_Seg_1_LCD__PM_ACT_MSK EQU 0x10
LCD_Seg_1_LCD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
LCD_Seg_1_LCD__PM_STBY_MSK EQU 0x10
LCD_Seg_1_LCD__SW0 EQU CYREG_LCDDAC_SW0
LCD_Seg_1_LCD__SW1 EQU CYREG_LCDDAC_SW1
LCD_Seg_1_LCD__SW2 EQU CYREG_LCDDAC_SW2
LCD_Seg_1_LCD__SW3 EQU CYREG_LCDDAC_SW3
LCD_Seg_1_LCD__SW4 EQU CYREG_LCDDAC_SW4

; LCD_Seg_1_Lcd_Dma
LCD_Seg_1_Lcd_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_Seg_1_Lcd_Dma__DRQ_NUMBER EQU 0
LCD_Seg_1_Lcd_Dma__NUMBEROF_TDS EQU 0
LCD_Seg_1_Lcd_Dma__PRIORITY EQU 2
LCD_Seg_1_Lcd_Dma__TERMIN_EN EQU 0
LCD_Seg_1_Lcd_Dma__TERMIN_SEL EQU 0
LCD_Seg_1_Lcd_Dma__TERMOUT0_EN EQU 1
LCD_Seg_1_Lcd_Dma__TERMOUT0_SEL EQU 0
LCD_Seg_1_Lcd_Dma__TERMOUT1_EN EQU 0
LCD_Seg_1_Lcd_Dma__TERMOUT1_SEL EQU 0

; LCD_Seg_1_Seg
LCD_Seg_1_Seg__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_Seg_1_Seg__0__MASK EQU 0x01
LCD_Seg_1_Seg__0__PC EQU CYREG_PRT3_PC0
LCD_Seg_1_Seg__0__PORT EQU 3
LCD_Seg_1_Seg__0__SHIFT EQU 0
LCD_Seg_1_Seg__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_Seg_1_Seg__1__MASK EQU 0x02
LCD_Seg_1_Seg__1__PC EQU CYREG_PRT3_PC1
LCD_Seg_1_Seg__1__PORT EQU 3
LCD_Seg_1_Seg__1__SHIFT EQU 1
LCD_Seg_1_Seg__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_Seg_1_Seg__2__MASK EQU 0x04
LCD_Seg_1_Seg__2__PC EQU CYREG_PRT3_PC2
LCD_Seg_1_Seg__2__PORT EQU 3
LCD_Seg_1_Seg__2__SHIFT EQU 2
LCD_Seg_1_Seg__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_Seg_1_Seg__3__MASK EQU 0x08
LCD_Seg_1_Seg__3__PC EQU CYREG_PRT3_PC3
LCD_Seg_1_Seg__3__PORT EQU 3
LCD_Seg_1_Seg__3__SHIFT EQU 3
LCD_Seg_1_Seg__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_Seg_1_Seg__4__MASK EQU 0x10
LCD_Seg_1_Seg__4__PC EQU CYREG_PRT3_PC4
LCD_Seg_1_Seg__4__PORT EQU 3
LCD_Seg_1_Seg__4__SHIFT EQU 4
LCD_Seg_1_Seg__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_Seg_1_Seg__5__MASK EQU 0x20
LCD_Seg_1_Seg__5__PC EQU CYREG_PRT3_PC5
LCD_Seg_1_Seg__5__PORT EQU 3
LCD_Seg_1_Seg__5__SHIFT EQU 5
LCD_Seg_1_Seg__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_Seg_1_Seg__6__MASK EQU 0x40
LCD_Seg_1_Seg__6__PC EQU CYREG_PRT3_PC6
LCD_Seg_1_Seg__6__PORT EQU 3
LCD_Seg_1_Seg__6__SHIFT EQU 6
LCD_Seg_1_Seg__AG EQU CYREG_PRT3_AG
LCD_Seg_1_Seg__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_1_Seg__BIE EQU CYREG_PRT3_BIE
LCD_Seg_1_Seg__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_1_Seg__BYP EQU CYREG_PRT3_BYP
LCD_Seg_1_Seg__CTL EQU CYREG_PRT3_CTL
LCD_Seg_1_Seg__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_1_Seg__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_1_Seg__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_1_Seg__DR EQU CYREG_PRT3_DR
LCD_Seg_1_Seg__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_1_Seg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_Seg_1_Seg__LCD_COM_MASK__0 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__1 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__12 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__15 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__2 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__3 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__4 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__5 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_MASK__6 EQU 0x00
LCD_Seg_1_Seg__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_1_Seg__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_1_Seg__LCD_SEG_MASK__0 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__1 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__12 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__15 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__2 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__3 EQU 0x7F
LCD_Seg_1_Seg__LCD_SEG_MASK__4 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__5 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_MASK__6 EQU 0x00
LCD_Seg_1_Seg__LCD_SEG_PIN__0 EQU 0
LCD_Seg_1_Seg__LCD_SEG_PIN__1 EQU 1
LCD_Seg_1_Seg__LCD_SEG_PIN__2 EQU 2
LCD_Seg_1_Seg__LCD_SEG_PIN__3 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PIN__4 EQU 4
LCD_Seg_1_Seg__LCD_SEG_PIN__5 EQU 5
LCD_Seg_1_Seg__LCD_SEG_PIN__6 EQU 6
LCD_Seg_1_Seg__LCD_SEG_PORT__0 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__1 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__2 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__3 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__4 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__5 EQU 3
LCD_Seg_1_Seg__LCD_SEG_PORT__6 EQU 3
LCD_Seg_1_Seg__MASK EQU 0x7F
LCD_Seg_1_Seg__PORT EQU 3
LCD_Seg_1_Seg__PRT EQU CYREG_PRT3_PRT
LCD_Seg_1_Seg__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_1_Seg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_1_Seg__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_1_Seg__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_1_Seg__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_1_Seg__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_1_Seg__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_1_Seg__PS EQU CYREG_PRT3_PS
LCD_Seg_1_Seg__SHIFT EQU 0
LCD_Seg_1_Seg__SLW EQU CYREG_PRT3_SLW

; LCD_Seg_1_TD_DoneInt
LCD_Seg_1_TD_DoneInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_Seg_1_TD_DoneInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_Seg_1_TD_DoneInt__INTC_MASK EQU 0x01
LCD_Seg_1_TD_DoneInt__INTC_NUMBER EQU 0
LCD_Seg_1_TD_DoneInt__INTC_PRIOR_NUM EQU 7
LCD_Seg_1_TD_DoneInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LCD_Seg_1_TD_DoneInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_Seg_1_TD_DoneInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_Seg_1_Wakeup
LCD_Seg_1_Wakeup__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_Seg_1_Wakeup__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_Seg_1_Wakeup__INTC_MASK EQU 0x02
LCD_Seg_1_Wakeup__INTC_NUMBER EQU 1
LCD_Seg_1_Wakeup__INTC_PRIOR_NUM EQU 7
LCD_Seg_1_Wakeup__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LCD_Seg_1_Wakeup__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_Seg_1_Wakeup__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
