$comment
	File created using the following command:
		vcd file Aula3.msim.vcd -direction
$end
$date
	Tue Aug 30 16:31:23 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [2] $end
$var wire 1 1 PC_OUT [1] $end
$var wire 1 2 PC_OUT [0] $end
$var wire 1 3 SW [9] $end
$var wire 1 4 SW [8] $end
$var wire 1 5 SW [7] $end
$var wire 1 6 SW [6] $end
$var wire 1 7 SW [5] $end
$var wire 1 8 SW [4] $end
$var wire 1 9 SW [3] $end
$var wire 1 : SW [2] $end
$var wire 1 ; SW [1] $end
$var wire 1 < SW [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var wire 1 @ devoe $end
$var wire 1 A devclrn $end
$var wire 1 B devpor $end
$var wire 1 C ww_devoe $end
$var wire 1 D ww_devclrn $end
$var wire 1 E ww_devpor $end
$var wire 1 F ww_CLOCK_50 $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_SW [9] $end
$var wire 1 L ww_SW [8] $end
$var wire 1 M ww_SW [7] $end
$var wire 1 N ww_SW [6] $end
$var wire 1 O ww_SW [5] $end
$var wire 1 P ww_SW [4] $end
$var wire 1 Q ww_SW [3] $end
$var wire 1 R ww_SW [2] $end
$var wire 1 S ww_SW [1] $end
$var wire 1 T ww_SW [0] $end
$var wire 1 U ww_PC_OUT [2] $end
$var wire 1 V ww_PC_OUT [1] $end
$var wire 1 W ww_PC_OUT [0] $end
$var wire 1 X ww_LEDR [9] $end
$var wire 1 Y ww_LEDR [8] $end
$var wire 1 Z ww_LEDR [7] $end
$var wire 1 [ ww_LEDR [6] $end
$var wire 1 \ ww_LEDR [5] $end
$var wire 1 ] ww_LEDR [4] $end
$var wire 1 ^ ww_LEDR [3] $end
$var wire 1 _ ww_LEDR [2] $end
$var wire 1 ` ww_LEDR [1] $end
$var wire 1 a ww_LEDR [0] $end
$var wire 1 b \CLOCK_50~input_o\ $end
$var wire 1 c \KEY[1]~input_o\ $end
$var wire 1 d \KEY[2]~input_o\ $end
$var wire 1 e \KEY[3]~input_o\ $end
$var wire 1 f \SW[4]~input_o\ $end
$var wire 1 g \SW[5]~input_o\ $end
$var wire 1 h \SW[0]~input_o\ $end
$var wire 1 i \SW[1]~input_o\ $end
$var wire 1 j \SW[2]~input_o\ $end
$var wire 1 k \SW[3]~input_o\ $end
$var wire 1 l \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 m \KEY[0]~input_o\ $end
$var wire 1 n \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 o \PC|DOUT[0]~2_combout\ $end
$var wire 1 p \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 q \PC|DOUT[1]~0_combout\ $end
$var wire 1 r \PC|DOUT[2]~1_combout\ $end
$var wire 1 s \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 t \SW[6]~input_o\ $end
$var wire 1 u \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 v \ULA1|Add0~18_cout\ $end
$var wire 1 w \ULA1|Add0~1_sumout\ $end
$var wire 1 x \decoderGeneric|saida[1]~1_combout\ $end
$var wire 1 y \decoderGeneric|saida[2]~2_combout\ $end
$var wire 1 z \SW[7]~input_o\ $end
$var wire 1 { \ULA1|Add0~2\ $end
$var wire 1 | \ULA1|Add0~5_sumout\ $end
$var wire 1 } \SW[8]~input_o\ $end
$var wire 1 ~ \ULA1|Add0~6\ $end
$var wire 1 !! \ULA1|Add0~9_sumout\ $end
$var wire 1 "! \SW[9]~input_o\ $end
$var wire 1 #! \ULA1|Add0~10\ $end
$var wire 1 $! \ULA1|Add0~13_sumout\ $end
$var wire 1 %! \decoderGeneric|saida[0]~0_combout\ $end
$var wire 1 &! \REGA|DOUT\ [3] $end
$var wire 1 '! \REGA|DOUT\ [2] $end
$var wire 1 (! \REGA|DOUT\ [1] $end
$var wire 1 )! \REGA|DOUT\ [0] $end
$var wire 1 *! \PC|DOUT\ [2] $end
$var wire 1 +! \PC|DOUT\ [1] $end
$var wire 1 ,! \PC|DOUT\ [0] $end
$var wire 1 -! \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 .! \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 /! \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 0! \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 1! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 2! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 3! \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 4! \decoderGeneric|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 5! \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 6! \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 7! \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 8! \ALT_INV_SW[9]~input_o\ $end
$var wire 1 9! \ALT_INV_SW[8]~input_o\ $end
$var wire 1 :! \ALT_INV_SW[7]~input_o\ $end
$var wire 1 ;! \ALT_INV_SW[6]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0=
1>
x?
1@
1A
1B
1C
1D
1E
0F
0b
xc
xd
xe
0f
0g
0h
0i
0j
0k
xl
1m
1n
1o
0p
0q
0r
0s
0t
0u
1v
0w
1x
0y
0z
1{
0|
0}
1~
0!!
0"!
1#!
0$!
0%!
04!
15!
16!
17!
18!
19!
1:!
1;!
x"
x#
x$
1%
03
04
05
06
07
08
09
0:
0;
0<
xG
xH
xI
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
1/!
10!
11!
12!
13!
0&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
$end
#10000
0%
0J
0m
0n
#20000
1%
15
16
1J
1N
1M
1z
1t
1m
1n
0;!
0:!
1|
0~
1w
0{
1,!
1p
07!
03!
0|
1!!
0#!
0o
0v
0w
1{
0x
1|
0!!
1q
1y
1$!
1%!
0$!
14!
1W
0|
1~
1w
0{
12
1|
0~
1!!
1[
1Y
1X
0Z
0!!
1)
0(
1'
1&
#30000
0%
0J
0m
0n
#40000
1%
1J
1m
1n
0,!
0p
1+!
1u
1)!
1(!
0/!
00!
06!
02!
17!
13!
1o
0w
1{
0|
1~
1`
1a
1V
0W
1!!
1|
1/
1.
02
11
#50000
0%
0J
0m
0n
#60000
1%
1J
1m
1n
1,!
1p
0)!
1'!
0.!
10!
07!
03!
0o
0q
1r
1w
0{
0!!
1#!
1_
0a
1W
1$!
0|
0/
1-
12
#70000
0%
0J
0m
0n
#80000
1%
05
06
14
1J
0N
0M
1L
1}
0z
0t
1m
1n
1;!
1:!
09!
1!!
1|
0~
0w
0,!
0p
0+!
1*!
1s
0u
1)!
0(!
0'!
1&!
0-!
1.!
1/!
00!
16!
05!
01!
12!
17!
13!
0!!
1o
1v
0%!
1{
0#!
1^
0_
0`
1a
1U
0V
0W
0$!
0|
1~
1w
1/
0.
0-
1,
02
01
10
1!!
0[
0)
#90000
0%
0J
0m
0n
#100000
1%
04
1J
0L
0}
1m
1n
19!
0!!
1#!
1,!
1p
1'!
0&!
1-!
0.!
07!
03!
1$!
0o
1q
0y
1!!
0$!
0^
1_
1W
1-
0,
12
0Y
0X
0'
0&
#109000
0%
0J
0m
0n
#180000
