InstructionSet SwitchStmt {
  architectural_state {
    register unsigned<32> X[32] [[is_main_reg]];
    register unsigned<32> PC;
    extern unsigned char MEM[0x100000000] [[is_main_mem]];
  }

  instructions {
    NoFallthrough {
       encoding: 7'b0000000 :: rs2[4:0] :: rs1[4:0] :: 3'b001 :: rd[4:0] :: 7'b0101011;
       behavior: {
         unsigned<32> x = MEM[rd];
         unsigned<16> y = MEM[1:0];
         unsigned<8> z = MEM[2];
         switch (rs2) {
           case 0:
             break;
           case 1:
             x = 10;
             break;
           case 2:
             y = 5;
             break;
           case 3:
             z = 7;
             break;
           default:
             x = 1;
             y = 1;
             z = 1;
             break;
         }
         X[rs1] = x;
         MEM[1:0] = y;
         MEM[2] = z;
       }
    }
  }
}