library verilog;
use verilog.vl_types.all;
entity y_pos is
    port(
        sys_clk         : in     vl_logic;
        reset           : in     vl_logic;
        y_pos           : out    vl_logic_vector(9 downto 0);
        EndLine         : in     vl_logic;
        co2             : out    vl_logic
    );
end y_pos;
