
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063b8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08006540  08006540  00016540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006968  08006968  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006968  08006968  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006968  08006968  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006968  08006968  00016968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800696c  0800696c  0001696c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00000198  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000020c  2000020c  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc6a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c9a  00000000  00000000  0002fd0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d98  00000000  00000000  000319a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cf0  00000000  00000000  00032740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bcc2  00000000  00000000  00033430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010a2a  00000000  00000000  0004f0f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ab53d  00000000  00000000  0005fb1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010b059  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d1c  00000000  00000000  0010b0ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000074 	.word	0x20000074
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006528 	.word	0x08006528

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000078 	.word	0x20000078
 80001c4:	08006528 	.word	0x08006528

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <ADC_Read>:
 * Read IR sensor value:
 * Update ADC channel config
 * Start, convert and read sensor value
 */
uint16_t ADC_Read(ADC_HandleTypeDef* hadc, uint8_t channel)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	460b      	mov	r3, r1
 80007ee:	70fb      	strb	r3, [r7, #3]
  ADC_ChannelConfTypeDef sConfig;

  sConfig.Channel = channel;
 80007f0:	78fb      	ldrb	r3, [r7, #3]
 80007f2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 80007f4:	2301      	movs	r3, #1
 80007f6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007f8:	2300      	movs	r3, #0
 80007fa:	613b      	str	r3, [r7, #16]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 80007fc:	f107 0308 	add.w	r3, r7, #8
 8000800:	4619      	mov	r1, r3
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f001 f940 	bl	8001a88 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f000 ffab 	bl	8001764 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 10);
 800080e:	210a      	movs	r1, #10
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f001 f85d 	bl	80018d0 <HAL_ADC_PollForConversion>

  return HAL_ADC_GetValue(hadc);
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f001 f928 	bl	8001a6c <HAL_ADC_GetValue>
 800081c:	4603      	mov	r3, r0
 800081e:	b29b      	uxth	r3, r3
}
 8000820:	4618      	mov	r0, r3
 8000822:	3720      	adds	r7, #32
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <togglePowerBtn>:


/*
 * READ POWER BUTTON STATE
 */
int togglePowerBtn(int powerBtnState) {
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	//  int readButtonNow = ; // read button, if pressed 1, if not 0
	if (powerBtnState) { // if button was pressed
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d027      	beq.n	8000886 <togglePowerBtn+0x5e>
		block = 0;
 8000836:	4b19      	ldr	r3, [pc, #100]	; (800089c <togglePowerBtn+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
		if (!byteStream && buttonState) { // if byte stream is 0 (which means, that since last toggle some time has passed) AND button has a state of 1
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <togglePowerBtn+0x78>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d10c      	bne.n	800085e <togglePowerBtn+0x36>
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <togglePowerBtn+0x7c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d008      	beq.n	800085e <togglePowerBtn+0x36>
		  byteStream = 1; // make now byte stream to output 1
 800084c:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <togglePowerBtn+0x78>)
 800084e:	2201      	movs	r2, #1
 8000850:	601a      	str	r2, [r3, #0]
		  buttonState = 0; // change button's state
 8000852:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <togglePowerBtn+0x7c>)
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
		  return buttonState;
 8000858:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <togglePowerBtn+0x7c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	e018      	b.n	8000890 <togglePowerBtn+0x68>
		} else if (!byteStream && !buttonState) { // --||-- and button's state is 0
 800085e:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <togglePowerBtn+0x78>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10c      	bne.n	8000880 <togglePowerBtn+0x58>
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <togglePowerBtn+0x7c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d108      	bne.n	8000880 <togglePowerBtn+0x58>
		  byteStream = 1; // --||--
 800086e:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <togglePowerBtn+0x78>)
 8000870:	2201      	movs	r2, #1
 8000872:	601a      	str	r2, [r3, #0]
		  buttonState = 1; // change button's state
 8000874:	4b0b      	ldr	r3, [pc, #44]	; (80008a4 <togglePowerBtn+0x7c>)
 8000876:	2201      	movs	r2, #1
 8000878:	601a      	str	r2, [r3, #0]
		  return buttonState;
 800087a:	4b0a      	ldr	r3, [pc, #40]	; (80008a4 <togglePowerBtn+0x7c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	e007      	b.n	8000890 <togglePowerBtn+0x68>
		} else { // if byte stream is 1, then just return button's state you currently have
		  return buttonState;
 8000880:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <togglePowerBtn+0x7c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	e004      	b.n	8000890 <togglePowerBtn+0x68>
		}
	} else { // if button is not pressed, make byte stream as 0 and return current button's state
		byteStream = 0;
 8000886:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <togglePowerBtn+0x78>)
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
		return buttonState;
 800088c:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <togglePowerBtn+0x7c>)
 800088e:	681b      	ldr	r3, [r3, #0]
	}
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	200001fc 	.word	0x200001fc
 80008a0:	20000200 	.word	0x20000200
 80008a4:	20000204 	.word	0x20000204

080008a8 <moveForward>:
/*
 * Move Forward:
 * xPhase => 0
 */
void moveForward()
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RIGHT_DM_PHASE_GPIO_Port, RIGHT_DM_PHASE_Pin, GPIO_PIN_RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b6:	f001 ffa7 	bl	8002808 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT_DM_PHASE_GPIO_Port, LEFT_DM_PHASE_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c4:	f001 ffa0 	bl	8002808 <HAL_GPIO_WritePin>
}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	0000      	movs	r0, r0
	...

080008d0 <calcServoRotation>:
 * and 2500 is 90 degrees
 *
 * Formular:
 * https://stackoverflow.com/questions/5731863/mapping-a-numeric-range-onto-another
 */
int calcServoRotation(float turningAngle) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	ed87 0a01 	vstr	s0, [r7, #4]
	return 500 + round(11.11 * (turningAngle + 90));
 80008da:	edd7 7a01 	vldr	s15, [r7, #4]
 80008de:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000938 <calcServoRotation+0x68>
 80008e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008e6:	ee17 0a90 	vmov	r0, s15
 80008ea:	f7ff fefb 	bl	80006e4 <__aeabi_f2d>
 80008ee:	a310      	add	r3, pc, #64	; (adr r3, 8000930 <calcServoRotation+0x60>)
 80008f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008f4:	f7ff fc68 	bl	80001c8 <__aeabi_dmul>
 80008f8:	4602      	mov	r2, r0
 80008fa:	460b      	mov	r3, r1
 80008fc:	ec43 2b17 	vmov	d7, r2, r3
 8000900:	eeb0 0a47 	vmov.f32	s0, s14
 8000904:	eef0 0a67 	vmov.f32	s1, s15
 8000908:	f004 ff32 	bl	8005770 <round>
 800090c:	ec51 0b10 	vmov	r0, r1, d0
 8000910:	f04f 0200 	mov.w	r2, #0
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <calcServoRotation+0x6c>)
 8000916:	f7ff fd87 	bl	8000428 <__adddf3>
 800091a:	4602      	mov	r2, r0
 800091c:	460b      	mov	r3, r1
 800091e:	4610      	mov	r0, r2
 8000920:	4619      	mov	r1, r3
 8000922:	f7ff ff37 	bl	8000794 <__aeabi_d2iz>
 8000926:	4603      	mov	r3, r0
}
 8000928:	4618      	mov	r0, r3
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	eb851eb8 	.word	0xeb851eb8
 8000934:	40263851 	.word	0x40263851
 8000938:	42b40000 	.word	0x42b40000
 800093c:	407f4000 	.word	0x407f4000

08000940 <calcBestPath>:
/*
 * Calculate best path:
 * Boat should always move in the direction with the best possible space
 */
void calcBestPath(uint16_t ir_left, uint16_t ir_center, uint16_t ir_right, float* turningAngle, float* directionAmount)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	; 0x28
 8000944:	af00      	add	r7, sp, #0
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	4603      	mov	r3, r0
 800094a:	81fb      	strh	r3, [r7, #14]
 800094c:	460b      	mov	r3, r1
 800094e:	81bb      	strh	r3, [r7, #12]
 8000950:	4613      	mov	r3, r2
 8000952:	817b      	strh	r3, [r7, #10]
	float vv_left, vh_left;
	float vv_right, vh_right;
	float net_vertical, net_horizontal;

    // Resolve left sensor readings to vertical and horizontal plane
	vv_left = sinf(sensor_angle) * ir_left;
 8000954:	4b42      	ldr	r3, [pc, #264]	; (8000a60 <calcBestPath+0x120>)
 8000956:	edd3 7a00 	vldr	s15, [r3]
 800095a:	eeb0 0a67 	vmov.f32	s0, s15
 800095e:	f005 f86d 	bl	8005a3c <sinf>
 8000962:	eeb0 7a40 	vmov.f32	s14, s0
 8000966:	89fb      	ldrh	r3, [r7, #14]
 8000968:	ee07 3a90 	vmov	s15, r3
 800096c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000974:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	vh_left = cosf(sensor_angle) * ir_left;
 8000978:	4b39      	ldr	r3, [pc, #228]	; (8000a60 <calcBestPath+0x120>)
 800097a:	edd3 7a00 	vldr	s15, [r3]
 800097e:	eeb0 0a67 	vmov.f32	s0, s15
 8000982:	f005 f80f 	bl	80059a4 <cosf>
 8000986:	eeb0 7a40 	vmov.f32	s14, s0
 800098a:	89fb      	ldrh	r3, [r7, #14]
 800098c:	ee07 3a90 	vmov	s15, r3
 8000990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000994:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000998:	edc7 7a08 	vstr	s15, [r7, #32]

	// Resolve right sensor readings to vertical and horizontal plane
	vv_right = sinf(sensor_angle) * ir_right;
 800099c:	4b30      	ldr	r3, [pc, #192]	; (8000a60 <calcBestPath+0x120>)
 800099e:	edd3 7a00 	vldr	s15, [r3]
 80009a2:	eeb0 0a67 	vmov.f32	s0, s15
 80009a6:	f005 f849 	bl	8005a3c <sinf>
 80009aa:	eeb0 7a40 	vmov.f32	s14, s0
 80009ae:	897b      	ldrh	r3, [r7, #10]
 80009b0:	ee07 3a90 	vmov	s15, r3
 80009b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009bc:	edc7 7a07 	vstr	s15, [r7, #28]
	vh_right = cosf(sensor_angle) * ir_right;
 80009c0:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <calcBestPath+0x120>)
 80009c2:	edd3 7a00 	vldr	s15, [r3]
 80009c6:	eeb0 0a67 	vmov.f32	s0, s15
 80009ca:	f004 ffeb 	bl	80059a4 <cosf>
 80009ce:	eeb0 7a40 	vmov.f32	s14, s0
 80009d2:	897b      	ldrh	r3, [r7, #10]
 80009d4:	ee07 3a90 	vmov	s15, r3
 80009d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009e0:	edc7 7a06 	vstr	s15, [r7, #24]

	// Calculate sum of all three vectors
	net_vertical = vv_left + ir_center + vv_right;
 80009e4:	89bb      	ldrh	r3, [r7, #12]
 80009e6:	ee07 3a90 	vmov	s15, r3
 80009ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009ee:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80009f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80009fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009fe:	edc7 7a05 	vstr	s15, [r7, #20]
	net_horizontal = -(vh_left) + vh_right;
 8000a02:	ed97 7a06 	vldr	s14, [r7, #24]
 8000a06:	edd7 7a08 	vldr	s15, [r7, #32]
 8000a0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a0e:	edc7 7a04 	vstr	s15, [r7, #16]

	// Calculate angle servo motor should turn as well as approximate value for free space.
	// Free space amount will be used to control speed.
	*turningAngle = atanf(net_horizontal / net_vertical);
 8000a12:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a1a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000a1e:	eeb0 0a66 	vmov.f32	s0, s13
 8000a22:	f004 feeb 	bl	80057fc <atanf>
 8000a26:	eef0 7a40 	vmov.f32	s15, s0
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	edc3 7a00 	vstr	s15, [r3]
	*directionAmount = sqrtf((net_horizontal * 2) + (net_vertical * 2));
 8000a30:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000a38:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a44:	eeb0 0a67 	vmov.f32	s0, s15
 8000a48:	f005 f83e 	bl	8005ac8 <sqrtf>
 8000a4c:	eef0 7a40 	vmov.f32	s15, s0
 8000a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a52:	edc3 7a00 	vstr	s15, [r3]
}
 8000a56:	bf00      	nop
 8000a58:	3728      	adds	r7, #40	; 0x28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000000 	.word	0x20000000

08000a64 <setMotionSettings>:
/*
 * Set Motion Settings:
 * Based on path calculation, configure servo and speed PWM
 */
void setMotionSettings(float turningAngle, float directionAmount)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000a6e:	edc7 0a00 	vstr	s1, [r7]
	int rotation = calcServoRotation(turningAngle);
 8000a72:	ed97 0a01 	vldr	s0, [r7, #4]
 8000a76:	f7ff ff2b 	bl	80008d0 <calcServoRotation>
 8000a7a:	60f8      	str	r0, [r7, #12]

	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, rotation);
 8000a7c:	4b03      	ldr	r3, [pc, #12]	; (8000a8c <setMotionSettings+0x28>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	68fa      	ldr	r2, [r7, #12]
 8000a82:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000a84:	bf00      	nop
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	2000012c 	.word	0x2000012c

08000a90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b089      	sub	sp, #36	; 0x24
 8000a94:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a96:	f000 fc6d 	bl	8001374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a9a:	f000 f855 	bl	8000b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a9e:	f000 fa79 	bl	8000f94 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000aa2:	f000 fa47 	bl	8000f34 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000aa6:	f000 f913 	bl	8000cd0 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000aaa:	f000 f8a1 	bl	8000bf0 <MX_ADC1_Init>
  MX_TIM17_Init();
 8000aae:	f000 f9c7 	bl	8000e40 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  uint16_t ir_left, ir_center, ir_right;
  float turningAngle, directionAmount;

  HAL_TIM_Base_Start(&htim1);
 8000ab2:	4822      	ldr	r0, [pc, #136]	; (8000b3c <main+0xac>)
 8000ab4:	f003 fab2 	bl	800401c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim17);
 8000ab8:	4821      	ldr	r0, [pc, #132]	; (8000b40 <main+0xb0>)
 8000aba:	f003 faaf 	bl	800401c <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000abe:	2100      	movs	r1, #0
 8000ac0:	481e      	ldr	r0, [pc, #120]	; (8000b3c <main+0xac>)
 8000ac2:	f003 fb61 	bl	8004188 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	481d      	ldr	r0, [pc, #116]	; (8000b40 <main+0xb0>)
 8000aca:	f003 fb5d 	bl	8004188 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		int powerBtnState = HAL_GPIO_ReadPin(POWER_BTN_GPIO_Port, POWER_BTN_Pin);
 8000ace:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad6:	f001 fe7f 	bl	80027d8 <HAL_GPIO_ReadPin>
 8000ada:	4603      	mov	r3, r0
 8000adc:	617b      	str	r3, [r7, #20]

		if (togglePowerBtn(powerBtnState) == 1) {
 8000ade:	6978      	ldr	r0, [r7, #20]
 8000ae0:	f7ff fea2 	bl	8000828 <togglePowerBtn>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d1f1      	bne.n	8000ace <main+0x3e>
			ir_left = ADC_Read(&hadc1, ADC_CHANNEL_1);
 8000aea:	2101      	movs	r1, #1
 8000aec:	4815      	ldr	r0, [pc, #84]	; (8000b44 <main+0xb4>)
 8000aee:	f7ff fe79 	bl	80007e4 <ADC_Read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	827b      	strh	r3, [r7, #18]
			ir_center = ADC_Read(&hadc1, ADC_CHANNEL_2);
 8000af6:	2102      	movs	r1, #2
 8000af8:	4812      	ldr	r0, [pc, #72]	; (8000b44 <main+0xb4>)
 8000afa:	f7ff fe73 	bl	80007e4 <ADC_Read>
 8000afe:	4603      	mov	r3, r0
 8000b00:	823b      	strh	r3, [r7, #16]
			ir_right = ADC_Read(&hadc1, ADC_CHANNEL_4);
 8000b02:	2104      	movs	r1, #4
 8000b04:	480f      	ldr	r0, [pc, #60]	; (8000b44 <main+0xb4>)
 8000b06:	f7ff fe6d 	bl	80007e4 <ADC_Read>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	81fb      	strh	r3, [r7, #14]

			calcBestPath(ir_left, ir_center, ir_right, &turningAngle, &directionAmount);
 8000b0e:	f107 0408 	add.w	r4, r7, #8
 8000b12:	89fa      	ldrh	r2, [r7, #14]
 8000b14:	8a39      	ldrh	r1, [r7, #16]
 8000b16:	8a78      	ldrh	r0, [r7, #18]
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	4623      	mov	r3, r4
 8000b1e:	f7ff ff0f 	bl	8000940 <calcBestPath>
			setMotionSettings(turningAngle, directionAmount);
 8000b22:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b26:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b2a:	eef0 0a47 	vmov.f32	s1, s14
 8000b2e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b32:	f7ff ff97 	bl	8000a64 <setMotionSettings>
			moveForward();
 8000b36:	f7ff feb7 	bl	80008a8 <moveForward>
  {
 8000b3a:	e7c8      	b.n	8000ace <main+0x3e>
 8000b3c:	200000e0 	.word	0x200000e0
 8000b40:	2000012c 	.word	0x2000012c
 8000b44:	20000090 	.word	0x20000090

08000b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b096      	sub	sp, #88	; 0x58
 8000b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b52:	2228      	movs	r2, #40	; 0x28
 8000b54:	2100      	movs	r1, #0
 8000b56:	4618      	mov	r0, r3
 8000b58:	f004 fe02 	bl	8005760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b5c:	f107 031c 	add.w	r3, r7, #28
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b6c:	1d3b      	adds	r3, r7, #4
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]
 8000b7a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b80:	2301      	movs	r3, #1
 8000b82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b84:	2310      	movs	r3, #16
 8000b86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 fe51 	bl	8002838 <HAL_RCC_OscConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b9c:	f000 fa48 	bl	8001030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba0:	230f      	movs	r3, #15
 8000ba2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f002 fe7a 	bl	80038b4 <HAL_RCC_ClockConfig>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bc6:	f000 fa33 	bl	8001030 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bce:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f003 f8a2 	bl	8003d20 <HAL_RCCEx_PeriphCLKConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000be2:	f000 fa25 	bl	8001030 <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	3758      	adds	r7, #88	; 0x58
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	; 0x28
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
 8000c10:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c12:	4b2e      	ldr	r3, [pc, #184]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c18:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000c1a:	4b2c      	ldr	r3, [pc, #176]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c1c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c22:	4b2a      	ldr	r3, [pc, #168]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c28:	4b28      	ldr	r3, [pc, #160]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c2e:	4b27      	ldr	r3, [pc, #156]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c34:	4b25      	ldr	r3, [pc, #148]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c3c:	4b23      	ldr	r3, [pc, #140]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c42:	4b22      	ldr	r3, [pc, #136]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c48:	4b20      	ldr	r3, [pc, #128]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c54:	4b1d      	ldr	r3, [pc, #116]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c5e:	2204      	movs	r2, #4
 8000c60:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c62:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c68:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c6e:	4817      	ldr	r0, [pc, #92]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c70:	f000 fbe6 	bl	8001440 <HAL_ADC_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c7a:	f000 f9d9 	bl	8001030 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4619      	mov	r1, r3
 8000c88:	4810      	ldr	r0, [pc, #64]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000c8a:	f001 f9bd 	bl	8002008 <HAL_ADCEx_MultiModeConfigChannel>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000c94:	f000 f9cc 	bl	8001030 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	; (8000ccc <MX_ADC1_Init+0xdc>)
 8000cb6:	f000 fee7 	bl	8001a88 <HAL_ADC_ConfigChannel>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000cc0:	f000 f9b6 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	; 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000090 	.word	0x20000090

08000cd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b09a      	sub	sp, #104	; 0x68
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
 8000cfe:	611a      	str	r2, [r3, #16]
 8000d00:	615a      	str	r2, [r3, #20]
 8000d02:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	222c      	movs	r2, #44	; 0x2c
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f004 fd28 	bl	8005760 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d10:	4b49      	ldr	r3, [pc, #292]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d12:	4a4a      	ldr	r2, [pc, #296]	; (8000e3c <MX_TIM1_Init+0x16c>)
 8000d14:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 625-1;
 8000d16:	4b48      	ldr	r3, [pc, #288]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d18:	f44f 721c 	mov.w	r2, #624	; 0x270
 8000d1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1e:	4b46      	ldr	r3, [pc, #280]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256-1;
 8000d24:	4b44      	ldr	r3, [pc, #272]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d26:	22ff      	movs	r2, #255	; 0xff
 8000d28:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2a:	4b43      	ldr	r3, [pc, #268]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d30:	4b41      	ldr	r3, [pc, #260]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d36:	4b40      	ldr	r3, [pc, #256]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d38:	2280      	movs	r2, #128	; 0x80
 8000d3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d3c:	483e      	ldr	r0, [pc, #248]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d3e:	f003 f915 	bl	8003f6c <HAL_TIM_Base_Init>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000d48:	f000 f972 	bl	8001030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d50:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d52:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d56:	4619      	mov	r1, r3
 8000d58:	4837      	ldr	r0, [pc, #220]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d5a:	f003 fc15 	bl	8004588 <HAL_TIM_ConfigClockSource>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000d64:	f000 f964 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d68:	4833      	ldr	r0, [pc, #204]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d6a:	f003 f9ab 	bl	80040c4 <HAL_TIM_PWM_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000d74:	f000 f95c 	bl	8001030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000d88:	4619      	mov	r1, r3
 8000d8a:	482b      	ldr	r0, [pc, #172]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000d8c:	f004 f8a4 	bl	8004ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000d96:	f000 f94b 	bl	8001030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d9a:	2360      	movs	r3, #96	; 0x60
 8000d9c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da2:	2300      	movs	r3, #0
 8000da4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000da6:	2300      	movs	r3, #0
 8000da8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000dae:	2300      	movs	r3, #0
 8000db0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	481e      	ldr	r0, [pc, #120]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000dc0:	f003 face 	bl	8004360 <HAL_TIM_PWM_ConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000dca:	f000 f931 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4818      	ldr	r0, [pc, #96]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000dd8:	f003 fac2 	bl	8004360 <HAL_TIM_PWM_ConfigChannel>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000de2:	f000 f925 	bl	8001030 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000dfa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dfe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4807      	ldr	r0, [pc, #28]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000e1c:	f004 f8ca 	bl	8004fb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000e26:	f000 f903 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e2a:	4803      	ldr	r0, [pc, #12]	; (8000e38 <MX_TIM1_Init+0x168>)
 8000e2c:	f000 f99a 	bl	8001164 <HAL_TIM_MspPostInit>

}
 8000e30:	bf00      	nop
 8000e32:	3768      	adds	r7, #104	; 0x68
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	200000e0 	.word	0x200000e0
 8000e3c:	40012c00 	.word	0x40012c00

08000e40 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b092      	sub	sp, #72	; 0x48
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]
 8000e56:	615a      	str	r2, [r3, #20]
 8000e58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	222c      	movs	r2, #44	; 0x2c
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f004 fc7d 	bl	8005760 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000e66:	4b31      	ldr	r3, [pc, #196]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e68:	4a31      	ldr	r2, [pc, #196]	; (8000f30 <MX_TIM17_Init+0xf0>)
 8000e6a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8-1;
 8000e6c:	4b2f      	ldr	r3, [pc, #188]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e6e:	2207      	movs	r2, #7
 8000e70:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e72:	4b2e      	ldr	r3, [pc, #184]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000-1;
 8000e78:	4b2c      	ldr	r3, [pc, #176]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e7a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000e7e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e80:	4b2a      	ldr	r3, [pc, #168]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e86:	4b29      	ldr	r3, [pc, #164]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e8c:	4b27      	ldr	r3, [pc, #156]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e92:	4826      	ldr	r0, [pc, #152]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000e94:	f003 f86a 	bl	8003f6c <HAL_TIM_Base_Init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000e9e:	f000 f8c7 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000ea2:	4822      	ldr	r0, [pc, #136]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000ea4:	f003 f90e 	bl	80040c4 <HAL_TIM_PWM_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000eae:	f000 f8bf 	bl	8001030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb2:	2360      	movs	r3, #96	; 0x60
 8000eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ece:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4815      	ldr	r0, [pc, #84]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000ed8:	f003 fa42 	bl	8004360 <HAL_TIM_PWM_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000ee2:	f000 f8a5 	bl	8001030 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000efa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000efe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000f08:	463b      	mov	r3, r7
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4807      	ldr	r0, [pc, #28]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000f0e:	f004 f851 	bl	8004fb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000f18:	f000 f88a 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <MX_TIM17_Init+0xec>)
 8000f1e:	f000 f921 	bl	8001164 <HAL_TIM_MspPostInit>

}
 8000f22:	bf00      	nop
 8000f24:	3748      	adds	r7, #72	; 0x48
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	2000012c 	.word	0x2000012c
 8000f30:	40014800 	.word	0x40014800

08000f34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f3a:	4a15      	ldr	r2, [pc, #84]	; (8000f90 <MX_USART2_UART_Init+0x5c>)
 8000f3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f3e:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f64:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_USART2_UART_Init+0x58>)
 8000f78:	f004 f894 	bl	80050a4 <HAL_UART_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f82:	f000 f855 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000178 	.word	0x20000178
 8000f90:	40004400 	.word	0x40004400

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000faa:	4b20      	ldr	r3, [pc, #128]	; (800102c <MX_GPIO_Init+0x98>)
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	4a1f      	ldr	r2, [pc, #124]	; (800102c <MX_GPIO_Init+0x98>)
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb4:	6153      	str	r3, [r2, #20]
 8000fb6:	4b1d      	ldr	r3, [pc, #116]	; (800102c <MX_GPIO_Init+0x98>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc2:	4b1a      	ldr	r3, [pc, #104]	; (800102c <MX_GPIO_Init+0x98>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	4a19      	ldr	r2, [pc, #100]	; (800102c <MX_GPIO_Init+0x98>)
 8000fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fcc:	6153      	str	r3, [r2, #20]
 8000fce:	4b17      	ldr	r3, [pc, #92]	; (800102c <MX_GPIO_Init+0x98>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RIGHT_DM_PHASE_Pin|LEFT_DM_PHASE_Pin, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe4:	f001 fc10 	bl	8002808 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RIGHT_DM_PHASE_Pin LEFT_DM_PHASE_Pin */
  GPIO_InitStruct.Pin = RIGHT_DM_PHASE_Pin|LEFT_DM_PHASE_Pin;
 8000fe8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000fec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001004:	f001 fa76 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWER_BTN_Pin */
  GPIO_InitStruct.Pin = POWER_BTN_Pin;
 8001008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800100c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001012:	2302      	movs	r3, #2
 8001014:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(POWER_BTN_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 030c 	add.w	r3, r7, #12
 800101a:	4619      	mov	r1, r3
 800101c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001020:	f001 fa68 	bl	80024f4 <HAL_GPIO_Init>

}
 8001024:	bf00      	nop
 8001026:	3720      	adds	r7, #32
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40021000 	.word	0x40021000

08001030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001034:	b672      	cpsid	i
}
 8001036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001038:	e7fe      	b.n	8001038 <Error_Handler+0x8>
	...

0800103c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001042:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <HAL_MspInit+0x44>)
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	4a0e      	ldr	r2, [pc, #56]	; (8001080 <HAL_MspInit+0x44>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6193      	str	r3, [r2, #24]
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <HAL_MspInit+0x44>)
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <HAL_MspInit+0x44>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	4a08      	ldr	r2, [pc, #32]	; (8001080 <HAL_MspInit+0x44>)
 8001060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001064:	61d3      	str	r3, [r2, #28]
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <HAL_MspInit+0x44>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	40021000 	.word	0x40021000

08001084 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010a4:	d124      	bne.n	80010f0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80010a6:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a13      	ldr	r2, [pc, #76]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b0:	6153      	str	r3, [r2, #20]
 80010b2:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ba:	613b      	str	r3, [r7, #16]
 80010bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	4a0d      	ldr	r2, [pc, #52]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c8:	6153      	str	r3, [r2, #20]
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <HAL_ADC_MspInit+0x74>)
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IR_LEFT_Pin|IR_CENTER_Pin|IR_RIGHT_Pin;
 80010d6:	230b      	movs	r3, #11
 80010d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010da:	2303      	movs	r3, #3
 80010dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ec:	f001 fa02 	bl	80024f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	; 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a13      	ldr	r2, [pc, #76]	; (8001158 <HAL_TIM_Base_MspInit+0x5c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d10c      	bne.n	8001128 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 8001114:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001118:	6193      	str	r3, [r2, #24]
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001126:	e010      	b.n	800114a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a0c      	ldr	r2, [pc, #48]	; (8001160 <HAL_TIM_Base_MspInit+0x64>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d10b      	bne.n	800114a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001132:	4b0a      	ldr	r3, [pc, #40]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	4a09      	ldr	r2, [pc, #36]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 8001138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800113c:	6193      	str	r3, [r2, #24]
 800113e:	4b07      	ldr	r3, [pc, #28]	; (800115c <HAL_TIM_Base_MspInit+0x60>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
}
 800114a:	bf00      	nop
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40012c00 	.word	0x40012c00
 800115c:	40021000 	.word	0x40021000
 8001160:	40014800 	.word	0x40014800

08001164 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	; 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a23      	ldr	r2, [pc, #140]	; (8001210 <HAL_TIM_MspPostInit+0xac>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d11e      	bne.n	80011c4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	4a22      	ldr	r2, [pc, #136]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 800118c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001190:	6153      	str	r3, [r2, #20]
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = RIGHT_DM_ENBL_Pin|LEFT_DM_ENBL_Pin;
 800119e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a4:	2302      	movs	r3, #2
 80011a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	2300      	movs	r3, #0
 80011ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80011b0:	2306      	movs	r3, #6
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011be:	f001 f999 	bl	80024f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80011c2:	e020      	b.n	8001206 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM17)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a13      	ldr	r2, [pc, #76]	; (8001218 <HAL_TIM_MspPostInit+0xb4>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d11b      	bne.n	8001206 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a10      	ldr	r2, [pc, #64]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 80011d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d8:	6153      	str	r3, [r2, #20]
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <HAL_TIM_MspPostInit+0xb0>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_MOTOR_Pin;
 80011e6:	2320      	movs	r3, #32
 80011e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 80011f6:	230a      	movs	r3, #10
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_MOTOR_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <HAL_TIM_MspPostInit+0xb8>)
 8001202:	f001 f977 	bl	80024f4 <HAL_GPIO_Init>
}
 8001206:	bf00      	nop
 8001208:	3728      	adds	r7, #40	; 0x28
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40012c00 	.word	0x40012c00
 8001214:	40021000 	.word	0x40021000
 8001218:	40014800 	.word	0x40014800
 800121c:	48000400 	.word	0x48000400

08001220 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	; 0x28
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <HAL_UART_MspInit+0x80>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d129      	bne.n	8001296 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <HAL_UART_MspInit+0x84>)
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	4a17      	ldr	r2, [pc, #92]	; (80012a4 <HAL_UART_MspInit+0x84>)
 8001248:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800124c:	61d3      	str	r3, [r2, #28]
 800124e:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <HAL_UART_MspInit+0x84>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_UART_MspInit+0x84>)
 800125c:	695b      	ldr	r3, [r3, #20]
 800125e:	4a11      	ldr	r2, [pc, #68]	; (80012a4 <HAL_UART_MspInit+0x84>)
 8001260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001264:	6153      	str	r3, [r2, #20]
 8001266:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <HAL_UART_MspInit+0x84>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001272:	f248 0304 	movw	r3, #32772	; 0x8004
 8001276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001284:	2307      	movs	r3, #7
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4619      	mov	r1, r3
 800128e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001292:	f001 f92f 	bl	80024f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001296:	bf00      	nop
 8001298:	3728      	adds	r7, #40	; 0x28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40004400 	.word	0x40004400
 80012a4:	40021000 	.word	0x40021000

080012a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <NMI_Handler+0x4>

080012ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <MemManage_Handler+0x4>

080012ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <BusFault_Handler+0x4>

080012c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <UsageFault_Handler+0x4>

080012c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f4:	f000 f884 	bl	8001400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001300:	4b06      	ldr	r3, [pc, #24]	; (800131c <SystemInit+0x20>)
 8001302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001306:	4a05      	ldr	r2, [pc, #20]	; (800131c <SystemInit+0x20>)
 8001308:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800130c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001320:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001358 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001324:	480d      	ldr	r0, [pc, #52]	; (800135c <LoopForever+0x6>)
  ldr r1, =_edata
 8001326:	490e      	ldr	r1, [pc, #56]	; (8001360 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001328:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <LoopForever+0xe>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a0b      	ldr	r2, [pc, #44]	; (8001368 <LoopForever+0x12>)
  ldr r4, =_ebss
 800133c:	4c0b      	ldr	r4, [pc, #44]	; (800136c <LoopForever+0x16>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800134a:	f7ff ffd7 	bl	80012fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800134e:	f004 f9e3 	bl	8005718 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001352:	f7ff fb9d 	bl	8000a90 <main>

08001356 <LoopForever>:

LoopForever:
    b LoopForever
 8001356:	e7fe      	b.n	8001356 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001358:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800135c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001360:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001364:	08006970 	.word	0x08006970
  ldr r2, =_sbss
 8001368:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800136c:	2000020c 	.word	0x2000020c

08001370 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001370:	e7fe      	b.n	8001370 <ADC1_2_IRQHandler>
	...

08001374 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001378:	4b08      	ldr	r3, [pc, #32]	; (800139c <HAL_Init+0x28>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a07      	ldr	r2, [pc, #28]	; (800139c <HAL_Init+0x28>)
 800137e:	f043 0310 	orr.w	r3, r3, #16
 8001382:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001384:	2003      	movs	r0, #3
 8001386:	f001 f881 	bl	800248c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800138a:	2000      	movs	r0, #0
 800138c:	f000 f808 	bl	80013a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001390:	f7ff fe54 	bl	800103c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40022000 	.word	0x40022000

080013a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a8:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <HAL_InitTick+0x54>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <HAL_InitTick+0x58>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80013be:	4618      	mov	r0, r3
 80013c0:	f001 f88b 	bl	80024da <HAL_SYSTICK_Config>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00e      	b.n	80013ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b0f      	cmp	r3, #15
 80013d2:	d80a      	bhi.n	80013ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013d4:	2200      	movs	r2, #0
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	f04f 30ff 	mov.w	r0, #4294967295
 80013dc:	f001 f861 	bl	80024a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e0:	4a06      	ldr	r2, [pc, #24]	; (80013fc <HAL_InitTick+0x5c>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e000      	b.n	80013ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000004 	.word	0x20000004
 80013f8:	2000000c 	.word	0x2000000c
 80013fc:	20000008 	.word	0x20000008

08001400 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <HAL_IncTick+0x20>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_IncTick+0x24>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4413      	add	r3, r2
 8001410:	4a04      	ldr	r2, [pc, #16]	; (8001424 <HAL_IncTick+0x24>)
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	2000000c 	.word	0x2000000c
 8001424:	20000208 	.word	0x20000208

08001428 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return uwTick;  
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <HAL_GetTick+0x14>)
 800142e:	681b      	ldr	r3, [r3, #0]
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000208 	.word	0x20000208

08001440 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b09a      	sub	sp, #104	; 0x68
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001448:	2300      	movs	r3, #0
 800144a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800144e:	2300      	movs	r3, #0
 8001450:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e172      	b.n	8001746 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146a:	f003 0310 	and.w	r3, r3, #16
 800146e:	2b00      	cmp	r3, #0
 8001470:	d176      	bne.n	8001560 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	2b00      	cmp	r3, #0
 8001478:	d152      	bne.n	8001520 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fdf5 	bl	8001084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d13b      	bne.n	8001520 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 fed7 	bl	800225c <ADC_Disable>
 80014ae:	4603      	mov	r3, r0
 80014b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	f003 0310 	and.w	r3, r3, #16
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d12f      	bne.n	8001520 <HAL_ADC_Init+0xe0>
 80014c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d12b      	bne.n	8001520 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014d0:	f023 0302 	bic.w	r3, r3, #2
 80014d4:	f043 0202 	orr.w	r2, r3, #2
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014ea:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	689a      	ldr	r2, [r3, #8]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014fa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014fc:	4b94      	ldr	r3, [pc, #592]	; (8001750 <HAL_ADC_Init+0x310>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a94      	ldr	r2, [pc, #592]	; (8001754 <HAL_ADC_Init+0x314>)
 8001502:	fba2 2303 	umull	r2, r3, r2, r3
 8001506:	0c9a      	lsrs	r2, r3, #18
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001512:	e002      	b.n	800151a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	3b01      	subs	r3, #1
 8001518:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f9      	bne.n	8001514 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d007      	beq.n	800153e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001538:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800153c:	d110      	bne.n	8001560 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f023 0312 	bic.w	r3, r3, #18
 8001546:	f043 0210 	orr.w	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001552:	f043 0201 	orr.w	r2, r3, #1
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 0310 	and.w	r3, r3, #16
 8001568:	2b00      	cmp	r3, #0
 800156a:	f040 80df 	bne.w	800172c <HAL_ADC_Init+0x2ec>
 800156e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001572:	2b00      	cmp	r3, #0
 8001574:	f040 80da 	bne.w	800172c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001582:	2b00      	cmp	r3, #0
 8001584:	f040 80d2 	bne.w	800172c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001590:	f043 0202 	orr.w	r2, r3, #2
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001598:	4b6f      	ldr	r3, [pc, #444]	; (8001758 <HAL_ADC_Init+0x318>)
 800159a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015a4:	d102      	bne.n	80015ac <HAL_ADC_Init+0x16c>
 80015a6:	4b6d      	ldr	r3, [pc, #436]	; (800175c <HAL_ADC_Init+0x31c>)
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	e002      	b.n	80015b2 <HAL_ADC_Init+0x172>
 80015ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015b0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f003 0303 	and.w	r3, r3, #3
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d108      	bne.n	80015d2 <HAL_ADC_Init+0x192>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_ADC_Init+0x192>
 80015ce:	2301      	movs	r3, #1
 80015d0:	e000      	b.n	80015d4 <HAL_ADC_Init+0x194>
 80015d2:	2300      	movs	r3, #0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d11c      	bne.n	8001612 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80015d8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d010      	beq.n	8001600 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d107      	bne.n	80015fa <HAL_ADC_Init+0x1ba>
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d101      	bne.n	80015fa <HAL_ADC_Init+0x1ba>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_ADC_Init+0x1bc>
 80015fa:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d108      	bne.n	8001612 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001600:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	431a      	orrs	r2, r3
 800160e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001610:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	7e5b      	ldrb	r3, [r3, #25]
 8001616:	035b      	lsls	r3, r3, #13
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800161c:	2a01      	cmp	r2, #1
 800161e:	d002      	beq.n	8001626 <HAL_ADC_Init+0x1e6>
 8001620:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001624:	e000      	b.n	8001628 <HAL_ADC_Init+0x1e8>
 8001626:	2200      	movs	r2, #0
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	431a      	orrs	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4313      	orrs	r3, r2
 8001636:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001638:	4313      	orrs	r3, r2
 800163a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d11b      	bne.n	800167e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	7e5b      	ldrb	r3, [r3, #25]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d109      	bne.n	8001662 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	3b01      	subs	r3, #1
 8001654:	045a      	lsls	r2, r3, #17
 8001656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001658:	4313      	orrs	r3, r2
 800165a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165e:	663b      	str	r3, [r7, #96]	; 0x60
 8001660:	e00d      	b.n	800167e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800166a:	f043 0220 	orr.w	r2, r3, #32
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001676:	f043 0201 	orr.w	r2, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001682:	2b01      	cmp	r3, #1
 8001684:	d007      	beq.n	8001696 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168e:	4313      	orrs	r3, r2
 8001690:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001692:	4313      	orrs	r3, r2
 8001694:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d114      	bne.n	80016ce <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016b2:	f023 0302 	bic.w	r3, r3, #2
 80016b6:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7e1b      	ldrb	r3, [r3, #24]
 80016bc:	039a      	lsls	r2, r3, #14
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4313      	orrs	r3, r2
 80016c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016ca:	4313      	orrs	r3, r2
 80016cc:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68da      	ldr	r2, [r3, #12]
 80016d4:	4b22      	ldr	r3, [pc, #136]	; (8001760 <HAL_ADC_Init+0x320>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80016de:	430b      	orrs	r3, r1
 80016e0:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d10c      	bne.n	8001704 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f0:	f023 010f 	bic.w	r1, r3, #15
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	69db      	ldr	r3, [r3, #28]
 80016f8:	1e5a      	subs	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	430a      	orrs	r2, r1
 8001700:	631a      	str	r2, [r3, #48]	; 0x30
 8001702:	e007      	b.n	8001714 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 020f 	bic.w	r2, r2, #15
 8001712:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f023 0303 	bic.w	r3, r3, #3
 8001722:	f043 0201 	orr.w	r2, r3, #1
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	641a      	str	r2, [r3, #64]	; 0x40
 800172a:	e00a      	b.n	8001742 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f023 0312 	bic.w	r3, r3, #18
 8001734:	f043 0210 	orr.w	r2, r3, #16
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800173c:	2301      	movs	r3, #1
 800173e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001742:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001746:	4618      	mov	r0, r3
 8001748:	3768      	adds	r7, #104	; 0x68
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000004 	.word	0x20000004
 8001754:	431bde83 	.word	0x431bde83
 8001758:	50000300 	.word	0x50000300
 800175c:	50000100 	.word	0x50000100
 8001760:	fff0c007 	.word	0xfff0c007

08001764 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	2b00      	cmp	r3, #0
 800177c:	f040 809c 	bne.w	80018b8 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001786:	2b01      	cmp	r3, #1
 8001788:	d101      	bne.n	800178e <HAL_ADC_Start+0x2a>
 800178a:	2302      	movs	r3, #2
 800178c:	e097      	b.n	80018be <HAL_ADC_Start+0x15a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 fcfc 	bl	8002194 <ADC_Enable>
 800179c:	4603      	mov	r3, r0
 800179e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f040 8083 	bne.w	80018ae <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80017bc:	4b42      	ldr	r3, [pc, #264]	; (80018c8 <HAL_ADC_Start+0x164>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f003 031f 	and.w	r3, r3, #31
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d004      	beq.n	80017d2 <HAL_ADC_Start+0x6e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017d0:	d115      	bne.n	80017fe <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d027      	beq.n	800183c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80017fc:	e01e      	b.n	800183c <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001812:	d004      	beq.n	800181e <HAL_ADC_Start+0xba>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a2c      	ldr	r2, [pc, #176]	; (80018cc <HAL_ADC_Start+0x168>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d10e      	bne.n	800183c <HAL_ADC_Start+0xd8>
 800181e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d007      	beq.n	800183c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001834:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001848:	d106      	bne.n	8001858 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184e:	f023 0206 	bic.w	r2, r3, #6
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	645a      	str	r2, [r3, #68]	; 0x44
 8001856:	e002      	b.n	800185e <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	221c      	movs	r2, #28
 800186c:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800186e:	4b16      	ldr	r3, [pc, #88]	; (80018c8 <HAL_ADC_Start+0x164>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 031f 	and.w	r3, r3, #31
 8001876:	2b00      	cmp	r3, #0
 8001878:	d010      	beq.n	800189c <HAL_ADC_Start+0x138>
 800187a:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <HAL_ADC_Start+0x164>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 031f 	and.w	r3, r3, #31
 8001882:	2b05      	cmp	r3, #5
 8001884:	d00a      	beq.n	800189c <HAL_ADC_Start+0x138>
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <HAL_ADC_Start+0x164>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 031f 	and.w	r3, r3, #31
 800188e:	2b09      	cmp	r3, #9
 8001890:	d004      	beq.n	800189c <HAL_ADC_Start+0x138>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800189a:	d10f      	bne.n	80018bc <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f042 0204 	orr.w	r2, r2, #4
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	e006      	b.n	80018bc <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80018b6:	e001      	b.n	80018bc <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018b8:	2302      	movs	r3, #2
 80018ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	50000300 	.word	0x50000300
 80018cc:	50000100 	.word	0x50000100

080018d0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d102      	bne.n	80018ec <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80018e6:	2308      	movs	r3, #8
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	e02e      	b.n	800194a <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018ec:	4b5e      	ldr	r3, [pc, #376]	; (8001a68 <HAL_ADC_PollForConversion+0x198>)
 80018ee:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 031f 	and.w	r3, r3, #31
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d112      	bne.n	8001922 <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	2b01      	cmp	r3, #1
 8001908:	d11d      	bne.n	8001946 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f043 0220 	orr.w	r2, r3, #32
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e09d      	b.n	8001a5e <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00b      	beq.n	8001946 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f043 0220 	orr.w	r2, r3, #32
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e08b      	b.n	8001a5e <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001946:	230c      	movs	r3, #12
 8001948:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800194a:	4b47      	ldr	r3, [pc, #284]	; (8001a68 <HAL_ADC_PollForConversion+0x198>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 031f 	and.w	r3, r3, #31
 8001952:	2b00      	cmp	r3, #0
 8001954:	d004      	beq.n	8001960 <HAL_ADC_PollForConversion+0x90>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800195e:	d104      	bne.n	800196a <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	e003      	b.n	8001972 <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800196a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001972:	f7ff fd59 	bl	8001428 <HAL_GetTick>
 8001976:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001978:	e021      	b.n	80019be <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001980:	d01d      	beq.n	80019be <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d007      	beq.n	8001998 <HAL_ADC_PollForConversion+0xc8>
 8001988:	f7ff fd4e 	bl	8001428 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d212      	bcs.n	80019be <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10b      	bne.n	80019be <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	f043 0204 	orr.w	r2, r3, #4
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e04f      	b.n	8001a5e <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0d6      	beq.n	800197a <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d131      	bne.n	8001a4a <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d12c      	bne.n	8001a4a <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0308 	and.w	r3, r3, #8
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d125      	bne.n	8001a4a <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d112      	bne.n	8001a32 <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d112      	bne.n	8001a4a <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	; 0x40
 8001a30:	e00b      	b.n	8001a4a <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	f043 0220 	orr.w	r2, r3, #32
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	f043 0201 	orr.w	r2, r3, #1
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d103      	bne.n	8001a5c <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	50000300 	.word	0x50000300

08001a6c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b09b      	sub	sp, #108	; 0x6c
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d101      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x22>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	e2a4      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x56c>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 0304 	and.w	r3, r3, #4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f040 8288 	bne.w	8001fd2 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d81c      	bhi.n	8001b04 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685a      	ldr	r2, [r3, #4]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	4413      	add	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	461a      	mov	r2, r3
 8001ade:	231f      	movs	r3, #31
 8001ae0:	4093      	lsls	r3, r2
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	4019      	ands	r1, r3
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	fa00 f203 	lsl.w	r2, r0, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	631a      	str	r2, [r3, #48]	; 0x30
 8001b02:	e063      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b09      	cmp	r3, #9
 8001b0a:	d81e      	bhi.n	8001b4a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	3b1e      	subs	r3, #30
 8001b20:	221f      	movs	r2, #31
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	4019      	ands	r1, r3
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685a      	ldr	r2, [r3, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	3b1e      	subs	r3, #30
 8001b3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	635a      	str	r2, [r3, #52]	; 0x34
 8001b48:	e040      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b0e      	cmp	r3, #14
 8001b50:	d81e      	bhi.n	8001b90 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	3b3c      	subs	r3, #60	; 0x3c
 8001b66:	221f      	movs	r2, #31
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	4019      	ands	r1, r3
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	6818      	ldr	r0, [r3, #0]
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	3b3c      	subs	r3, #60	; 0x3c
 8001b82:	fa00 f203 	lsl.w	r2, r0, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	639a      	str	r2, [r3, #56]	; 0x38
 8001b8e:	e01d      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	3b5a      	subs	r3, #90	; 0x5a
 8001ba4:	221f      	movs	r2, #31
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43db      	mvns	r3, r3
 8001bac:	4019      	ands	r1, r3
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	6818      	ldr	r0, [r3, #0]
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	3b5a      	subs	r3, #90	; 0x5a
 8001bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 030c 	and.w	r3, r3, #12
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f040 80e5 	bne.w	8001da6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b09      	cmp	r3, #9
 8001be2:	d91c      	bls.n	8001c1e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6999      	ldr	r1, [r3, #24]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b1e      	subs	r3, #30
 8001bf6:	2207      	movs	r2, #7
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4019      	ands	r1, r3
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	6898      	ldr	r0, [r3, #8]
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3b1e      	subs	r3, #30
 8001c10:	fa00 f203 	lsl.w	r2, r0, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	619a      	str	r2, [r3, #24]
 8001c1c:	e019      	b.n	8001c52 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6959      	ldr	r1, [r3, #20]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	2207      	movs	r2, #7
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	4019      	ands	r1, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	6898      	ldr	r0, [r3, #8]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	fa00 f203 	lsl.w	r2, r0, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	08db      	lsrs	r3, r3, #3
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d84f      	bhi.n	8001d14 <HAL_ADC_ConfigChannel+0x28c>
 8001c74:	a201      	add	r2, pc, #4	; (adr r2, 8001c7c <HAL_ADC_ConfigChannel+0x1f4>)
 8001c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7a:	bf00      	nop
 8001c7c:	08001c8d 	.word	0x08001c8d
 8001c80:	08001caf 	.word	0x08001caf
 8001c84:	08001cd1 	.word	0x08001cd1
 8001c88:	08001cf3 	.word	0x08001cf3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c92:	4b94      	ldr	r3, [pc, #592]	; (8001ee4 <HAL_ADC_ConfigChannel+0x45c>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	6812      	ldr	r2, [r2, #0]
 8001c9a:	0691      	lsls	r1, r2, #26
 8001c9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001caa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cac:	e07e      	b.n	8001dac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001cb4:	4b8b      	ldr	r3, [pc, #556]	; (8001ee4 <HAL_ADC_ConfigChannel+0x45c>)
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	0691      	lsls	r1, r2, #26
 8001cbe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ccc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cce:	e06d      	b.n	8001dac <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001cd6:	4b83      	ldr	r3, [pc, #524]	; (8001ee4 <HAL_ADC_ConfigChannel+0x45c>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	683a      	ldr	r2, [r7, #0]
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	0691      	lsls	r1, r2, #26
 8001ce0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	431a      	orrs	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001cee:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cf0:	e05c      	b.n	8001dac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001cf8:	4b7a      	ldr	r3, [pc, #488]	; (8001ee4 <HAL_ADC_ConfigChannel+0x45c>)
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	0691      	lsls	r1, r2, #26
 8001d02:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d04:	430a      	orrs	r2, r1
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001d10:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d12:	e04b      	b.n	8001dac <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	069b      	lsls	r3, r3, #26
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d107      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d36:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	069b      	lsls	r3, r3, #26
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d107      	bne.n	8001d5c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d5a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	069b      	lsls	r3, r3, #26
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d107      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d7e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	069b      	lsls	r3, r3, #26
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d10a      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001da2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001da4:	e001      	b.n	8001daa <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001da6:	bf00      	nop
 8001da8:	e000      	b.n	8001dac <HAL_ADC_ConfigChannel+0x324>
      break;
 8001daa:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d108      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x344>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d101      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x344>
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e000      	b.n	8001dce <HAL_ADC_ConfigChannel+0x346>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 810a 	bne.w	8001fe8 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d00f      	beq.n	8001dfc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2201      	movs	r2, #1
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43da      	mvns	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	400a      	ands	r2, r1
 8001df6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001dfa:	e049      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	409a      	lsls	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b09      	cmp	r3, #9
 8001e1c:	d91c      	bls.n	8001e58 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6999      	ldr	r1, [r3, #24]
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b1b      	subs	r3, #27
 8001e30:	2207      	movs	r2, #7
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43db      	mvns	r3, r3
 8001e38:	4019      	ands	r1, r3
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6898      	ldr	r0, [r3, #8]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	4613      	mov	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4413      	add	r3, r2
 8001e48:	3b1b      	subs	r3, #27
 8001e4a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	619a      	str	r2, [r3, #24]
 8001e56:	e01b      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6959      	ldr	r1, [r3, #20]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	2207      	movs	r2, #7
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	4019      	ands	r1, r3
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	6898      	ldr	r0, [r3, #8]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	4613      	mov	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	4413      	add	r3, r2
 8001e84:	fa00 f203 	lsl.w	r2, r0, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e90:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <HAL_ADC_ConfigChannel+0x460>)
 8001e92:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b10      	cmp	r3, #16
 8001e9a:	d105      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001e9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d015      	beq.n	8001ed4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001eac:	2b11      	cmp	r3, #17
 8001eae:	d105      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001eb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00b      	beq.n	8001ed4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ec0:	2b12      	cmp	r3, #18
 8001ec2:	f040 8091 	bne.w	8001fe8 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f040 808a 	bne.w	8001fe8 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001edc:	d108      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x468>
 8001ede:	4b03      	ldr	r3, [pc, #12]	; (8001eec <HAL_ADC_ConfigChannel+0x464>)
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	e008      	b.n	8001ef6 <HAL_ADC_ConfigChannel+0x46e>
 8001ee4:	83fff000 	.word	0x83fff000
 8001ee8:	50000300 	.word	0x50000300
 8001eec:	50000100 	.word	0x50000100
 8001ef0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ef4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d108      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x48e>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x48e>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e000      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x490>
 8001f16:	2300      	movs	r3, #0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d150      	bne.n	8001fbe <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f1c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d010      	beq.n	8001f44 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d107      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x4b6>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d101      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x4b6>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_ADC_ConfigChannel+0x4b8>
 8001f3e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d13c      	bne.n	8001fbe <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2b10      	cmp	r3, #16
 8001f4a:	d11d      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x500>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f54:	d118      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001f56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f60:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f62:	4b27      	ldr	r3, [pc, #156]	; (8002000 <HAL_ADC_ConfigChannel+0x578>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a27      	ldr	r2, [pc, #156]	; (8002004 <HAL_ADC_ConfigChannel+0x57c>)
 8001f68:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6c:	0c9a      	lsrs	r2, r3, #18
 8001f6e:	4613      	mov	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f78:	e002      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f9      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f86:	e02e      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b11      	cmp	r3, #17
 8001f8e:	d10b      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x520>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f98:	d106      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001f9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fa4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fa6:	e01e      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b12      	cmp	r3, #18
 8001fae:	d11a      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001fb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fba:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fbc:	e013      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f043 0220 	orr.w	r2, r3, #32
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001fd0:	e00a      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	f043 0220 	orr.w	r2, r3, #32
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001fe4:	e000      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fe6:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ff0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	376c      	adds	r7, #108	; 0x6c
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	20000004 	.word	0x20000004
 8002004:	431bde83 	.word	0x431bde83

08002008 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002008:	b480      	push	{r7}
 800200a:	b099      	sub	sp, #100	; 0x64
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002012:	2300      	movs	r3, #0
 8002014:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002020:	d102      	bne.n	8002028 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002022:	4b5a      	ldr	r3, [pc, #360]	; (800218c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	e002      	b.n	800202e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002028:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800202c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0a2      	b.n	800217e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002042:	2302      	movs	r3, #2
 8002044:	e09b      	b.n	800217e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d17f      	bne.n	800215c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d179      	bne.n	800215c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002068:	4b49      	ldr	r3, [pc, #292]	; (8002190 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800206a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d040      	beq.n	80020f6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002074:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	6859      	ldr	r1, [r3, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002086:	035b      	lsls	r3, r3, #13
 8002088:	430b      	orrs	r3, r1
 800208a:	431a      	orrs	r2, r3
 800208c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800208e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d108      	bne.n	80020b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80020ac:	2301      	movs	r3, #1
 80020ae:	e000      	b.n	80020b2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80020b0:	2300      	movs	r3, #0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d15c      	bne.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d107      	bne.n	80020d2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80020d2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d14b      	bne.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80020d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80020e0:	f023 030f 	bic.w	r3, r3, #15
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	6811      	ldr	r1, [r2, #0]
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	6892      	ldr	r2, [r2, #8]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	431a      	orrs	r2, r3
 80020f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020f2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80020f4:	e03c      	b.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80020f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002100:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b01      	cmp	r3, #1
 800210e:	d108      	bne.n	8002122 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002122:	2300      	movs	r3, #0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d123      	bne.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b01      	cmp	r3, #1
 8002132:	d107      	bne.n	8002144 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002140:	2301      	movs	r3, #1
 8002142:	e000      	b.n	8002146 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002144:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002146:	2b00      	cmp	r3, #0
 8002148:	d112      	bne.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800214a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002152:	f023 030f 	bic.w	r3, r3, #15
 8002156:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002158:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800215a:	e009      	b.n	8002170 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002160:	f043 0220 	orr.w	r2, r3, #32
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800216e:	e000      	b.n	8002172 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002170:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800217a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800217e:	4618      	mov	r0, r3
 8002180:	3764      	adds	r7, #100	; 0x64
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	50000100 	.word	0x50000100
 8002190:	50000300 	.word	0x50000300

08002194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d108      	bne.n	80021c0 <ADC_Enable+0x2c>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d101      	bne.n	80021c0 <ADC_Enable+0x2c>
 80021bc:	2301      	movs	r3, #1
 80021be:	e000      	b.n	80021c2 <ADC_Enable+0x2e>
 80021c0:	2300      	movs	r3, #0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d143      	bne.n	800224e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	4b22      	ldr	r3, [pc, #136]	; (8002258 <ADC_Enable+0xc4>)
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d00d      	beq.n	80021f0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f043 0210 	orr.w	r2, r3, #16
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e02f      	b.n	8002250 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002200:	f7ff f912 	bl	8001428 <HAL_GetTick>
 8002204:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002206:	e01b      	b.n	8002240 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002208:	f7ff f90e 	bl	8001428 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d914      	bls.n	8002240 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b01      	cmp	r3, #1
 8002222:	d00d      	beq.n	8002240 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	f043 0210 	orr.w	r2, r3, #16
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e007      	b.n	8002250 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b01      	cmp	r3, #1
 800224c:	d1dc      	bne.n	8002208 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	8000003f 	.word	0x8000003f

0800225c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	2b01      	cmp	r3, #1
 8002274:	d108      	bne.n	8002288 <ADC_Disable+0x2c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b01      	cmp	r3, #1
 8002282:	d101      	bne.n	8002288 <ADC_Disable+0x2c>
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <ADC_Disable+0x2e>
 8002288:	2300      	movs	r3, #0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d047      	beq.n	800231e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 030d 	and.w	r3, r3, #13
 8002298:	2b01      	cmp	r3, #1
 800229a:	d10f      	bne.n	80022bc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0202 	orr.w	r2, r2, #2
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2203      	movs	r2, #3
 80022b2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80022b4:	f7ff f8b8 	bl	8001428 <HAL_GetTick>
 80022b8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022ba:	e029      	b.n	8002310 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f043 0210 	orr.w	r2, r3, #16
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f043 0201 	orr.w	r2, r3, #1
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e023      	b.n	8002320 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022d8:	f7ff f8a6 	bl	8001428 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d914      	bls.n	8002310 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d10d      	bne.n	8002310 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f043 0210 	orr.w	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e007      	b.n	8002320 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b01      	cmp	r3, #1
 800231c:	d0dc      	beq.n	80022d8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	; (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	; (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
         );
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	; 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3b01      	subs	r3, #1
 8002454:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002458:	d301      	bcc.n	800245e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245a:	2301      	movs	r3, #1
 800245c:	e00f      	b.n	800247e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800245e:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <SysTick_Config+0x40>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3b01      	subs	r3, #1
 8002464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002466:	210f      	movs	r1, #15
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f7ff ff8e 	bl	800238c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <SysTick_Config+0x40>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002476:	4b04      	ldr	r3, [pc, #16]	; (8002488 <SysTick_Config+0x40>)
 8002478:	2207      	movs	r2, #7
 800247a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	e000e010 	.word	0xe000e010

0800248c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff ff47 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b086      	sub	sp, #24
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
 80024ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024b4:	f7ff ff5c 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff8e 	bl	80023e0 <NVIC_EncodePriority>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff5d 	bl	800238c <__NVIC_SetPriority>
}
 80024d2:	bf00      	nop
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffb0 	bl	8002448 <SysTick_Config>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b087      	sub	sp, #28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002502:	e14e      	b.n	80027a2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	2101      	movs	r1, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	4013      	ands	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 8140 	beq.w	800279c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	2b01      	cmp	r3, #1
 8002526:	d005      	beq.n	8002534 <HAL_GPIO_Init+0x40>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d130      	bne.n	8002596 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	2203      	movs	r2, #3
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	68da      	ldr	r2, [r3, #12]
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800256a:	2201      	movs	r2, #1
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	091b      	lsrs	r3, r3, #4
 8002580:	f003 0201 	and.w	r2, r3, #1
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d017      	beq.n	80025d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d123      	bne.n	8002626 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	08da      	lsrs	r2, r3, #3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	3208      	adds	r2, #8
 80025e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	220f      	movs	r2, #15
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43db      	mvns	r3, r3
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	691a      	ldr	r2, [r3, #16]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	08da      	lsrs	r2, r3, #3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3208      	adds	r2, #8
 8002620:	6939      	ldr	r1, [r7, #16]
 8002622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	2203      	movs	r2, #3
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	43db      	mvns	r3, r3
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	4013      	ands	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f003 0203 	and.w	r2, r3, #3
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 809a 	beq.w	800279c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002668:	4b55      	ldr	r3, [pc, #340]	; (80027c0 <HAL_GPIO_Init+0x2cc>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	4a54      	ldr	r2, [pc, #336]	; (80027c0 <HAL_GPIO_Init+0x2cc>)
 800266e:	f043 0301 	orr.w	r3, r3, #1
 8002672:	6193      	str	r3, [r2, #24]
 8002674:	4b52      	ldr	r3, [pc, #328]	; (80027c0 <HAL_GPIO_Init+0x2cc>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002680:	4a50      	ldr	r2, [pc, #320]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	089b      	lsrs	r3, r3, #2
 8002686:	3302      	adds	r3, #2
 8002688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f003 0303 	and.w	r3, r3, #3
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	220f      	movs	r2, #15
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	4013      	ands	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026aa:	d013      	beq.n	80026d4 <HAL_GPIO_Init+0x1e0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a46      	ldr	r2, [pc, #280]	; (80027c8 <HAL_GPIO_Init+0x2d4>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d00d      	beq.n	80026d0 <HAL_GPIO_Init+0x1dc>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a45      	ldr	r2, [pc, #276]	; (80027cc <HAL_GPIO_Init+0x2d8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d007      	beq.n	80026cc <HAL_GPIO_Init+0x1d8>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a44      	ldr	r2, [pc, #272]	; (80027d0 <HAL_GPIO_Init+0x2dc>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d101      	bne.n	80026c8 <HAL_GPIO_Init+0x1d4>
 80026c4:	2303      	movs	r3, #3
 80026c6:	e006      	b.n	80026d6 <HAL_GPIO_Init+0x1e2>
 80026c8:	2305      	movs	r3, #5
 80026ca:	e004      	b.n	80026d6 <HAL_GPIO_Init+0x1e2>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e002      	b.n	80026d6 <HAL_GPIO_Init+0x1e2>
 80026d0:	2301      	movs	r3, #1
 80026d2:	e000      	b.n	80026d6 <HAL_GPIO_Init+0x1e2>
 80026d4:	2300      	movs	r3, #0
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	f002 0203 	and.w	r2, r2, #3
 80026dc:	0092      	lsls	r2, r2, #2
 80026de:	4093      	lsls	r3, r2
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026e6:	4937      	ldr	r1, [pc, #220]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	089b      	lsrs	r3, r3, #2
 80026ec:	3302      	adds	r3, #2
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026f4:	4b37      	ldr	r3, [pc, #220]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	43db      	mvns	r3, r3
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002718:	4a2e      	ldr	r2, [pc, #184]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800271e:	4b2d      	ldr	r3, [pc, #180]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	43db      	mvns	r3, r3
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4013      	ands	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4313      	orrs	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002742:	4a24      	ldr	r2, [pc, #144]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002748:	4b22      	ldr	r3, [pc, #136]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	43db      	mvns	r3, r3
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4013      	ands	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800276c:	4a19      	ldr	r2, [pc, #100]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002772:	4b18      	ldr	r3, [pc, #96]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	43db      	mvns	r3, r3
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	4013      	ands	r3, r2
 8002780:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002796:	4a0f      	ldr	r2, [pc, #60]	; (80027d4 <HAL_GPIO_Init+0x2e0>)
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	3301      	adds	r3, #1
 80027a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	fa22 f303 	lsr.w	r3, r2, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f47f aea9 	bne.w	8002504 <HAL_GPIO_Init+0x10>
  }
}
 80027b2:	bf00      	nop
 80027b4:	bf00      	nop
 80027b6:	371c      	adds	r7, #28
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010000 	.word	0x40010000
 80027c8:	48000400 	.word	0x48000400
 80027cc:	48000800 	.word	0x48000800
 80027d0:	48000c00 	.word	0x48000c00
 80027d4:	40010400 	.word	0x40010400

080027d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	460b      	mov	r3, r1
 80027e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	887b      	ldrh	r3, [r7, #2]
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d002      	beq.n	80027f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027f0:	2301      	movs	r3, #1
 80027f2:	73fb      	strb	r3, [r7, #15]
 80027f4:	e001      	b.n	80027fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027f6:	2300      	movs	r3, #0
 80027f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	460b      	mov	r3, r1
 8002812:	807b      	strh	r3, [r7, #2]
 8002814:	4613      	mov	r3, r2
 8002816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002818:	787b      	ldrb	r3, [r7, #1]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800281e:	887a      	ldrh	r2, [r7, #2]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002824:	e002      	b.n	800282c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002826:	887a      	ldrh	r2, [r7, #2]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800283e:	af00      	add	r7, sp, #0
 8002840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002844:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002848:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800284a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800284e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d102      	bne.n	800285e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	f001 b823 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800285e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002862:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 817d 	beq.w	8002b6e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002874:	4bbc      	ldr	r3, [pc, #752]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 030c 	and.w	r3, r3, #12
 800287c:	2b04      	cmp	r3, #4
 800287e:	d00c      	beq.n	800289a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002880:	4bb9      	ldr	r3, [pc, #740]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 030c 	and.w	r3, r3, #12
 8002888:	2b08      	cmp	r3, #8
 800288a:	d15c      	bne.n	8002946 <HAL_RCC_OscConfig+0x10e>
 800288c:	4bb6      	ldr	r3, [pc, #728]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002898:	d155      	bne.n	8002946 <HAL_RCC_OscConfig+0x10e>
 800289a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800289e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80028a6:	fa93 f3a3 	rbit	r3, r3
 80028aa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b2:	fab3 f383 	clz	r3, r3
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	095b      	lsrs	r3, r3, #5
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d102      	bne.n	80028cc <HAL_RCC_OscConfig+0x94>
 80028c6:	4ba8      	ldr	r3, [pc, #672]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	e015      	b.n	80028f8 <HAL_RCC_OscConfig+0xc0>
 80028cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028d0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80028e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028e4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80028e8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80028ec:	fa93 f3a3 	rbit	r3, r3
 80028f0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80028f4:	4b9c      	ldr	r3, [pc, #624]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028fc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002900:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002904:	fa92 f2a2 	rbit	r2, r2
 8002908:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800290c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002910:	fab2 f282 	clz	r2, r2
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	f042 0220 	orr.w	r2, r2, #32
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	f002 021f 	and.w	r2, r2, #31
 8002920:	2101      	movs	r1, #1
 8002922:	fa01 f202 	lsl.w	r2, r1, r2
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 811f 	beq.w	8002b6c <HAL_RCC_OscConfig+0x334>
 800292e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002932:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	f040 8116 	bne.w	8002b6c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	f000 bfaf 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800294a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002956:	d106      	bne.n	8002966 <HAL_RCC_OscConfig+0x12e>
 8002958:	4b83      	ldr	r3, [pc, #524]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a82      	ldr	r2, [pc, #520]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 800295e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002962:	6013      	str	r3, [r2, #0]
 8002964:	e036      	b.n	80029d4 <HAL_RCC_OscConfig+0x19c>
 8002966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800296a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10c      	bne.n	8002990 <HAL_RCC_OscConfig+0x158>
 8002976:	4b7c      	ldr	r3, [pc, #496]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a7b      	ldr	r2, [pc, #492]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 800297c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	4b79      	ldr	r3, [pc, #484]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a78      	ldr	r2, [pc, #480]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e021      	b.n	80029d4 <HAL_RCC_OscConfig+0x19c>
 8002990:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002994:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a0:	d10c      	bne.n	80029bc <HAL_RCC_OscConfig+0x184>
 80029a2:	4b71      	ldr	r3, [pc, #452]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a70      	ldr	r2, [pc, #448]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ac:	6013      	str	r3, [r2, #0]
 80029ae:	4b6e      	ldr	r3, [pc, #440]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a6d      	ldr	r2, [pc, #436]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	e00b      	b.n	80029d4 <HAL_RCC_OscConfig+0x19c>
 80029bc:	4b6a      	ldr	r3, [pc, #424]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a69      	ldr	r2, [pc, #420]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	4b67      	ldr	r3, [pc, #412]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a66      	ldr	r2, [pc, #408]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029d4:	4b64      	ldr	r3, [pc, #400]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	f023 020f 	bic.w	r2, r3, #15
 80029dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	495f      	ldr	r1, [pc, #380]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d059      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fe:	f7fe fd13 	bl	8001428 <HAL_GetTick>
 8002a02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a06:	e00a      	b.n	8002a1e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a08:	f7fe fd0e 	bl	8001428 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b64      	cmp	r3, #100	; 0x64
 8002a16:	d902      	bls.n	8002a1e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	f000 bf43 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002a1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a22:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a26:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002a2a:	fa93 f3a3 	rbit	r3, r3
 8002a2e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002a32:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	095b      	lsrs	r3, r3, #5
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d102      	bne.n	8002a50 <HAL_RCC_OscConfig+0x218>
 8002a4a:	4b47      	ldr	r3, [pc, #284]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	e015      	b.n	8002a7c <HAL_RCC_OscConfig+0x244>
 8002a50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a54:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002a5c:	fa93 f3a3 	rbit	r3, r3
 8002a60:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002a64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a68:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002a6c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002a70:	fa93 f3a3 	rbit	r3, r3
 8002a74:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002a78:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a80:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002a84:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a88:	fa92 f2a2 	rbit	r2, r2
 8002a8c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002a90:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002a94:	fab2 f282 	clz	r2, r2
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	f042 0220 	orr.w	r2, r2, #32
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	f002 021f 	and.w	r2, r2, #31
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d0ab      	beq.n	8002a08 <HAL_RCC_OscConfig+0x1d0>
 8002ab0:	e05d      	b.n	8002b6e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab2:	f7fe fcb9 	bl	8001428 <HAL_GetTick>
 8002ab6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002abc:	f7fe fcb4 	bl	8001428 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b64      	cmp	r3, #100	; 0x64
 8002aca:	d902      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	f000 bee9 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002ad2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ad6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ada:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002ade:	fa93 f3a3 	rbit	r3, r3
 8002ae2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002ae6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aea:	fab3 f383 	clz	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	095b      	lsrs	r3, r3, #5
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d102      	bne.n	8002b04 <HAL_RCC_OscConfig+0x2cc>
 8002afe:	4b1a      	ldr	r3, [pc, #104]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	e015      	b.n	8002b30 <HAL_RCC_OscConfig+0x2f8>
 8002b04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b08:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002b10:	fa93 f3a3 	rbit	r3, r3
 8002b14:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002b18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b1c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002b20:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	; (8002b68 <HAL_RCC_OscConfig+0x330>)
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b34:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002b38:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002b3c:	fa92 f2a2 	rbit	r2, r2
 8002b40:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002b44:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002b48:	fab2 f282 	clz	r2, r2
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	f042 0220 	orr.w	r2, r2, #32
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	f002 021f 	and.w	r2, r2, #31
 8002b58:	2101      	movs	r1, #1
 8002b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b5e:	4013      	ands	r3, r2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1ab      	bne.n	8002abc <HAL_RCC_OscConfig+0x284>
 8002b64:	e003      	b.n	8002b6e <HAL_RCC_OscConfig+0x336>
 8002b66:	bf00      	nop
 8002b68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 817d 	beq.w	8002e7e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b84:	4ba6      	ldr	r3, [pc, #664]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 030c 	and.w	r3, r3, #12
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00b      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b90:	4ba3      	ldr	r3, [pc, #652]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 030c 	and.w	r3, r3, #12
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d172      	bne.n	8002c82 <HAL_RCC_OscConfig+0x44a>
 8002b9c:	4ba0      	ldr	r3, [pc, #640]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d16c      	bne.n	8002c82 <HAL_RCC_OscConfig+0x44a>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bae:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002bb2:	fa93 f3a3 	rbit	r3, r3
 8002bb6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002bba:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	095b      	lsrs	r3, r3, #5
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d102      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x3a0>
 8002bd2:	4b93      	ldr	r3, [pc, #588]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	e013      	b.n	8002c00 <HAL_RCC_OscConfig+0x3c8>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bde:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002be2:	fa93 f3a3 	rbit	r3, r3
 8002be6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002bea:	2302      	movs	r3, #2
 8002bec:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002bf0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002bfc:	4b88      	ldr	r3, [pc, #544]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2202      	movs	r2, #2
 8002c02:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002c06:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002c0a:	fa92 f2a2 	rbit	r2, r2
 8002c0e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002c12:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002c16:	fab2 f282 	clz	r2, r2
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	f042 0220 	orr.w	r2, r2, #32
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	f002 021f 	and.w	r2, r2, #31
 8002c26:	2101      	movs	r1, #1
 8002c28:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <HAL_RCC_OscConfig+0x410>
 8002c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d002      	beq.n	8002c48 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	f000 be2e 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c48:	4b75      	ldr	r3, [pc, #468]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	21f8      	movs	r1, #248	; 0xf8
 8002c5e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c62:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002c66:	fa91 f1a1 	rbit	r1, r1
 8002c6a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002c6e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002c72:	fab1 f181 	clz	r1, r1
 8002c76:	b2c9      	uxtb	r1, r1
 8002c78:	408b      	lsls	r3, r1
 8002c7a:	4969      	ldr	r1, [pc, #420]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c80:	e0fd      	b.n	8002e7e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 8088 	beq.w	8002da4 <HAL_RCC_OscConfig+0x56c>
 8002c94:	2301      	movs	r3, #1
 8002c96:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002c9e:	fa93 f3a3 	rbit	r3, r3
 8002ca2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002ca6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cb4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fbb2 	bl	8001428 <HAL_GetTick>
 8002cc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc8:	e00a      	b.n	8002ce0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cca:	f7fe fbad 	bl	8001428 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d902      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	f000 bde2 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002cf2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	095b      	lsrs	r3, r3, #5
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d102      	bne.n	8002d10 <HAL_RCC_OscConfig+0x4d8>
 8002d0a:	4b45      	ldr	r3, [pc, #276]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	e013      	b.n	8002d38 <HAL_RCC_OscConfig+0x500>
 8002d10:	2302      	movs	r3, #2
 8002d12:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002d1a:	fa93 f3a3 	rbit	r3, r3
 8002d1e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002d22:	2302      	movs	r3, #2
 8002d24:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002d28:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002d2c:	fa93 f3a3 	rbit	r3, r3
 8002d30:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002d34:	4b3a      	ldr	r3, [pc, #232]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002d3e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002d42:	fa92 f2a2 	rbit	r2, r2
 8002d46:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002d4a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002d4e:	fab2 f282 	clz	r2, r2
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	f042 0220 	orr.w	r2, r2, #32
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	f002 021f 	and.w	r2, r2, #31
 8002d5e:	2101      	movs	r1, #1
 8002d60:	fa01 f202 	lsl.w	r2, r1, r2
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0af      	beq.n	8002cca <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6a:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	21f8      	movs	r1, #248	; 0xf8
 8002d80:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d84:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002d88:	fa91 f1a1 	rbit	r1, r1
 8002d8c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002d90:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002d94:	fab1 f181 	clz	r1, r1
 8002d98:	b2c9      	uxtb	r1, r1
 8002d9a:	408b      	lsls	r3, r1
 8002d9c:	4920      	ldr	r1, [pc, #128]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	600b      	str	r3, [r1, #0]
 8002da2:	e06c      	b.n	8002e7e <HAL_RCC_OscConfig+0x646>
 8002da4:	2301      	movs	r3, #1
 8002da6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002dae:	fa93 f3a3 	rbit	r3, r3
 8002db2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002db6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	461a      	mov	r2, r3
 8002dcc:	2300      	movs	r3, #0
 8002dce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fb2a 	bl	8001428 <HAL_GetTick>
 8002dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dd8:	e00a      	b.n	8002df0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dda:	f7fe fb25 	bl	8001428 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d902      	bls.n	8002df0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	f000 bd5a 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002df0:	2302      	movs	r3, #2
 8002df2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002dfa:	fa93 f3a3 	rbit	r3, r3
 8002dfe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002e02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	095b      	lsrs	r3, r3, #5
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d104      	bne.n	8002e24 <HAL_RCC_OscConfig+0x5ec>
 8002e1a:	4b01      	ldr	r3, [pc, #4]	; (8002e20 <HAL_RCC_OscConfig+0x5e8>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	e015      	b.n	8002e4c <HAL_RCC_OscConfig+0x614>
 8002e20:	40021000 	.word	0x40021000
 8002e24:	2302      	movs	r3, #2
 8002e26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002e36:	2302      	movs	r3, #2
 8002e38:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002e3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002e40:	fa93 f3a3 	rbit	r3, r3
 8002e44:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002e48:	4bc8      	ldr	r3, [pc, #800]	; (800316c <HAL_RCC_OscConfig+0x934>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	2202      	movs	r2, #2
 8002e4e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002e52:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002e56:	fa92 f2a2 	rbit	r2, r2
 8002e5a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002e5e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e62:	fab2 f282 	clz	r2, r2
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	f042 0220 	orr.w	r2, r2, #32
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f002 021f 	and.w	r2, r2, #31
 8002e72:	2101      	movs	r1, #1
 8002e74:	fa01 f202 	lsl.w	r2, r1, r2
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1ad      	bne.n	8002dda <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 8110 	beq.w	80030b4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d079      	beq.n	8002f98 <HAL_RCC_OscConfig+0x760>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002eb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eba:	fab3 f383 	clz	r3, r3
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	4bab      	ldr	r3, [pc, #684]	; (8003170 <HAL_RCC_OscConfig+0x938>)
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	461a      	mov	r2, r3
 8002eca:	2301      	movs	r3, #1
 8002ecc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ece:	f7fe faab 	bl	8001428 <HAL_GetTick>
 8002ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ed8:	f7fe faa6 	bl	8001428 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d902      	bls.n	8002eee <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	f000 bcdb 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002f00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f04:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002f08:	2202      	movs	r2, #2
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f10:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	fa93 f2a3 	rbit	r2, r3
 8002f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	fa93 f2a3 	rbit	r2, r3
 8002f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f42:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002f46:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f48:	4b88      	ldr	r3, [pc, #544]	; (800316c <HAL_RCC_OscConfig+0x934>)
 8002f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002f54:	2102      	movs	r1, #2
 8002f56:	6019      	str	r1, [r3, #0]
 8002f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	fa93 f1a3 	rbit	r1, r3
 8002f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f6e:	6019      	str	r1, [r3, #0]
  return result;
 8002f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f74:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	fab3 f383 	clz	r3, r3
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	f003 031f 	and.w	r3, r3, #31
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0a0      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x6a0>
 8002f96:	e08d      	b.n	80030b4 <HAL_RCC_OscConfig+0x87c>
 8002f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f9c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	fa93 f2a3 	rbit	r2, r3
 8002fb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002fba:	601a      	str	r2, [r3, #0]
  return result;
 8002fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002fc4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc6:	fab3 f383 	clz	r3, r3
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	4b68      	ldr	r3, [pc, #416]	; (8003170 <HAL_RCC_OscConfig+0x938>)
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fda:	f7fe fa25 	bl	8001428 <HAL_GetTick>
 8002fde:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe2:	e00a      	b.n	8002ffa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe4:	f7fe fa20 	bl	8001428 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d902      	bls.n	8002ffa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	f000 bc55 	b.w	80038a4 <HAL_RCC_OscConfig+0x106c>
 8002ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003002:	2202      	movs	r2, #2
 8003004:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800300a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	fa93 f2a3 	rbit	r2, r3
 8003014:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003018:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003022:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003026:	2202      	movs	r2, #2
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	fa93 f2a3 	rbit	r2, r3
 8003038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003046:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800304a:	2202      	movs	r2, #2
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003052:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	fa93 f2a3 	rbit	r2, r3
 800305c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003060:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003064:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003066:	4b41      	ldr	r3, [pc, #260]	; (800316c <HAL_RCC_OscConfig+0x934>)
 8003068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800306a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003072:	2102      	movs	r1, #2
 8003074:	6019      	str	r1, [r3, #0]
 8003076:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	fa93 f1a3 	rbit	r1, r3
 8003084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003088:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800308c:	6019      	str	r1, [r3, #0]
  return result;
 800308e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003092:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	2101      	movs	r1, #1
 80030aa:	fa01 f303 	lsl.w	r3, r1, r3
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d197      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 81a1 	beq.w	800340c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ca:	2300      	movs	r3, #0
 80030cc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d0:	4b26      	ldr	r3, [pc, #152]	; (800316c <HAL_RCC_OscConfig+0x934>)
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d116      	bne.n	800310a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030dc:	4b23      	ldr	r3, [pc, #140]	; (800316c <HAL_RCC_OscConfig+0x934>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	4a22      	ldr	r2, [pc, #136]	; (800316c <HAL_RCC_OscConfig+0x934>)
 80030e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e6:	61d3      	str	r3, [r2, #28]
 80030e8:	4b20      	ldr	r3, [pc, #128]	; (800316c <HAL_RCC_OscConfig+0x934>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80030f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fe:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003102:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003104:	2301      	movs	r3, #1
 8003106:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310a:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_RCC_OscConfig+0x93c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11a      	bne.n	800314c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003116:	4b17      	ldr	r3, [pc, #92]	; (8003174 <HAL_RCC_OscConfig+0x93c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a16      	ldr	r2, [pc, #88]	; (8003174 <HAL_RCC_OscConfig+0x93c>)
 800311c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003120:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003122:	f7fe f981 	bl	8001428 <HAL_GetTick>
 8003126:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312a:	e009      	b.n	8003140 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312c:	f7fe f97c 	bl	8001428 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b64      	cmp	r3, #100	; 0x64
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e3b1      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <HAL_RCC_OscConfig+0x93c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0ef      	beq.n	800312c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003150:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d10d      	bne.n	8003178 <HAL_RCC_OscConfig+0x940>
 800315c:	4b03      	ldr	r3, [pc, #12]	; (800316c <HAL_RCC_OscConfig+0x934>)
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	4a02      	ldr	r2, [pc, #8]	; (800316c <HAL_RCC_OscConfig+0x934>)
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6213      	str	r3, [r2, #32]
 8003168:	e03c      	b.n	80031e4 <HAL_RCC_OscConfig+0x9ac>
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000
 8003170:	10908120 	.word	0x10908120
 8003174:	40007000 	.word	0x40007000
 8003178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10c      	bne.n	80031a2 <HAL_RCC_OscConfig+0x96a>
 8003188:	4bc1      	ldr	r3, [pc, #772]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	4ac0      	ldr	r2, [pc, #768]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 800318e:	f023 0301 	bic.w	r3, r3, #1
 8003192:	6213      	str	r3, [r2, #32]
 8003194:	4bbe      	ldr	r3, [pc, #760]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4abd      	ldr	r2, [pc, #756]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 800319a:	f023 0304 	bic.w	r3, r3, #4
 800319e:	6213      	str	r3, [r2, #32]
 80031a0:	e020      	b.n	80031e4 <HAL_RCC_OscConfig+0x9ac>
 80031a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d10c      	bne.n	80031cc <HAL_RCC_OscConfig+0x994>
 80031b2:	4bb7      	ldr	r3, [pc, #732]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4ab6      	ldr	r2, [pc, #728]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031b8:	f043 0304 	orr.w	r3, r3, #4
 80031bc:	6213      	str	r3, [r2, #32]
 80031be:	4bb4      	ldr	r3, [pc, #720]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4ab3      	ldr	r2, [pc, #716]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	6213      	str	r3, [r2, #32]
 80031ca:	e00b      	b.n	80031e4 <HAL_RCC_OscConfig+0x9ac>
 80031cc:	4bb0      	ldr	r3, [pc, #704]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4aaf      	ldr	r2, [pc, #700]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6213      	str	r3, [r2, #32]
 80031d8:	4bad      	ldr	r3, [pc, #692]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	4aac      	ldr	r2, [pc, #688]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80031de:	f023 0304 	bic.w	r3, r3, #4
 80031e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 8081 	beq.w	80032f8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f6:	f7fe f917 	bl	8001428 <HAL_GetTick>
 80031fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fe:	e00b      	b.n	8003218 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003200:	f7fe f912 	bl	8001428 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003210:	4293      	cmp	r3, r2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e345      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
 8003218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003220:	2202      	movs	r2, #2
 8003222:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003228:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	fa93 f2a3 	rbit	r2, r3
 8003232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003236:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003240:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003244:	2202      	movs	r2, #2
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	fa93 f2a3 	rbit	r2, r3
 8003256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800325e:	601a      	str	r2, [r3, #0]
  return result;
 8003260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003264:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003268:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800326a:	fab3 f383 	clz	r3, r3
 800326e:	b2db      	uxtb	r3, r3
 8003270:	095b      	lsrs	r3, r3, #5
 8003272:	b2db      	uxtb	r3, r3
 8003274:	f043 0302 	orr.w	r3, r3, #2
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d102      	bne.n	8003284 <HAL_RCC_OscConfig+0xa4c>
 800327e:	4b84      	ldr	r3, [pc, #528]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	e013      	b.n	80032ac <HAL_RCC_OscConfig+0xa74>
 8003284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003288:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800328c:	2202      	movs	r2, #2
 800328e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003294:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	fa93 f2a3 	rbit	r2, r3
 800329e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	4b79      	ldr	r3, [pc, #484]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80032b4:	2102      	movs	r1, #2
 80032b6:	6011      	str	r1, [r2, #0]
 80032b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	fa92 f1a2 	rbit	r1, r2
 80032c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032ca:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032ce:	6011      	str	r1, [r2, #0]
  return result;
 80032d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032d4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	fab2 f282 	clz	r2, r2
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	f002 021f 	and.w	r2, r2, #31
 80032ea:	2101      	movs	r1, #1
 80032ec:	fa01 f202 	lsl.w	r2, r1, r2
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d084      	beq.n	8003200 <HAL_RCC_OscConfig+0x9c8>
 80032f6:	e07f      	b.n	80033f8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f8:	f7fe f896 	bl	8001428 <HAL_GetTick>
 80032fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003300:	e00b      	b.n	800331a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003302:	f7fe f891 	bl	8001428 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003312:	4293      	cmp	r3, r2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e2c4      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
 800331a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800331e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003322:	2202      	movs	r2, #2
 8003324:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	fa93 f2a3 	rbit	r2, r3
 8003334:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003338:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003342:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003346:	2202      	movs	r2, #2
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	fa93 f2a3 	rbit	r2, r3
 8003358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003360:	601a      	str	r2, [r3, #0]
  return result;
 8003362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003366:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800336a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	b2db      	uxtb	r3, r3
 8003376:	f043 0302 	orr.w	r3, r3, #2
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d102      	bne.n	8003386 <HAL_RCC_OscConfig+0xb4e>
 8003380:	4b43      	ldr	r3, [pc, #268]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	e013      	b.n	80033ae <HAL_RCC_OscConfig+0xb76>
 8003386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800338a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800338e:	2202      	movs	r2, #2
 8003390:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003396:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	fa93 f2a3 	rbit	r2, r3
 80033a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	4b39      	ldr	r3, [pc, #228]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033b2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80033b6:	2102      	movs	r1, #2
 80033b8:	6011      	str	r1, [r2, #0]
 80033ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80033c2:	6812      	ldr	r2, [r2, #0]
 80033c4:	fa92 f1a2 	rbit	r1, r2
 80033c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033cc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033d0:	6011      	str	r1, [r2, #0]
  return result;
 80033d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033d6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	fab2 f282 	clz	r2, r2
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033e6:	b2d2      	uxtb	r2, r2
 80033e8:	f002 021f 	and.w	r2, r2, #31
 80033ec:	2101      	movs	r1, #1
 80033ee:	fa01 f202 	lsl.w	r2, r1, r2
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d184      	bne.n	8003302 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003400:	4b23      	ldr	r3, [pc, #140]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	4a22      	ldr	r2, [pc, #136]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003406:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800340a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800340c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003410:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 8242 	beq.w	80038a2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800341e:	4b1c      	ldr	r3, [pc, #112]	; (8003490 <HAL_RCC_OscConfig+0xc58>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 030c 	and.w	r3, r3, #12
 8003426:	2b08      	cmp	r3, #8
 8003428:	f000 8213 	beq.w	8003852 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800342c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003430:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	2b02      	cmp	r3, #2
 800343a:	f040 8162 	bne.w	8003702 <HAL_RCC_OscConfig+0xeca>
 800343e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003442:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003446:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800344a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003450:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	fa93 f2a3 	rbit	r2, r3
 800345a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003462:	601a      	str	r2, [r3, #0]
  return result;
 8003464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003468:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800346c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346e:	fab3 f383 	clz	r3, r3
 8003472:	b2db      	uxtb	r3, r3
 8003474:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003478:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	461a      	mov	r2, r3
 8003480:	2300      	movs	r3, #0
 8003482:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7fd ffd0 	bl	8001428 <HAL_GetTick>
 8003488:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800348c:	e00c      	b.n	80034a8 <HAL_RCC_OscConfig+0xc70>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003494:	f7fd ffc8 	bl	8001428 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e1fd      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
 80034a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ac:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80034b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ba:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	fa93 f2a3 	rbit	r2, r3
 80034c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034cc:	601a      	str	r2, [r3, #0]
  return result;
 80034ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d8:	fab3 f383 	clz	r3, r3
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	095b      	lsrs	r3, r3, #5
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d102      	bne.n	80034f2 <HAL_RCC_OscConfig+0xcba>
 80034ec:	4bb0      	ldr	r3, [pc, #704]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	e027      	b.n	8003542 <HAL_RCC_OscConfig+0xd0a>
 80034f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034f6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80034fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003504:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	fa93 f2a3 	rbit	r2, r3
 800350e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003512:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800351c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003520:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	fa93 f2a3 	rbit	r2, r3
 8003534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003538:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	4b9c      	ldr	r3, [pc, #624]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 8003540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003542:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003546:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800354a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800354e:	6011      	str	r1, [r2, #0]
 8003550:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003554:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	fa92 f1a2 	rbit	r1, r2
 800355e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003562:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003566:	6011      	str	r1, [r2, #0]
  return result;
 8003568:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800356c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	fab2 f282 	clz	r2, r2
 8003576:	b2d2      	uxtb	r2, r2
 8003578:	f042 0220 	orr.w	r2, r2, #32
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	f002 021f 	and.w	r2, r2, #31
 8003582:	2101      	movs	r1, #1
 8003584:	fa01 f202 	lsl.w	r2, r1, r2
 8003588:	4013      	ands	r3, r2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d182      	bne.n	8003494 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800358e:	4b88      	ldr	r3, [pc, #544]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800359a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	430b      	orrs	r3, r1
 80035b0:	497f      	ldr	r1, [pc, #508]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	604b      	str	r3, [r1, #4]
 80035b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ba:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80035be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80035c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	fa93 f2a3 	rbit	r2, r3
 80035d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035da:	601a      	str	r2, [r3, #0]
  return result;
 80035dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035e4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035e6:	fab3 f383 	clz	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	461a      	mov	r2, r3
 80035f8:	2301      	movs	r3, #1
 80035fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fd ff14 	bl	8001428 <HAL_GetTick>
 8003600:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003604:	e009      	b.n	800361a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003606:	f7fd ff0f 	bl	8001428 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e144      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
 800361a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800361e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003622:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003626:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	fa93 f2a3 	rbit	r2, r3
 8003636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800363a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800363e:	601a      	str	r2, [r3, #0]
  return result;
 8003640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003644:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003648:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	b2db      	uxtb	r3, r3
 8003654:	f043 0301 	orr.w	r3, r3, #1
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b01      	cmp	r3, #1
 800365c:	d102      	bne.n	8003664 <HAL_RCC_OscConfig+0xe2c>
 800365e:	4b54      	ldr	r3, [pc, #336]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	e027      	b.n	80036b4 <HAL_RCC_OscConfig+0xe7c>
 8003664:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003668:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800366c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003670:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003676:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	fa93 f2a3 	rbit	r2, r3
 8003680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003684:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003688:	601a      	str	r2, [r3, #0]
 800368a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800368e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003692:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800369c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	fa93 f2a3 	rbit	r2, r3
 80036a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036aa:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	4b3f      	ldr	r3, [pc, #252]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036b8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80036bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80036c0:	6011      	str	r1, [r2, #0]
 80036c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036c6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	fa92 f1a2 	rbit	r1, r2
 80036d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036d4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036d8:	6011      	str	r1, [r2, #0]
  return result;
 80036da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036de:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	fab2 f282 	clz	r2, r2
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	f042 0220 	orr.w	r2, r2, #32
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	f002 021f 	and.w	r2, r2, #31
 80036f4:	2101      	movs	r1, #1
 80036f6:	fa01 f202 	lsl.w	r2, r1, r2
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d082      	beq.n	8003606 <HAL_RCC_OscConfig+0xdce>
 8003700:	e0cf      	b.n	80038a2 <HAL_RCC_OscConfig+0x106a>
 8003702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003706:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800370a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800370e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003714:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	fa93 f2a3 	rbit	r2, r3
 800371e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003722:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003726:	601a      	str	r2, [r3, #0]
  return result;
 8003728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800372c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003730:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003732:	fab3 f383 	clz	r3, r3
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800373c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	461a      	mov	r2, r3
 8003744:	2300      	movs	r3, #0
 8003746:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003748:	f7fd fe6e 	bl	8001428 <HAL_GetTick>
 800374c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003750:	e009      	b.n	8003766 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003752:	f7fd fe69 	bl	8001428 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e09e      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
 8003766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800376a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800376e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003772:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003778:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	fa93 f2a3 	rbit	r2, r3
 8003782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003786:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800378a:	601a      	str	r2, [r3, #0]
  return result;
 800378c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003790:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003794:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003796:	fab3 f383 	clz	r3, r3
 800379a:	b2db      	uxtb	r3, r3
 800379c:	095b      	lsrs	r3, r3, #5
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d104      	bne.n	80037b4 <HAL_RCC_OscConfig+0xf7c>
 80037aa:	4b01      	ldr	r3, [pc, #4]	; (80037b0 <HAL_RCC_OscConfig+0xf78>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	e029      	b.n	8003804 <HAL_RCC_OscConfig+0xfcc>
 80037b0:	40021000 	.word	0x40021000
 80037b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	fa93 f2a3 	rbit	r2, r3
 80037d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037d4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037de:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80037e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ec:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	fa93 f2a3 	rbit	r2, r3
 80037f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037fa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	4b2b      	ldr	r3, [pc, #172]	; (80038b0 <HAL_RCC_OscConfig+0x1078>)
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003808:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800380c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003810:	6011      	str	r1, [r2, #0]
 8003812:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003816:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	fa92 f1a2 	rbit	r1, r2
 8003820:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003824:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003828:	6011      	str	r1, [r2, #0]
  return result;
 800382a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800382e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003832:	6812      	ldr	r2, [r2, #0]
 8003834:	fab2 f282 	clz	r2, r2
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	f042 0220 	orr.w	r2, r2, #32
 800383e:	b2d2      	uxtb	r2, r2
 8003840:	f002 021f 	and.w	r2, r2, #31
 8003844:	2101      	movs	r1, #1
 8003846:	fa01 f202 	lsl.w	r2, r1, r2
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d180      	bne.n	8003752 <HAL_RCC_OscConfig+0xf1a>
 8003850:	e027      	b.n	80038a2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003856:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e01e      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003866:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <HAL_RCC_OscConfig+0x1078>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800386e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003872:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800387a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	429a      	cmp	r2, r3
 8003884:	d10b      	bne.n	800389e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003886:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800388a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800388e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003892:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800389a:	429a      	cmp	r2, r3
 800389c:	d001      	beq.n	80038a2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e000      	b.n	80038a4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40021000 	.word	0x40021000

080038b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b09e      	sub	sp, #120	; 0x78
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80038be:	2300      	movs	r3, #0
 80038c0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e162      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038cc:	4b90      	ldr	r3, [pc, #576]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d910      	bls.n	80038fc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038da:	4b8d      	ldr	r3, [pc, #564]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f023 0207 	bic.w	r2, r3, #7
 80038e2:	498b      	ldr	r1, [pc, #556]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ea:	4b89      	ldr	r3, [pc, #548]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d001      	beq.n	80038fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e14a      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003908:	4b82      	ldr	r3, [pc, #520]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	497f      	ldr	r1, [pc, #508]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003916:	4313      	orrs	r3, r2
 8003918:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80dc 	beq.w	8003ae0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d13c      	bne.n	80039aa <HAL_RCC_ClockConfig+0xf6>
 8003930:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003934:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003936:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003938:	fa93 f3a3 	rbit	r3, r3
 800393c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800393e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003940:	fab3 f383 	clz	r3, r3
 8003944:	b2db      	uxtb	r3, r3
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	b2db      	uxtb	r3, r3
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	d102      	bne.n	800395a <HAL_RCC_ClockConfig+0xa6>
 8003954:	4b6f      	ldr	r3, [pc, #444]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	e00f      	b.n	800397a <HAL_RCC_ClockConfig+0xc6>
 800395a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800395e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	667b      	str	r3, [r7, #100]	; 0x64
 8003968:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800396c:	663b      	str	r3, [r7, #96]	; 0x60
 800396e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003970:	fa93 f3a3 	rbit	r3, r3
 8003974:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003976:	4b67      	ldr	r3, [pc, #412]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800397e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003980:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003982:	fa92 f2a2 	rbit	r2, r2
 8003986:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003988:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800398a:	fab2 f282 	clz	r2, r2
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	f042 0220 	orr.w	r2, r2, #32
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	f002 021f 	and.w	r2, r2, #31
 800399a:	2101      	movs	r1, #1
 800399c:	fa01 f202 	lsl.w	r2, r1, r2
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d17b      	bne.n	8003a9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e0f3      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d13c      	bne.n	8003a2c <HAL_RCC_ClockConfig+0x178>
 80039b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039ba:	fa93 f3a3 	rbit	r3, r3
 80039be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80039c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c2:	fab3 f383 	clz	r3, r3
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	095b      	lsrs	r3, r3, #5
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d102      	bne.n	80039dc <HAL_RCC_ClockConfig+0x128>
 80039d6:	4b4f      	ldr	r3, [pc, #316]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	e00f      	b.n	80039fc <HAL_RCC_ClockConfig+0x148>
 80039dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039e4:	fa93 f3a3 	rbit	r3, r3
 80039e8:	647b      	str	r3, [r7, #68]	; 0x44
 80039ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039ee:	643b      	str	r3, [r7, #64]	; 0x40
 80039f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039f8:	4b46      	ldr	r3, [pc, #280]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a00:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a04:	fa92 f2a2 	rbit	r2, r2
 8003a08:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003a0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a0c:	fab2 f282 	clz	r2, r2
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	f042 0220 	orr.w	r2, r2, #32
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	f002 021f 	and.w	r2, r2, #31
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a22:	4013      	ands	r3, r2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d13a      	bne.n	8003a9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e0b2      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a32:	fa93 f3a3 	rbit	r3, r3
 8003a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3a:	fab3 f383 	clz	r3, r3
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d102      	bne.n	8003a54 <HAL_RCC_ClockConfig+0x1a0>
 8003a4e:	4b31      	ldr	r3, [pc, #196]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	e00d      	b.n	8003a70 <HAL_RCC_ClockConfig+0x1bc>
 8003a54:	2302      	movs	r3, #2
 8003a56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5a:	fa93 f3a3 	rbit	r3, r3
 8003a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a60:	2302      	movs	r3, #2
 8003a62:	623b      	str	r3, [r7, #32]
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	fa93 f3a3 	rbit	r3, r3
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	4b29      	ldr	r3, [pc, #164]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	2202      	movs	r2, #2
 8003a72:	61ba      	str	r2, [r7, #24]
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	fa92 f2a2 	rbit	r2, r2
 8003a7a:	617a      	str	r2, [r7, #20]
  return result;
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	fab2 f282 	clz	r2, r2
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	f042 0220 	orr.w	r2, r2, #32
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	f002 021f 	and.w	r2, r2, #31
 8003a8e:	2101      	movs	r1, #1
 8003a90:	fa01 f202 	lsl.w	r2, r1, r2
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e079      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a9e:	4b1d      	ldr	r3, [pc, #116]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f023 0203 	bic.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	491a      	ldr	r1, [pc, #104]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab0:	f7fd fcba 	bl	8001428 <HAL_GetTick>
 8003ab4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	e00a      	b.n	8003ace <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab8:	f7fd fcb6 	bl	8001428 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e061      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ace:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <HAL_RCC_ClockConfig+0x260>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 020c 	and.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d1eb      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d214      	bcs.n	8003b18 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aee:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f023 0207 	bic.w	r2, r3, #7
 8003af6:	4906      	ldr	r1, [pc, #24]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afe:	4b04      	ldr	r3, [pc, #16]	; (8003b10 <HAL_RCC_ClockConfig+0x25c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d005      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e040      	b.n	8003b92 <HAL_RCC_ClockConfig+0x2de>
 8003b10:	40022000 	.word	0x40022000
 8003b14:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b24:	4b1d      	ldr	r3, [pc, #116]	; (8003b9c <HAL_RCC_ClockConfig+0x2e8>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	491a      	ldr	r1, [pc, #104]	; (8003b9c <HAL_RCC_ClockConfig+0x2e8>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d009      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b42:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <HAL_RCC_ClockConfig+0x2e8>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	4912      	ldr	r1, [pc, #72]	; (8003b9c <HAL_RCC_ClockConfig+0x2e8>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b56:	f000 f829 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 8003b5a:	4601      	mov	r1, r0
 8003b5c:	4b0f      	ldr	r3, [pc, #60]	; (8003b9c <HAL_RCC_ClockConfig+0x2e8>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b64:	22f0      	movs	r2, #240	; 0xf0
 8003b66:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	fa92 f2a2 	rbit	r2, r2
 8003b6e:	60fa      	str	r2, [r7, #12]
  return result;
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	fab2 f282 	clz	r2, r2
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	40d3      	lsrs	r3, r2
 8003b7a:	4a09      	ldr	r2, [pc, #36]	; (8003ba0 <HAL_RCC_ClockConfig+0x2ec>)
 8003b7c:	5cd3      	ldrb	r3, [r2, r3]
 8003b7e:	fa21 f303 	lsr.w	r3, r1, r3
 8003b82:	4a08      	ldr	r2, [pc, #32]	; (8003ba4 <HAL_RCC_ClockConfig+0x2f0>)
 8003b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003b86:	4b08      	ldr	r3, [pc, #32]	; (8003ba8 <HAL_RCC_ClockConfig+0x2f4>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7fd fc08 	bl	80013a0 <HAL_InitTick>
  
  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3778      	adds	r7, #120	; 0x78
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	08006540 	.word	0x08006540
 8003ba4:	20000004 	.word	0x20000004
 8003ba8:	20000008 	.word	0x20000008

08003bac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b08b      	sub	sp, #44	; 0x2c
 8003bb0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61bb      	str	r3, [r7, #24]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003bc6:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d002      	beq.n	8003bdc <HAL_RCC_GetSysClockFreq+0x30>
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d003      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x36>
 8003bda:	e03c      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bdc:	4b24      	ldr	r3, [pc, #144]	; (8003c70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003bde:	623b      	str	r3, [r7, #32]
      break;
 8003be0:	e03c      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003be8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003bec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	fa92 f2a2 	rbit	r2, r2
 8003bf4:	607a      	str	r2, [r7, #4]
  return result;
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	fab2 f282 	clz	r2, r2
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	40d3      	lsrs	r3, r2
 8003c00:	4a1c      	ldr	r2, [pc, #112]	; (8003c74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c02:	5cd3      	ldrb	r3, [r2, r3]
 8003c04:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003c06:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	220f      	movs	r2, #15
 8003c10:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	fa92 f2a2 	rbit	r2, r2
 8003c18:	60fa      	str	r2, [r7, #12]
  return result;
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	fab2 f282 	clz	r2, r2
 8003c20:	b2d2      	uxtb	r2, r2
 8003c22:	40d3      	lsrs	r3, r2
 8003c24:	4a14      	ldr	r2, [pc, #80]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003c26:	5cd3      	ldrb	r3, [r2, r3]
 8003c28:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c34:	4a0e      	ldr	r2, [pc, #56]	; (8003c70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	fb02 f303 	mul.w	r3, r2, r3
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
 8003c44:	e004      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	4a0c      	ldr	r2, [pc, #48]	; (8003c7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003c4a:	fb02 f303 	mul.w	r3, r2, r3
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	623b      	str	r3, [r7, #32]
      break;
 8003c54:	e002      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c56:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c58:	623b      	str	r3, [r7, #32]
      break;
 8003c5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	372c      	adds	r7, #44	; 0x2c
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	007a1200 	.word	0x007a1200
 8003c74:	08006558 	.word	0x08006558
 8003c78:	08006568 	.word	0x08006568
 8003c7c:	003d0900 	.word	0x003d0900

08003c80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c84:	4b03      	ldr	r3, [pc, #12]	; (8003c94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c86:	681b      	ldr	r3, [r3, #0]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000004 	.word	0x20000004

08003c98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003c9e:	f7ff ffef 	bl	8003c80 <HAL_RCC_GetHCLKFreq>
 8003ca2:	4601      	mov	r1, r0
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003cac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003cb0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	fa92 f2a2 	rbit	r2, r2
 8003cb8:	603a      	str	r2, [r7, #0]
  return result;
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	fab2 f282 	clz	r2, r2
 8003cc0:	b2d2      	uxtb	r2, r2
 8003cc2:	40d3      	lsrs	r3, r2
 8003cc4:	4a04      	ldr	r2, [pc, #16]	; (8003cd8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003cc6:	5cd3      	ldrb	r3, [r2, r3]
 8003cc8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	08006550 	.word	0x08006550

08003cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ce2:	f7ff ffcd 	bl	8003c80 <HAL_RCC_GetHCLKFreq>
 8003ce6:	4601      	mov	r1, r0
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003cf0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003cf4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	fa92 f2a2 	rbit	r2, r2
 8003cfc:	603a      	str	r2, [r7, #0]
  return result;
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	fab2 f282 	clz	r2, r2
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	40d3      	lsrs	r3, r2
 8003d08:	4a04      	ldr	r2, [pc, #16]	; (8003d1c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003d0a:	5cd3      	ldrb	r3, [r2, r3]
 8003d0c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003d10:	4618      	mov	r0, r3
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	08006550 	.word	0x08006550

08003d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b092      	sub	sp, #72	; 0x48
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d30:	2300      	movs	r3, #0
 8003d32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 80cd 	beq.w	8003ede <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d44:	4b86      	ldr	r3, [pc, #536]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10e      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d50:	4b83      	ldr	r3, [pc, #524]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	4a82      	ldr	r2, [pc, #520]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d5a:	61d3      	str	r3, [r2, #28]
 8003d5c:	4b80      	ldr	r3, [pc, #512]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6e:	4b7d      	ldr	r3, [pc, #500]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d118      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d7a:	4b7a      	ldr	r3, [pc, #488]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a79      	ldr	r2, [pc, #484]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d84:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d86:	f7fd fb4f 	bl	8001428 <HAL_GetTick>
 8003d8a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d8c:	e008      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d8e:	f7fd fb4b 	bl	8001428 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b64      	cmp	r3, #100	; 0x64
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e0db      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da0:	4b70      	ldr	r3, [pc, #448]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0f0      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dac:	4b6c      	ldr	r3, [pc, #432]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003db4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d07d      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d076      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dca:	4b65      	ldr	r3, [pc, #404]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dd8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ddc:	fa93 f3a3 	rbit	r3, r3
 8003de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003de4:	fab3 f383 	clz	r3, r3
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b5e      	ldr	r3, [pc, #376]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003dee:	4413      	add	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	461a      	mov	r2, r3
 8003df4:	2301      	movs	r3, #1
 8003df6:	6013      	str	r3, [r2, #0]
 8003df8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dfc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e00:	fa93 f3a3 	rbit	r3, r3
 8003e04:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e08:	fab3 f383 	clz	r3, r3
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	4b55      	ldr	r3, [pc, #340]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003e12:	4413      	add	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	461a      	mov	r2, r3
 8003e18:	2300      	movs	r3, #0
 8003e1a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e1c:	4a50      	ldr	r2, [pc, #320]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e20:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d045      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2c:	f7fd fafc 	bl	8001428 <HAL_GetTick>
 8003e30:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e32:	e00a      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e34:	f7fd faf8 	bl	8001428 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e086      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e50:	fa93 f3a3 	rbit	r3, r3
 8003e54:	627b      	str	r3, [r7, #36]	; 0x24
 8003e56:	2302      	movs	r3, #2
 8003e58:	623b      	str	r3, [r7, #32]
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	fa93 f3a3 	rbit	r3, r3
 8003e60:	61fb      	str	r3, [r7, #28]
  return result;
 8003e62:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e64:	fab3 f383 	clz	r3, r3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	f043 0302 	orr.w	r3, r3, #2
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d102      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e78:	4b39      	ldr	r3, [pc, #228]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	e007      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	fa93 f3a3 	rbit	r3, r3
 8003e88:	617b      	str	r3, [r7, #20]
 8003e8a:	4b35      	ldr	r3, [pc, #212]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	2202      	movs	r2, #2
 8003e90:	613a      	str	r2, [r7, #16]
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	fa92 f2a2 	rbit	r2, r2
 8003e98:	60fa      	str	r2, [r7, #12]
  return result;
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	fab2 f282 	clz	r2, r2
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	f002 021f 	and.w	r2, r2, #31
 8003eac:	2101      	movs	r1, #1
 8003eae:	fa01 f202 	lsl.w	r2, r1, r2
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0bd      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003eb8:	4b29      	ldr	r3, [pc, #164]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	4926      	ldr	r1, [pc, #152]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003eca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d105      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed2:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	4a22      	ldr	r2, [pc, #136]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003edc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eea:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eee:	f023 0203 	bic.w	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	491a      	ldr	r1, [pc, #104]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0320 	and.w	r3, r3, #32
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f08:	4b15      	ldr	r3, [pc, #84]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0c:	f023 0210 	bic.w	r2, r3, #16
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4912      	ldr	r1, [pc, #72]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d008      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f26:	4b0e      	ldr	r3, [pc, #56]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	490b      	ldr	r1, [pc, #44]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003f44:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	4903      	ldr	r1, [pc, #12]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3748      	adds	r7, #72	; 0x48
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40021000 	.word	0x40021000
 8003f64:	40007000 	.word	0x40007000
 8003f68:	10908100 	.word	0x10908100

08003f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e049      	b.n	8004012 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fd f8b2 	bl	80010fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4610      	mov	r0, r2
 8003fac:	f000 fbb6 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d001      	beq.n	8004034 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e038      	b.n	80040a6 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a1c      	ldr	r2, [pc, #112]	; (80040b4 <HAL_TIM_Base_Start+0x98>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d00e      	beq.n	8004064 <HAL_TIM_Base_Start+0x48>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800404e:	d009      	beq.n	8004064 <HAL_TIM_Base_Start+0x48>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a18      	ldr	r2, [pc, #96]	; (80040b8 <HAL_TIM_Base_Start+0x9c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d004      	beq.n	8004064 <HAL_TIM_Base_Start+0x48>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a17      	ldr	r2, [pc, #92]	; (80040bc <HAL_TIM_Base_Start+0xa0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d115      	bne.n	8004090 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	4b15      	ldr	r3, [pc, #84]	; (80040c0 <HAL_TIM_Base_Start+0xa4>)
 800406c:	4013      	ands	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2b06      	cmp	r3, #6
 8004074:	d015      	beq.n	80040a2 <HAL_TIM_Base_Start+0x86>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800407c:	d011      	beq.n	80040a2 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 0201 	orr.w	r2, r2, #1
 800408c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408e:	e008      	b.n	80040a2 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0201 	orr.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	e000      	b.n	80040a4 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40012c00 	.word	0x40012c00
 80040b8:	40000400 	.word	0x40000400
 80040bc:	40014000 	.word	0x40014000
 80040c0:	00010007 	.word	0x00010007

080040c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e049      	b.n	800416a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d106      	bne.n	80040f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f841 	bl	8004172 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3304      	adds	r3, #4
 8004100:	4619      	mov	r1, r3
 8004102:	4610      	mov	r0, r2
 8004104:	f000 fb0a 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d109      	bne.n	80041ac <HAL_TIM_PWM_Start+0x24>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	bf14      	ite	ne
 80041a4:	2301      	movne	r3, #1
 80041a6:	2300      	moveq	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	e03c      	b.n	8004226 <HAL_TIM_PWM_Start+0x9e>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d109      	bne.n	80041c6 <HAL_TIM_PWM_Start+0x3e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	bf14      	ite	ne
 80041be:	2301      	movne	r3, #1
 80041c0:	2300      	moveq	r3, #0
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	e02f      	b.n	8004226 <HAL_TIM_PWM_Start+0x9e>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d109      	bne.n	80041e0 <HAL_TIM_PWM_Start+0x58>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	bf14      	ite	ne
 80041d8:	2301      	movne	r3, #1
 80041da:	2300      	moveq	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	e022      	b.n	8004226 <HAL_TIM_PWM_Start+0x9e>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	2b0c      	cmp	r3, #12
 80041e4:	d109      	bne.n	80041fa <HAL_TIM_PWM_Start+0x72>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	bf14      	ite	ne
 80041f2:	2301      	movne	r3, #1
 80041f4:	2300      	moveq	r3, #0
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	e015      	b.n	8004226 <HAL_TIM_PWM_Start+0x9e>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d109      	bne.n	8004214 <HAL_TIM_PWM_Start+0x8c>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	bf14      	ite	ne
 800420c:	2301      	movne	r3, #1
 800420e:	2300      	moveq	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	e008      	b.n	8004226 <HAL_TIM_PWM_Start+0x9e>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b01      	cmp	r3, #1
 800421e:	bf14      	ite	ne
 8004220:	2301      	movne	r3, #1
 8004222:	2300      	moveq	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e088      	b.n	8004340 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d104      	bne.n	800423e <HAL_TIM_PWM_Start+0xb6>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2202      	movs	r2, #2
 8004238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800423c:	e023      	b.n	8004286 <HAL_TIM_PWM_Start+0xfe>
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	2b04      	cmp	r3, #4
 8004242:	d104      	bne.n	800424e <HAL_TIM_PWM_Start+0xc6>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800424c:	e01b      	b.n	8004286 <HAL_TIM_PWM_Start+0xfe>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d104      	bne.n	800425e <HAL_TIM_PWM_Start+0xd6>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800425c:	e013      	b.n	8004286 <HAL_TIM_PWM_Start+0xfe>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b0c      	cmp	r3, #12
 8004262:	d104      	bne.n	800426e <HAL_TIM_PWM_Start+0xe6>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800426c:	e00b      	b.n	8004286 <HAL_TIM_PWM_Start+0xfe>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b10      	cmp	r3, #16
 8004272:	d104      	bne.n	800427e <HAL_TIM_PWM_Start+0xf6>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800427c:	e003      	b.n	8004286 <HAL_TIM_PWM_Start+0xfe>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2202      	movs	r2, #2
 8004282:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2201      	movs	r2, #1
 800428c:	6839      	ldr	r1, [r7, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f000 fdfc 	bl	8004e8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a2b      	ldr	r2, [pc, #172]	; (8004348 <HAL_TIM_PWM_Start+0x1c0>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d00e      	beq.n	80042bc <HAL_TIM_PWM_Start+0x134>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a2a      	ldr	r2, [pc, #168]	; (800434c <HAL_TIM_PWM_Start+0x1c4>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d009      	beq.n	80042bc <HAL_TIM_PWM_Start+0x134>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a28      	ldr	r2, [pc, #160]	; (8004350 <HAL_TIM_PWM_Start+0x1c8>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d004      	beq.n	80042bc <HAL_TIM_PWM_Start+0x134>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a27      	ldr	r2, [pc, #156]	; (8004354 <HAL_TIM_PWM_Start+0x1cc>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d101      	bne.n	80042c0 <HAL_TIM_PWM_Start+0x138>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <HAL_TIM_PWM_Start+0x13a>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d007      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a1b      	ldr	r2, [pc, #108]	; (8004348 <HAL_TIM_PWM_Start+0x1c0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00e      	beq.n	80042fe <HAL_TIM_PWM_Start+0x176>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e8:	d009      	beq.n	80042fe <HAL_TIM_PWM_Start+0x176>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1a      	ldr	r2, [pc, #104]	; (8004358 <HAL_TIM_PWM_Start+0x1d0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d004      	beq.n	80042fe <HAL_TIM_PWM_Start+0x176>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a14      	ldr	r2, [pc, #80]	; (800434c <HAL_TIM_PWM_Start+0x1c4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d115      	bne.n	800432a <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	4b15      	ldr	r3, [pc, #84]	; (800435c <HAL_TIM_PWM_Start+0x1d4>)
 8004306:	4013      	ands	r3, r2
 8004308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2b06      	cmp	r3, #6
 800430e:	d015      	beq.n	800433c <HAL_TIM_PWM_Start+0x1b4>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004316:	d011      	beq.n	800433c <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 0201 	orr.w	r2, r2, #1
 8004326:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004328:	e008      	b.n	800433c <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0201 	orr.w	r2, r2, #1
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	e000      	b.n	800433e <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40012c00 	.word	0x40012c00
 800434c:	40014000 	.word	0x40014000
 8004350:	40014400 	.word	0x40014400
 8004354:	40014800 	.word	0x40014800
 8004358:	40000400 	.word	0x40000400
 800435c:	00010007 	.word	0x00010007

08004360 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800437a:	2302      	movs	r3, #2
 800437c:	e0ff      	b.n	800457e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b14      	cmp	r3, #20
 800438a:	f200 80f0 	bhi.w	800456e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800438e:	a201      	add	r2, pc, #4	; (adr r2, 8004394 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004394:	080043e9 	.word	0x080043e9
 8004398:	0800456f 	.word	0x0800456f
 800439c:	0800456f 	.word	0x0800456f
 80043a0:	0800456f 	.word	0x0800456f
 80043a4:	08004429 	.word	0x08004429
 80043a8:	0800456f 	.word	0x0800456f
 80043ac:	0800456f 	.word	0x0800456f
 80043b0:	0800456f 	.word	0x0800456f
 80043b4:	0800446b 	.word	0x0800446b
 80043b8:	0800456f 	.word	0x0800456f
 80043bc:	0800456f 	.word	0x0800456f
 80043c0:	0800456f 	.word	0x0800456f
 80043c4:	080044ab 	.word	0x080044ab
 80043c8:	0800456f 	.word	0x0800456f
 80043cc:	0800456f 	.word	0x0800456f
 80043d0:	0800456f 	.word	0x0800456f
 80043d4:	080044ed 	.word	0x080044ed
 80043d8:	0800456f 	.word	0x0800456f
 80043dc:	0800456f 	.word	0x0800456f
 80043e0:	0800456f 	.word	0x0800456f
 80043e4:	0800452d 	.word	0x0800452d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fa0c 	bl	800480c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0208 	orr.w	r2, r2, #8
 8004402:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699a      	ldr	r2, [r3, #24]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0204 	bic.w	r2, r2, #4
 8004412:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6999      	ldr	r1, [r3, #24]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	619a      	str	r2, [r3, #24]
      break;
 8004426:	e0a5      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68b9      	ldr	r1, [r7, #8]
 800442e:	4618      	mov	r0, r3
 8004430:	f000 fa72 	bl	8004918 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699a      	ldr	r2, [r3, #24]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6999      	ldr	r1, [r3, #24]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	021a      	lsls	r2, r3, #8
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	430a      	orrs	r2, r1
 8004466:	619a      	str	r2, [r3, #24]
      break;
 8004468:	e084      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	4618      	mov	r0, r3
 8004472:	f000 fad1 	bl	8004a18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69da      	ldr	r2, [r3, #28]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0208 	orr.w	r2, r2, #8
 8004484:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0204 	bic.w	r2, r2, #4
 8004494:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	69d9      	ldr	r1, [r3, #28]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	61da      	str	r2, [r3, #28]
      break;
 80044a8:	e064      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68b9      	ldr	r1, [r7, #8]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fb2f 	bl	8004b14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69da      	ldr	r2, [r3, #28]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	69da      	ldr	r2, [r3, #28]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	69d9      	ldr	r1, [r3, #28]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	021a      	lsls	r2, r3, #8
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	61da      	str	r2, [r3, #28]
      break;
 80044ea:	e043      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68b9      	ldr	r1, [r7, #8]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fb72 	bl	8004bdc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0208 	orr.w	r2, r2, #8
 8004506:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 0204 	bic.w	r2, r2, #4
 8004516:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	430a      	orrs	r2, r1
 8004528:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800452a:	e023      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68b9      	ldr	r1, [r7, #8]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fbb0 	bl	8004c98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004546:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004556:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	021a      	lsls	r2, r3, #8
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800456c:	e002      	b.n	8004574 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	75fb      	strb	r3, [r7, #23]
      break;
 8004572:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800457c:	7dfb      	ldrb	r3, [r7, #23]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop

08004588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_TIM_ConfigClockSource+0x1c>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e0b6      	b.n	8004712 <HAL_TIM_ConfigClockSource+0x18a>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045e0:	d03e      	beq.n	8004660 <HAL_TIM_ConfigClockSource+0xd8>
 80045e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045e6:	f200 8087 	bhi.w	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 80045ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ee:	f000 8086 	beq.w	80046fe <HAL_TIM_ConfigClockSource+0x176>
 80045f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f6:	d87f      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 80045f8:	2b70      	cmp	r3, #112	; 0x70
 80045fa:	d01a      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0xaa>
 80045fc:	2b70      	cmp	r3, #112	; 0x70
 80045fe:	d87b      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004600:	2b60      	cmp	r3, #96	; 0x60
 8004602:	d050      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x11e>
 8004604:	2b60      	cmp	r3, #96	; 0x60
 8004606:	d877      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004608:	2b50      	cmp	r3, #80	; 0x50
 800460a:	d03c      	beq.n	8004686 <HAL_TIM_ConfigClockSource+0xfe>
 800460c:	2b50      	cmp	r3, #80	; 0x50
 800460e:	d873      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004610:	2b40      	cmp	r3, #64	; 0x40
 8004612:	d058      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x13e>
 8004614:	2b40      	cmp	r3, #64	; 0x40
 8004616:	d86f      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004618:	2b30      	cmp	r3, #48	; 0x30
 800461a:	d064      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15e>
 800461c:	2b30      	cmp	r3, #48	; 0x30
 800461e:	d86b      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004620:	2b20      	cmp	r3, #32
 8004622:	d060      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15e>
 8004624:	2b20      	cmp	r3, #32
 8004626:	d867      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
 8004628:	2b00      	cmp	r3, #0
 800462a:	d05c      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15e>
 800462c:	2b10      	cmp	r3, #16
 800462e:	d05a      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15e>
 8004630:	e062      	b.n	80046f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6818      	ldr	r0, [r3, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	6899      	ldr	r1, [r3, #8]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f000 fc03 	bl	8004e4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	609a      	str	r2, [r3, #8]
      break;
 800465e:	e04f      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6818      	ldr	r0, [r3, #0]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	6899      	ldr	r1, [r3, #8]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f000 fbec 	bl	8004e4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004682:	609a      	str	r2, [r3, #8]
      break;
 8004684:	e03c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6818      	ldr	r0, [r3, #0]
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6859      	ldr	r1, [r3, #4]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	461a      	mov	r2, r3
 8004694:	f000 fb60 	bl	8004d58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2150      	movs	r1, #80	; 0x50
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 fbb9 	bl	8004e16 <TIM_ITRx_SetConfig>
      break;
 80046a4:	e02c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6818      	ldr	r0, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6859      	ldr	r1, [r3, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 fb7f 	bl	8004db6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2160      	movs	r1, #96	; 0x60
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fba9 	bl	8004e16 <TIM_ITRx_SetConfig>
      break;
 80046c4:	e01c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f000 fb40 	bl	8004d58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2140      	movs	r1, #64	; 0x40
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 fb99 	bl	8004e16 <TIM_ITRx_SetConfig>
      break;
 80046e4:	e00c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4619      	mov	r1, r3
 80046f0:	4610      	mov	r0, r2
 80046f2:	f000 fb90 	bl	8004e16 <TIM_ITRx_SetConfig>
      break;
 80046f6:	e003      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	73fb      	strb	r3, [r7, #15]
      break;
 80046fc:	e000      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80046fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004710:	7bfb      	ldrb	r3, [r7, #15]
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a32      	ldr	r2, [pc, #200]	; (80047f8 <TIM_Base_SetConfig+0xdc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d007      	beq.n	8004744 <TIM_Base_SetConfig+0x28>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800473a:	d003      	beq.n	8004744 <TIM_Base_SetConfig+0x28>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a2f      	ldr	r2, [pc, #188]	; (80047fc <TIM_Base_SetConfig+0xe0>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d108      	bne.n	8004756 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800474a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a27      	ldr	r2, [pc, #156]	; (80047f8 <TIM_Base_SetConfig+0xdc>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <TIM_Base_SetConfig+0x6a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004764:	d00f      	beq.n	8004786 <TIM_Base_SetConfig+0x6a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a24      	ldr	r2, [pc, #144]	; (80047fc <TIM_Base_SetConfig+0xe0>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d00b      	beq.n	8004786 <TIM_Base_SetConfig+0x6a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a23      	ldr	r2, [pc, #140]	; (8004800 <TIM_Base_SetConfig+0xe4>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d007      	beq.n	8004786 <TIM_Base_SetConfig+0x6a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a22      	ldr	r2, [pc, #136]	; (8004804 <TIM_Base_SetConfig+0xe8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d003      	beq.n	8004786 <TIM_Base_SetConfig+0x6a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a21      	ldr	r2, [pc, #132]	; (8004808 <TIM_Base_SetConfig+0xec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d108      	bne.n	8004798 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800478c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	4313      	orrs	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	689a      	ldr	r2, [r3, #8]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a0e      	ldr	r2, [pc, #56]	; (80047f8 <TIM_Base_SetConfig+0xdc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00b      	beq.n	80047dc <TIM_Base_SetConfig+0xc0>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a0e      	ldr	r2, [pc, #56]	; (8004800 <TIM_Base_SetConfig+0xe4>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d007      	beq.n	80047dc <TIM_Base_SetConfig+0xc0>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a0d      	ldr	r2, [pc, #52]	; (8004804 <TIM_Base_SetConfig+0xe8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d003      	beq.n	80047dc <TIM_Base_SetConfig+0xc0>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a0c      	ldr	r2, [pc, #48]	; (8004808 <TIM_Base_SetConfig+0xec>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d103      	bne.n	80047e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	691a      	ldr	r2, [r3, #16]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	615a      	str	r2, [r3, #20]
}
 80047ea:	bf00      	nop
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	40012c00 	.word	0x40012c00
 80047fc:	40000400 	.word	0x40000400
 8004800:	40014000 	.word	0x40014000
 8004804:	40014400 	.word	0x40014400
 8004808:	40014800 	.word	0x40014800

0800480c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	f023 0201 	bic.w	r2, r3, #1
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 0303 	bic.w	r3, r3, #3
 8004846:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	4313      	orrs	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f023 0302 	bic.w	r3, r3, #2
 8004858:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a28      	ldr	r2, [pc, #160]	; (8004908 <TIM_OC1_SetConfig+0xfc>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00b      	beq.n	8004884 <TIM_OC1_SetConfig+0x78>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a27      	ldr	r2, [pc, #156]	; (800490c <TIM_OC1_SetConfig+0x100>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d007      	beq.n	8004884 <TIM_OC1_SetConfig+0x78>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a26      	ldr	r2, [pc, #152]	; (8004910 <TIM_OC1_SetConfig+0x104>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d003      	beq.n	8004884 <TIM_OC1_SetConfig+0x78>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a25      	ldr	r2, [pc, #148]	; (8004914 <TIM_OC1_SetConfig+0x108>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d10c      	bne.n	800489e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f023 0308 	bic.w	r3, r3, #8
 800488a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	f023 0304 	bic.w	r3, r3, #4
 800489c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a19      	ldr	r2, [pc, #100]	; (8004908 <TIM_OC1_SetConfig+0xfc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00b      	beq.n	80048be <TIM_OC1_SetConfig+0xb2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a18      	ldr	r2, [pc, #96]	; (800490c <TIM_OC1_SetConfig+0x100>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d007      	beq.n	80048be <TIM_OC1_SetConfig+0xb2>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a17      	ldr	r2, [pc, #92]	; (8004910 <TIM_OC1_SetConfig+0x104>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d003      	beq.n	80048be <TIM_OC1_SetConfig+0xb2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a16      	ldr	r2, [pc, #88]	; (8004914 <TIM_OC1_SetConfig+0x108>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d111      	bne.n	80048e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	621a      	str	r2, [r3, #32]
}
 80048fc:	bf00      	nop
 80048fe:	371c      	adds	r7, #28
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40014000 	.word	0x40014000
 8004910:	40014400 	.word	0x40014400
 8004914:	40014800 	.word	0x40014800

08004918 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f023 0210 	bic.w	r2, r3, #16
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800494a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f023 0320 	bic.w	r3, r3, #32
 8004966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a24      	ldr	r2, [pc, #144]	; (8004a08 <TIM_OC2_SetConfig+0xf0>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d10d      	bne.n	8004998 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004982:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004996:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a1b      	ldr	r2, [pc, #108]	; (8004a08 <TIM_OC2_SetConfig+0xf0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d00b      	beq.n	80049b8 <TIM_OC2_SetConfig+0xa0>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a1a      	ldr	r2, [pc, #104]	; (8004a0c <TIM_OC2_SetConfig+0xf4>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d007      	beq.n	80049b8 <TIM_OC2_SetConfig+0xa0>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a19      	ldr	r2, [pc, #100]	; (8004a10 <TIM_OC2_SetConfig+0xf8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_OC2_SetConfig+0xa0>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a18      	ldr	r2, [pc, #96]	; (8004a14 <TIM_OC2_SetConfig+0xfc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d113      	bne.n	80049e0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049be:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049c6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	621a      	str	r2, [r3, #32]
}
 80049fa:	bf00      	nop
 80049fc:	371c      	adds	r7, #28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40014400 	.word	0x40014400
 8004a14:	40014800 	.word	0x40014800

08004a18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a23      	ldr	r2, [pc, #140]	; (8004b04 <TIM_OC3_SetConfig+0xec>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d10d      	bne.n	8004a96 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	021b      	lsls	r3, r3, #8
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a94:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1a      	ldr	r2, [pc, #104]	; (8004b04 <TIM_OC3_SetConfig+0xec>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d00b      	beq.n	8004ab6 <TIM_OC3_SetConfig+0x9e>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	; (8004b08 <TIM_OC3_SetConfig+0xf0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d007      	beq.n	8004ab6 <TIM_OC3_SetConfig+0x9e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a18      	ldr	r2, [pc, #96]	; (8004b0c <TIM_OC3_SetConfig+0xf4>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d003      	beq.n	8004ab6 <TIM_OC3_SetConfig+0x9e>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a17      	ldr	r2, [pc, #92]	; (8004b10 <TIM_OC3_SetConfig+0xf8>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d113      	bne.n	8004ade <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	695b      	ldr	r3, [r3, #20]
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	621a      	str	r2, [r3, #32]
}
 8004af8:	bf00      	nop
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	40012c00 	.word	0x40012c00
 8004b08:	40014000 	.word	0x40014000
 8004b0c:	40014400 	.word	0x40014400
 8004b10:	40014800 	.word	0x40014800

08004b14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	031b      	lsls	r3, r3, #12
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a16      	ldr	r2, [pc, #88]	; (8004bcc <TIM_OC4_SetConfig+0xb8>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d00b      	beq.n	8004b90 <TIM_OC4_SetConfig+0x7c>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a15      	ldr	r2, [pc, #84]	; (8004bd0 <TIM_OC4_SetConfig+0xbc>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d007      	beq.n	8004b90 <TIM_OC4_SetConfig+0x7c>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a14      	ldr	r2, [pc, #80]	; (8004bd4 <TIM_OC4_SetConfig+0xc0>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d003      	beq.n	8004b90 <TIM_OC4_SetConfig+0x7c>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a13      	ldr	r2, [pc, #76]	; (8004bd8 <TIM_OC4_SetConfig+0xc4>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d109      	bne.n	8004ba4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	019b      	lsls	r3, r3, #6
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	621a      	str	r2, [r3, #32]
}
 8004bbe:	bf00      	nop
 8004bc0:	371c      	adds	r7, #28
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40012c00 	.word	0x40012c00
 8004bd0:	40014000 	.word	0x40014000
 8004bd4:	40014400 	.word	0x40014400
 8004bd8:	40014800 	.word	0x40014800

08004bdc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004c20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	041b      	lsls	r3, r3, #16
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <TIM_OC5_SetConfig+0xac>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d00b      	beq.n	8004c4e <TIM_OC5_SetConfig+0x72>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a14      	ldr	r2, [pc, #80]	; (8004c8c <TIM_OC5_SetConfig+0xb0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d007      	beq.n	8004c4e <TIM_OC5_SetConfig+0x72>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a13      	ldr	r2, [pc, #76]	; (8004c90 <TIM_OC5_SetConfig+0xb4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d003      	beq.n	8004c4e <TIM_OC5_SetConfig+0x72>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a12      	ldr	r2, [pc, #72]	; (8004c94 <TIM_OC5_SetConfig+0xb8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d109      	bne.n	8004c62 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	621a      	str	r2, [r3, #32]
}
 8004c7c:	bf00      	nop
 8004c7e:	371c      	adds	r7, #28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	40012c00 	.word	0x40012c00
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40014400 	.word	0x40014400
 8004c94:	40014800 	.word	0x40014800

08004c98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	021b      	lsls	r3, r3, #8
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004cde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	051b      	lsls	r3, r3, #20
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a16      	ldr	r2, [pc, #88]	; (8004d48 <TIM_OC6_SetConfig+0xb0>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d00b      	beq.n	8004d0c <TIM_OC6_SetConfig+0x74>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a15      	ldr	r2, [pc, #84]	; (8004d4c <TIM_OC6_SetConfig+0xb4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d007      	beq.n	8004d0c <TIM_OC6_SetConfig+0x74>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a14      	ldr	r2, [pc, #80]	; (8004d50 <TIM_OC6_SetConfig+0xb8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d003      	beq.n	8004d0c <TIM_OC6_SetConfig+0x74>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a13      	ldr	r2, [pc, #76]	; (8004d54 <TIM_OC6_SetConfig+0xbc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d109      	bne.n	8004d20 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	029b      	lsls	r3, r3, #10
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	621a      	str	r2, [r3, #32]
}
 8004d3a:	bf00      	nop
 8004d3c:	371c      	adds	r7, #28
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40012c00 	.word	0x40012c00
 8004d4c:	40014000 	.word	0x40014000
 8004d50:	40014400 	.word	0x40014400
 8004d54:	40014800 	.word	0x40014800

08004d58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	f023 0201 	bic.w	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f023 030a 	bic.w	r3, r3, #10
 8004d94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	621a      	str	r2, [r3, #32]
}
 8004daa:	bf00      	nop
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b087      	sub	sp, #28
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	60f8      	str	r0, [r7, #12]
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	f023 0210 	bic.w	r2, r3, #16
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	031b      	lsls	r3, r3, #12
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004df2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	011b      	lsls	r3, r3, #4
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	621a      	str	r2, [r3, #32]
}
 8004e0a:	bf00      	nop
 8004e0c:	371c      	adds	r7, #28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	f043 0307 	orr.w	r3, r3, #7
 8004e38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	609a      	str	r2, [r3, #8]
}
 8004e40:	bf00      	nop
 8004e42:	3714      	adds	r7, #20
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b087      	sub	sp, #28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	021a      	lsls	r2, r3, #8
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	609a      	str	r2, [r3, #8]
}
 8004e80:	bf00      	nop
 8004e82:	371c      	adds	r7, #28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f003 031f 	and.w	r3, r3, #31
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6a1a      	ldr	r2, [r3, #32]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	43db      	mvns	r3, r3
 8004eae:	401a      	ands	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a1a      	ldr	r2, [r3, #32]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 031f 	and.w	r3, r3, #31
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec4:	431a      	orrs	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	621a      	str	r2, [r3, #32]
}
 8004eca:	bf00      	nop
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
	...

08004ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d101      	bne.n	8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004eec:	2302      	movs	r3, #2
 8004eee:	e054      	b.n	8004f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a24      	ldr	r2, [pc, #144]	; (8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d108      	bne.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004f20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a17      	ldr	r2, [pc, #92]	; (8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d00e      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f58:	d009      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a13      	ldr	r2, [pc, #76]	; (8004fac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d004      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a11      	ldr	r2, [pc, #68]	; (8004fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d10c      	bne.n	8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40012c00 	.word	0x40012c00
 8004fac:	40000400 	.word	0x40000400
 8004fb0:	40014000 	.word	0x40014000

08004fb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e060      	b.n	8005092 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4313      	orrs	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	4313      	orrs	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	041b      	lsls	r3, r3, #16
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a14      	ldr	r2, [pc, #80]	; (80050a0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d115      	bne.n	8005080 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	051b      	lsls	r3, r3, #20
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3714      	adds	r7, #20
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	40012c00 	.word	0x40012c00

080050a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e040      	b.n	8005138 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d106      	bne.n	80050cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7fc f8aa 	bl	8001220 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2224      	movs	r2, #36	; 0x24
 80050d0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0201 	bic.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f82c 	bl	8005140 <UART_SetConfig>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e022      	b.n	8005138 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f956 	bl	80053ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800510e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689a      	ldr	r2, [r3, #8]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800511e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f042 0201 	orr.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 f9dd 	bl	80054f0 <UART_CheckIdleState>
 8005136:	4603      	mov	r3, r0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	431a      	orrs	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	4313      	orrs	r3, r2
 8005162:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b8a      	ldr	r3, [pc, #552]	; (8005394 <UART_SetConfig+0x254>)
 800516c:	4013      	ands	r3, r2
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	6979      	ldr	r1, [r7, #20]
 8005174:	430b      	orrs	r3, r1
 8005176:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a78      	ldr	r2, [pc, #480]	; (8005398 <UART_SetConfig+0x258>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d120      	bne.n	80051fe <UART_SetConfig+0xbe>
 80051bc:	4b77      	ldr	r3, [pc, #476]	; (800539c <UART_SetConfig+0x25c>)
 80051be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c0:	f003 0303 	and.w	r3, r3, #3
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d817      	bhi.n	80051f8 <UART_SetConfig+0xb8>
 80051c8:	a201      	add	r2, pc, #4	; (adr r2, 80051d0 <UART_SetConfig+0x90>)
 80051ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ce:	bf00      	nop
 80051d0:	080051e1 	.word	0x080051e1
 80051d4:	080051ed 	.word	0x080051ed
 80051d8:	080051f3 	.word	0x080051f3
 80051dc:	080051e7 	.word	0x080051e7
 80051e0:	2300      	movs	r3, #0
 80051e2:	77fb      	strb	r3, [r7, #31]
 80051e4:	e01d      	b.n	8005222 <UART_SetConfig+0xe2>
 80051e6:	2302      	movs	r3, #2
 80051e8:	77fb      	strb	r3, [r7, #31]
 80051ea:	e01a      	b.n	8005222 <UART_SetConfig+0xe2>
 80051ec:	2304      	movs	r3, #4
 80051ee:	77fb      	strb	r3, [r7, #31]
 80051f0:	e017      	b.n	8005222 <UART_SetConfig+0xe2>
 80051f2:	2308      	movs	r3, #8
 80051f4:	77fb      	strb	r3, [r7, #31]
 80051f6:	e014      	b.n	8005222 <UART_SetConfig+0xe2>
 80051f8:	2310      	movs	r3, #16
 80051fa:	77fb      	strb	r3, [r7, #31]
 80051fc:	e011      	b.n	8005222 <UART_SetConfig+0xe2>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a67      	ldr	r2, [pc, #412]	; (80053a0 <UART_SetConfig+0x260>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d102      	bne.n	800520e <UART_SetConfig+0xce>
 8005208:	2300      	movs	r3, #0
 800520a:	77fb      	strb	r3, [r7, #31]
 800520c:	e009      	b.n	8005222 <UART_SetConfig+0xe2>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a64      	ldr	r2, [pc, #400]	; (80053a4 <UART_SetConfig+0x264>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d102      	bne.n	800521e <UART_SetConfig+0xde>
 8005218:	2300      	movs	r3, #0
 800521a:	77fb      	strb	r3, [r7, #31]
 800521c:	e001      	b.n	8005222 <UART_SetConfig+0xe2>
 800521e:	2310      	movs	r3, #16
 8005220:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800522a:	d15b      	bne.n	80052e4 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 800522c:	7ffb      	ldrb	r3, [r7, #31]
 800522e:	2b08      	cmp	r3, #8
 8005230:	d827      	bhi.n	8005282 <UART_SetConfig+0x142>
 8005232:	a201      	add	r2, pc, #4	; (adr r2, 8005238 <UART_SetConfig+0xf8>)
 8005234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005238:	0800525d 	.word	0x0800525d
 800523c:	08005265 	.word	0x08005265
 8005240:	0800526d 	.word	0x0800526d
 8005244:	08005283 	.word	0x08005283
 8005248:	08005273 	.word	0x08005273
 800524c:	08005283 	.word	0x08005283
 8005250:	08005283 	.word	0x08005283
 8005254:	08005283 	.word	0x08005283
 8005258:	0800527b 	.word	0x0800527b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800525c:	f7fe fd1c 	bl	8003c98 <HAL_RCC_GetPCLK1Freq>
 8005260:	61b8      	str	r0, [r7, #24]
        break;
 8005262:	e013      	b.n	800528c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005264:	f7fe fd3a 	bl	8003cdc <HAL_RCC_GetPCLK2Freq>
 8005268:	61b8      	str	r0, [r7, #24]
        break;
 800526a:	e00f      	b.n	800528c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800526c:	4b4e      	ldr	r3, [pc, #312]	; (80053a8 <UART_SetConfig+0x268>)
 800526e:	61bb      	str	r3, [r7, #24]
        break;
 8005270:	e00c      	b.n	800528c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005272:	f7fe fc9b 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 8005276:	61b8      	str	r0, [r7, #24]
        break;
 8005278:	e008      	b.n	800528c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800527a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800527e:	61bb      	str	r3, [r7, #24]
        break;
 8005280:	e004      	b.n	800528c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005282:	2300      	movs	r3, #0
 8005284:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	77bb      	strb	r3, [r7, #30]
        break;
 800528a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d074      	beq.n	800537c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	005a      	lsls	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	085b      	lsrs	r3, r3, #1
 800529c:	441a      	add	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	2b0f      	cmp	r3, #15
 80052ae:	d916      	bls.n	80052de <UART_SetConfig+0x19e>
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b6:	d212      	bcs.n	80052de <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f023 030f 	bic.w	r3, r3, #15
 80052c0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	085b      	lsrs	r3, r3, #1
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	89fb      	ldrh	r3, [r7, #14]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	89fa      	ldrh	r2, [r7, #14]
 80052da:	60da      	str	r2, [r3, #12]
 80052dc:	e04e      	b.n	800537c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	77bb      	strb	r3, [r7, #30]
 80052e2:	e04b      	b.n	800537c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052e4:	7ffb      	ldrb	r3, [r7, #31]
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d827      	bhi.n	800533a <UART_SetConfig+0x1fa>
 80052ea:	a201      	add	r2, pc, #4	; (adr r2, 80052f0 <UART_SetConfig+0x1b0>)
 80052ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f0:	08005315 	.word	0x08005315
 80052f4:	0800531d 	.word	0x0800531d
 80052f8:	08005325 	.word	0x08005325
 80052fc:	0800533b 	.word	0x0800533b
 8005300:	0800532b 	.word	0x0800532b
 8005304:	0800533b 	.word	0x0800533b
 8005308:	0800533b 	.word	0x0800533b
 800530c:	0800533b 	.word	0x0800533b
 8005310:	08005333 	.word	0x08005333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005314:	f7fe fcc0 	bl	8003c98 <HAL_RCC_GetPCLK1Freq>
 8005318:	61b8      	str	r0, [r7, #24]
        break;
 800531a:	e013      	b.n	8005344 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800531c:	f7fe fcde 	bl	8003cdc <HAL_RCC_GetPCLK2Freq>
 8005320:	61b8      	str	r0, [r7, #24]
        break;
 8005322:	e00f      	b.n	8005344 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005324:	4b20      	ldr	r3, [pc, #128]	; (80053a8 <UART_SetConfig+0x268>)
 8005326:	61bb      	str	r3, [r7, #24]
        break;
 8005328:	e00c      	b.n	8005344 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fe fc3f 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 800532e:	61b8      	str	r0, [r7, #24]
        break;
 8005330:	e008      	b.n	8005344 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005336:	61bb      	str	r3, [r7, #24]
        break;
 8005338:	e004      	b.n	8005344 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	77bb      	strb	r3, [r7, #30]
        break;
 8005342:	bf00      	nop
    }

    if (pclk != 0U)
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d018      	beq.n	800537c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	085a      	lsrs	r2, r3, #1
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	441a      	add	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	fbb2 f3f3 	udiv	r3, r2, r3
 800535c:	b29b      	uxth	r3, r3
 800535e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b0f      	cmp	r3, #15
 8005364:	d908      	bls.n	8005378 <UART_SetConfig+0x238>
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800536c:	d204      	bcs.n	8005378 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	60da      	str	r2, [r3, #12]
 8005376:	e001      	b.n	800537c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005388:	7fbb      	ldrb	r3, [r7, #30]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3720      	adds	r7, #32
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	efff69f3 	.word	0xefff69f3
 8005398:	40013800 	.word	0x40013800
 800539c:	40021000 	.word	0x40021000
 80053a0:	40004400 	.word	0x40004400
 80053a4:	40004800 	.word	0x40004800
 80053a8:	007a1200 	.word	0x007a1200

080053ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d01a      	beq.n	80054c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054aa:	d10a      	bne.n	80054c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00a      	beq.n	80054e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	430a      	orrs	r2, r1
 80054e2:	605a      	str	r2, [r3, #4]
  }
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005500:	f7fb ff92 	bl	8001428 <HAL_GetTick>
 8005504:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0308 	and.w	r3, r3, #8
 8005510:	2b08      	cmp	r3, #8
 8005512:	d10e      	bne.n	8005532 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005514:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f82d 	bl	8005582 <UART_WaitOnFlagUntilTimeout>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e023      	b.n	800557a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0304 	and.w	r3, r3, #4
 800553c:	2b04      	cmp	r3, #4
 800553e:	d10e      	bne.n	800555e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005540:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f817 	bl	8005582 <UART_WaitOnFlagUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e00d      	b.n	800557a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2220      	movs	r2, #32
 8005568:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b09c      	sub	sp, #112	; 0x70
 8005586:	af00      	add	r7, sp, #0
 8005588:	60f8      	str	r0, [r7, #12]
 800558a:	60b9      	str	r1, [r7, #8]
 800558c:	603b      	str	r3, [r7, #0]
 800558e:	4613      	mov	r3, r2
 8005590:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005592:	e0a5      	b.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005594:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559a:	f000 80a1 	beq.w	80056e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559e:	f7fb ff43 	bl	8001428 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d302      	bcc.n	80055b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80055ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d13e      	bne.n	8005632 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055bc:	e853 3f00 	ldrex	r3, [r3]
 80055c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80055c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055c8:	667b      	str	r3, [r7, #100]	; 0x64
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80055d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055da:	e841 2300 	strex	r3, r2, [r1]
 80055de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1e6      	bne.n	80055b4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3308      	adds	r3, #8
 80055ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	663b      	str	r3, [r7, #96]	; 0x60
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3308      	adds	r3, #8
 8005604:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005606:	64ba      	str	r2, [r7, #72]	; 0x48
 8005608:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800560c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800560e:	e841 2300 	strex	r3, r2, [r1]
 8005612:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005614:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1e5      	bne.n	80055e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2220      	movs	r2, #32
 800561e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2220      	movs	r2, #32
 8005624:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e067      	b.n	8005702 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d04f      	beq.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	69db      	ldr	r3, [r3, #28]
 8005646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800564a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800564e:	d147      	bne.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005658:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800566e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	461a      	mov	r2, r3
 8005676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005678:	637b      	str	r3, [r7, #52]	; 0x34
 800567a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800567e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e6      	bne.n	800565a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3308      	adds	r3, #8
 8005692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	613b      	str	r3, [r7, #16]
   return(result);
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f023 0301 	bic.w	r3, r3, #1
 80056a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3308      	adds	r3, #8
 80056aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056ac:	623a      	str	r2, [r7, #32]
 80056ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	69f9      	ldr	r1, [r7, #28]
 80056b2:	6a3a      	ldr	r2, [r7, #32]
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e5      	bne.n	800568c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2220      	movs	r2, #32
 80056ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e010      	b.n	8005702 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	69da      	ldr	r2, [r3, #28]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	4013      	ands	r3, r2
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	bf0c      	ite	eq
 80056f0:	2301      	moveq	r3, #1
 80056f2:	2300      	movne	r3, #0
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	461a      	mov	r2, r3
 80056f8:	79fb      	ldrb	r3, [r7, #7]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	f43f af4a 	beq.w	8005594 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3770      	adds	r7, #112	; 0x70
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <__errno>:
 800570c:	4b01      	ldr	r3, [pc, #4]	; (8005714 <__errno+0x8>)
 800570e:	6818      	ldr	r0, [r3, #0]
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	20000010 	.word	0x20000010

08005718 <__libc_init_array>:
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	4d0d      	ldr	r5, [pc, #52]	; (8005750 <__libc_init_array+0x38>)
 800571c:	4c0d      	ldr	r4, [pc, #52]	; (8005754 <__libc_init_array+0x3c>)
 800571e:	1b64      	subs	r4, r4, r5
 8005720:	10a4      	asrs	r4, r4, #2
 8005722:	2600      	movs	r6, #0
 8005724:	42a6      	cmp	r6, r4
 8005726:	d109      	bne.n	800573c <__libc_init_array+0x24>
 8005728:	4d0b      	ldr	r5, [pc, #44]	; (8005758 <__libc_init_array+0x40>)
 800572a:	4c0c      	ldr	r4, [pc, #48]	; (800575c <__libc_init_array+0x44>)
 800572c:	f000 fefc 	bl	8006528 <_init>
 8005730:	1b64      	subs	r4, r4, r5
 8005732:	10a4      	asrs	r4, r4, #2
 8005734:	2600      	movs	r6, #0
 8005736:	42a6      	cmp	r6, r4
 8005738:	d105      	bne.n	8005746 <__libc_init_array+0x2e>
 800573a:	bd70      	pop	{r4, r5, r6, pc}
 800573c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005740:	4798      	blx	r3
 8005742:	3601      	adds	r6, #1
 8005744:	e7ee      	b.n	8005724 <__libc_init_array+0xc>
 8005746:	f855 3b04 	ldr.w	r3, [r5], #4
 800574a:	4798      	blx	r3
 800574c:	3601      	adds	r6, #1
 800574e:	e7f2      	b.n	8005736 <__libc_init_array+0x1e>
 8005750:	08006968 	.word	0x08006968
 8005754:	08006968 	.word	0x08006968
 8005758:	08006968 	.word	0x08006968
 800575c:	0800696c 	.word	0x0800696c

08005760 <memset>:
 8005760:	4402      	add	r2, r0
 8005762:	4603      	mov	r3, r0
 8005764:	4293      	cmp	r3, r2
 8005766:	d100      	bne.n	800576a <memset+0xa>
 8005768:	4770      	bx	lr
 800576a:	f803 1b01 	strb.w	r1, [r3], #1
 800576e:	e7f9      	b.n	8005764 <memset+0x4>

08005770 <round>:
 8005770:	ec51 0b10 	vmov	r0, r1, d0
 8005774:	b570      	push	{r4, r5, r6, lr}
 8005776:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800577a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800577e:	2c13      	cmp	r4, #19
 8005780:	ee10 2a10 	vmov	r2, s0
 8005784:	460b      	mov	r3, r1
 8005786:	dc19      	bgt.n	80057bc <round+0x4c>
 8005788:	2c00      	cmp	r4, #0
 800578a:	da09      	bge.n	80057a0 <round+0x30>
 800578c:	3401      	adds	r4, #1
 800578e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8005792:	d103      	bne.n	800579c <round+0x2c>
 8005794:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005798:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800579c:	2200      	movs	r2, #0
 800579e:	e028      	b.n	80057f2 <round+0x82>
 80057a0:	4d15      	ldr	r5, [pc, #84]	; (80057f8 <round+0x88>)
 80057a2:	4125      	asrs	r5, r4
 80057a4:	ea01 0605 	and.w	r6, r1, r5
 80057a8:	4332      	orrs	r2, r6
 80057aa:	d00e      	beq.n	80057ca <round+0x5a>
 80057ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80057b0:	fa42 f404 	asr.w	r4, r2, r4
 80057b4:	4423      	add	r3, r4
 80057b6:	ea23 0305 	bic.w	r3, r3, r5
 80057ba:	e7ef      	b.n	800579c <round+0x2c>
 80057bc:	2c33      	cmp	r4, #51	; 0x33
 80057be:	dd07      	ble.n	80057d0 <round+0x60>
 80057c0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80057c4:	d101      	bne.n	80057ca <round+0x5a>
 80057c6:	f7fa fe2f 	bl	8000428 <__adddf3>
 80057ca:	ec41 0b10 	vmov	d0, r0, r1
 80057ce:	bd70      	pop	{r4, r5, r6, pc}
 80057d0:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80057d4:	f04f 35ff 	mov.w	r5, #4294967295
 80057d8:	40f5      	lsrs	r5, r6
 80057da:	4228      	tst	r0, r5
 80057dc:	d0f5      	beq.n	80057ca <round+0x5a>
 80057de:	2101      	movs	r1, #1
 80057e0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80057e4:	fa01 f404 	lsl.w	r4, r1, r4
 80057e8:	1912      	adds	r2, r2, r4
 80057ea:	bf28      	it	cs
 80057ec:	185b      	addcs	r3, r3, r1
 80057ee:	ea22 0205 	bic.w	r2, r2, r5
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	e7e8      	b.n	80057ca <round+0x5a>
 80057f8:	000fffff 	.word	0x000fffff

080057fc <atanf>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	ee10 5a10 	vmov	r5, s0
 8005802:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8005806:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800580a:	eef0 7a40 	vmov.f32	s15, s0
 800580e:	db10      	blt.n	8005832 <atanf+0x36>
 8005810:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8005814:	dd04      	ble.n	8005820 <atanf+0x24>
 8005816:	ee70 7a00 	vadd.f32	s15, s0, s0
 800581a:	eeb0 0a67 	vmov.f32	s0, s15
 800581e:	bd38      	pop	{r3, r4, r5, pc}
 8005820:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8005958 <atanf+0x15c>
 8005824:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800595c <atanf+0x160>
 8005828:	2d00      	cmp	r5, #0
 800582a:	bfd8      	it	le
 800582c:	eef0 7a40 	vmovle.f32	s15, s0
 8005830:	e7f3      	b.n	800581a <atanf+0x1e>
 8005832:	4b4b      	ldr	r3, [pc, #300]	; (8005960 <atanf+0x164>)
 8005834:	429c      	cmp	r4, r3
 8005836:	dc10      	bgt.n	800585a <atanf+0x5e>
 8005838:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800583c:	da0a      	bge.n	8005854 <atanf+0x58>
 800583e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8005964 <atanf+0x168>
 8005842:	ee30 7a07 	vadd.f32	s14, s0, s14
 8005846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800584a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800584e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005852:	dce2      	bgt.n	800581a <atanf+0x1e>
 8005854:	f04f 33ff 	mov.w	r3, #4294967295
 8005858:	e013      	b.n	8005882 <atanf+0x86>
 800585a:	f000 f8e7 	bl	8005a2c <fabsf>
 800585e:	4b42      	ldr	r3, [pc, #264]	; (8005968 <atanf+0x16c>)
 8005860:	429c      	cmp	r4, r3
 8005862:	dc4f      	bgt.n	8005904 <atanf+0x108>
 8005864:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8005868:	429c      	cmp	r4, r3
 800586a:	dc41      	bgt.n	80058f0 <atanf+0xf4>
 800586c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8005870:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005874:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005878:	2300      	movs	r3, #0
 800587a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800587e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8005888:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800596c <atanf+0x170>
 800588c:	eddf 5a38 	vldr	s11, [pc, #224]	; 8005970 <atanf+0x174>
 8005890:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8005974 <atanf+0x178>
 8005894:	ee66 6a06 	vmul.f32	s13, s12, s12
 8005898:	eee6 5a87 	vfma.f32	s11, s13, s14
 800589c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8005978 <atanf+0x17c>
 80058a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80058a4:	eddf 5a35 	vldr	s11, [pc, #212]	; 800597c <atanf+0x180>
 80058a8:	eee7 5a26 	vfma.f32	s11, s14, s13
 80058ac:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005980 <atanf+0x184>
 80058b0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80058b4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005984 <atanf+0x188>
 80058b8:	eee7 5a26 	vfma.f32	s11, s14, s13
 80058bc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8005988 <atanf+0x18c>
 80058c0:	eea6 5a87 	vfma.f32	s10, s13, s14
 80058c4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800598c <atanf+0x190>
 80058c8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80058cc:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8005990 <atanf+0x194>
 80058d0:	eea7 5a26 	vfma.f32	s10, s14, s13
 80058d4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005994 <atanf+0x198>
 80058d8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80058dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 80058e0:	eea5 7a86 	vfma.f32	s14, s11, s12
 80058e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80058e8:	d121      	bne.n	800592e <atanf+0x132>
 80058ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058ee:	e794      	b.n	800581a <atanf+0x1e>
 80058f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80058f4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80058f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80058fc:	2301      	movs	r3, #1
 80058fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005902:	e7be      	b.n	8005882 <atanf+0x86>
 8005904:	4b24      	ldr	r3, [pc, #144]	; (8005998 <atanf+0x19c>)
 8005906:	429c      	cmp	r4, r3
 8005908:	dc0b      	bgt.n	8005922 <atanf+0x126>
 800590a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800590e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005912:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005916:	2302      	movs	r3, #2
 8005918:	ee70 6a67 	vsub.f32	s13, s0, s15
 800591c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005920:	e7af      	b.n	8005882 <atanf+0x86>
 8005922:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005926:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800592a:	2303      	movs	r3, #3
 800592c:	e7a9      	b.n	8005882 <atanf+0x86>
 800592e:	4a1b      	ldr	r2, [pc, #108]	; (800599c <atanf+0x1a0>)
 8005930:	491b      	ldr	r1, [pc, #108]	; (80059a0 <atanf+0x1a4>)
 8005932:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005936:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800593a:	ed93 0a00 	vldr	s0, [r3]
 800593e:	ee37 7a40 	vsub.f32	s14, s14, s0
 8005942:	ed92 0a00 	vldr	s0, [r2]
 8005946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800594a:	2d00      	cmp	r5, #0
 800594c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005950:	bfb8      	it	lt
 8005952:	eef1 7a67 	vneglt.f32	s15, s15
 8005956:	e760      	b.n	800581a <atanf+0x1e>
 8005958:	3fc90fdb 	.word	0x3fc90fdb
 800595c:	bfc90fdb 	.word	0xbfc90fdb
 8005960:	3edfffff 	.word	0x3edfffff
 8005964:	7149f2ca 	.word	0x7149f2ca
 8005968:	3f97ffff 	.word	0x3f97ffff
 800596c:	3c8569d7 	.word	0x3c8569d7
 8005970:	3d4bda59 	.word	0x3d4bda59
 8005974:	bd6ef16b 	.word	0xbd6ef16b
 8005978:	3d886b35 	.word	0x3d886b35
 800597c:	3dba2e6e 	.word	0x3dba2e6e
 8005980:	3e124925 	.word	0x3e124925
 8005984:	3eaaaaab 	.word	0x3eaaaaab
 8005988:	bd15a221 	.word	0xbd15a221
 800598c:	bd9d8795 	.word	0xbd9d8795
 8005990:	bde38e38 	.word	0xbde38e38
 8005994:	be4ccccd 	.word	0xbe4ccccd
 8005998:	401bffff 	.word	0x401bffff
 800599c:	08006578 	.word	0x08006578
 80059a0:	08006588 	.word	0x08006588

080059a4 <cosf>:
 80059a4:	ee10 3a10 	vmov	r3, s0
 80059a8:	b507      	push	{r0, r1, r2, lr}
 80059aa:	4a1e      	ldr	r2, [pc, #120]	; (8005a24 <cosf+0x80>)
 80059ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059b0:	4293      	cmp	r3, r2
 80059b2:	dc06      	bgt.n	80059c2 <cosf+0x1e>
 80059b4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8005a28 <cosf+0x84>
 80059b8:	b003      	add	sp, #12
 80059ba:	f85d eb04 	ldr.w	lr, [sp], #4
 80059be:	f000 b9e1 	b.w	8005d84 <__kernel_cosf>
 80059c2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80059c6:	db04      	blt.n	80059d2 <cosf+0x2e>
 80059c8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80059cc:	b003      	add	sp, #12
 80059ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80059d2:	4668      	mov	r0, sp
 80059d4:	f000 f896 	bl	8005b04 <__ieee754_rem_pio2f>
 80059d8:	f000 0003 	and.w	r0, r0, #3
 80059dc:	2801      	cmp	r0, #1
 80059de:	d009      	beq.n	80059f4 <cosf+0x50>
 80059e0:	2802      	cmp	r0, #2
 80059e2:	d010      	beq.n	8005a06 <cosf+0x62>
 80059e4:	b9b0      	cbnz	r0, 8005a14 <cosf+0x70>
 80059e6:	eddd 0a01 	vldr	s1, [sp, #4]
 80059ea:	ed9d 0a00 	vldr	s0, [sp]
 80059ee:	f000 f9c9 	bl	8005d84 <__kernel_cosf>
 80059f2:	e7eb      	b.n	80059cc <cosf+0x28>
 80059f4:	eddd 0a01 	vldr	s1, [sp, #4]
 80059f8:	ed9d 0a00 	vldr	s0, [sp]
 80059fc:	f000 fc98 	bl	8006330 <__kernel_sinf>
 8005a00:	eeb1 0a40 	vneg.f32	s0, s0
 8005a04:	e7e2      	b.n	80059cc <cosf+0x28>
 8005a06:	eddd 0a01 	vldr	s1, [sp, #4]
 8005a0a:	ed9d 0a00 	vldr	s0, [sp]
 8005a0e:	f000 f9b9 	bl	8005d84 <__kernel_cosf>
 8005a12:	e7f5      	b.n	8005a00 <cosf+0x5c>
 8005a14:	eddd 0a01 	vldr	s1, [sp, #4]
 8005a18:	ed9d 0a00 	vldr	s0, [sp]
 8005a1c:	2001      	movs	r0, #1
 8005a1e:	f000 fc87 	bl	8006330 <__kernel_sinf>
 8005a22:	e7d3      	b.n	80059cc <cosf+0x28>
 8005a24:	3f490fd8 	.word	0x3f490fd8
 8005a28:	00000000 	.word	0x00000000

08005a2c <fabsf>:
 8005a2c:	ee10 3a10 	vmov	r3, s0
 8005a30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a34:	ee00 3a10 	vmov	s0, r3
 8005a38:	4770      	bx	lr
	...

08005a3c <sinf>:
 8005a3c:	ee10 3a10 	vmov	r3, s0
 8005a40:	b507      	push	{r0, r1, r2, lr}
 8005a42:	4a1f      	ldr	r2, [pc, #124]	; (8005ac0 <sinf+0x84>)
 8005a44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	dc07      	bgt.n	8005a5c <sinf+0x20>
 8005a4c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8005ac4 <sinf+0x88>
 8005a50:	2000      	movs	r0, #0
 8005a52:	b003      	add	sp, #12
 8005a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a58:	f000 bc6a 	b.w	8006330 <__kernel_sinf>
 8005a5c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8005a60:	db04      	blt.n	8005a6c <sinf+0x30>
 8005a62:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005a66:	b003      	add	sp, #12
 8005a68:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a6c:	4668      	mov	r0, sp
 8005a6e:	f000 f849 	bl	8005b04 <__ieee754_rem_pio2f>
 8005a72:	f000 0003 	and.w	r0, r0, #3
 8005a76:	2801      	cmp	r0, #1
 8005a78:	d00a      	beq.n	8005a90 <sinf+0x54>
 8005a7a:	2802      	cmp	r0, #2
 8005a7c:	d00f      	beq.n	8005a9e <sinf+0x62>
 8005a7e:	b9c0      	cbnz	r0, 8005ab2 <sinf+0x76>
 8005a80:	eddd 0a01 	vldr	s1, [sp, #4]
 8005a84:	ed9d 0a00 	vldr	s0, [sp]
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f000 fc51 	bl	8006330 <__kernel_sinf>
 8005a8e:	e7ea      	b.n	8005a66 <sinf+0x2a>
 8005a90:	eddd 0a01 	vldr	s1, [sp, #4]
 8005a94:	ed9d 0a00 	vldr	s0, [sp]
 8005a98:	f000 f974 	bl	8005d84 <__kernel_cosf>
 8005a9c:	e7e3      	b.n	8005a66 <sinf+0x2a>
 8005a9e:	eddd 0a01 	vldr	s1, [sp, #4]
 8005aa2:	ed9d 0a00 	vldr	s0, [sp]
 8005aa6:	2001      	movs	r0, #1
 8005aa8:	f000 fc42 	bl	8006330 <__kernel_sinf>
 8005aac:	eeb1 0a40 	vneg.f32	s0, s0
 8005ab0:	e7d9      	b.n	8005a66 <sinf+0x2a>
 8005ab2:	eddd 0a01 	vldr	s1, [sp, #4]
 8005ab6:	ed9d 0a00 	vldr	s0, [sp]
 8005aba:	f000 f963 	bl	8005d84 <__kernel_cosf>
 8005abe:	e7f5      	b.n	8005aac <sinf+0x70>
 8005ac0:	3f490fd8 	.word	0x3f490fd8
 8005ac4:	00000000 	.word	0x00000000

08005ac8 <sqrtf>:
 8005ac8:	b508      	push	{r3, lr}
 8005aca:	ed2d 8b02 	vpush	{d8}
 8005ace:	eeb0 8a40 	vmov.f32	s16, s0
 8005ad2:	f000 f953 	bl	8005d7c <__ieee754_sqrtf>
 8005ad6:	eeb4 8a48 	vcmp.f32	s16, s16
 8005ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ade:	d60c      	bvs.n	8005afa <sqrtf+0x32>
 8005ae0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8005b00 <sqrtf+0x38>
 8005ae4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aec:	d505      	bpl.n	8005afa <sqrtf+0x32>
 8005aee:	f7ff fe0d 	bl	800570c <__errno>
 8005af2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005af6:	2321      	movs	r3, #33	; 0x21
 8005af8:	6003      	str	r3, [r0, #0]
 8005afa:	ecbd 8b02 	vpop	{d8}
 8005afe:	bd08      	pop	{r3, pc}
 8005b00:	00000000 	.word	0x00000000

08005b04 <__ieee754_rem_pio2f>:
 8005b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b06:	ee10 6a10 	vmov	r6, s0
 8005b0a:	4b8e      	ldr	r3, [pc, #568]	; (8005d44 <__ieee754_rem_pio2f+0x240>)
 8005b0c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005b10:	429d      	cmp	r5, r3
 8005b12:	b087      	sub	sp, #28
 8005b14:	eef0 7a40 	vmov.f32	s15, s0
 8005b18:	4604      	mov	r4, r0
 8005b1a:	dc05      	bgt.n	8005b28 <__ieee754_rem_pio2f+0x24>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	ed80 0a00 	vstr	s0, [r0]
 8005b22:	6043      	str	r3, [r0, #4]
 8005b24:	2000      	movs	r0, #0
 8005b26:	e01a      	b.n	8005b5e <__ieee754_rem_pio2f+0x5a>
 8005b28:	4b87      	ldr	r3, [pc, #540]	; (8005d48 <__ieee754_rem_pio2f+0x244>)
 8005b2a:	429d      	cmp	r5, r3
 8005b2c:	dc46      	bgt.n	8005bbc <__ieee754_rem_pio2f+0xb8>
 8005b2e:	2e00      	cmp	r6, #0
 8005b30:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8005d4c <__ieee754_rem_pio2f+0x248>
 8005b34:	4b86      	ldr	r3, [pc, #536]	; (8005d50 <__ieee754_rem_pio2f+0x24c>)
 8005b36:	f025 050f 	bic.w	r5, r5, #15
 8005b3a:	dd1f      	ble.n	8005b7c <__ieee754_rem_pio2f+0x78>
 8005b3c:	429d      	cmp	r5, r3
 8005b3e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005b42:	d00e      	beq.n	8005b62 <__ieee754_rem_pio2f+0x5e>
 8005b44:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8005d54 <__ieee754_rem_pio2f+0x250>
 8005b48:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8005b4c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005b50:	ed80 0a00 	vstr	s0, [r0]
 8005b54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b58:	2001      	movs	r0, #1
 8005b5a:	edc4 7a01 	vstr	s15, [r4, #4]
 8005b5e:	b007      	add	sp, #28
 8005b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b62:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8005d58 <__ieee754_rem_pio2f+0x254>
 8005b66:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8005d5c <__ieee754_rem_pio2f+0x258>
 8005b6a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005b6e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8005b72:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005b76:	edc0 6a00 	vstr	s13, [r0]
 8005b7a:	e7eb      	b.n	8005b54 <__ieee754_rem_pio2f+0x50>
 8005b7c:	429d      	cmp	r5, r3
 8005b7e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005b82:	d00e      	beq.n	8005ba2 <__ieee754_rem_pio2f+0x9e>
 8005b84:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8005d54 <__ieee754_rem_pio2f+0x250>
 8005b88:	ee37 0a87 	vadd.f32	s0, s15, s14
 8005b8c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005b90:	ed80 0a00 	vstr	s0, [r0]
 8005b94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b98:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9c:	edc4 7a01 	vstr	s15, [r4, #4]
 8005ba0:	e7dd      	b.n	8005b5e <__ieee754_rem_pio2f+0x5a>
 8005ba2:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8005d58 <__ieee754_rem_pio2f+0x254>
 8005ba6:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8005d5c <__ieee754_rem_pio2f+0x258>
 8005baa:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005bae:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005bb2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005bb6:	edc0 6a00 	vstr	s13, [r0]
 8005bba:	e7eb      	b.n	8005b94 <__ieee754_rem_pio2f+0x90>
 8005bbc:	4b68      	ldr	r3, [pc, #416]	; (8005d60 <__ieee754_rem_pio2f+0x25c>)
 8005bbe:	429d      	cmp	r5, r3
 8005bc0:	dc72      	bgt.n	8005ca8 <__ieee754_rem_pio2f+0x1a4>
 8005bc2:	f7ff ff33 	bl	8005a2c <fabsf>
 8005bc6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8005d64 <__ieee754_rem_pio2f+0x260>
 8005bca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005bce:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005bd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005bd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bda:	ee17 0a90 	vmov	r0, s15
 8005bde:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8005d4c <__ieee754_rem_pio2f+0x248>
 8005be2:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005be6:	281f      	cmp	r0, #31
 8005be8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8005d54 <__ieee754_rem_pio2f+0x250>
 8005bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf0:	eeb1 6a47 	vneg.f32	s12, s14
 8005bf4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005bf8:	ee16 2a90 	vmov	r2, s13
 8005bfc:	dc1c      	bgt.n	8005c38 <__ieee754_rem_pio2f+0x134>
 8005bfe:	495a      	ldr	r1, [pc, #360]	; (8005d68 <__ieee754_rem_pio2f+0x264>)
 8005c00:	1e47      	subs	r7, r0, #1
 8005c02:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8005c06:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8005c0a:	428b      	cmp	r3, r1
 8005c0c:	d014      	beq.n	8005c38 <__ieee754_rem_pio2f+0x134>
 8005c0e:	6022      	str	r2, [r4, #0]
 8005c10:	ed94 7a00 	vldr	s14, [r4]
 8005c14:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c18:	2e00      	cmp	r6, #0
 8005c1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c1e:	ed84 0a01 	vstr	s0, [r4, #4]
 8005c22:	da9c      	bge.n	8005b5e <__ieee754_rem_pio2f+0x5a>
 8005c24:	eeb1 7a47 	vneg.f32	s14, s14
 8005c28:	eeb1 0a40 	vneg.f32	s0, s0
 8005c2c:	ed84 7a00 	vstr	s14, [r4]
 8005c30:	ed84 0a01 	vstr	s0, [r4, #4]
 8005c34:	4240      	negs	r0, r0
 8005c36:	e792      	b.n	8005b5e <__ieee754_rem_pio2f+0x5a>
 8005c38:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005c3c:	15eb      	asrs	r3, r5, #23
 8005c3e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8005c42:	2d08      	cmp	r5, #8
 8005c44:	dde3      	ble.n	8005c0e <__ieee754_rem_pio2f+0x10a>
 8005c46:	eddf 7a44 	vldr	s15, [pc, #272]	; 8005d58 <__ieee754_rem_pio2f+0x254>
 8005c4a:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005d5c <__ieee754_rem_pio2f+0x258>
 8005c4e:	eef0 6a40 	vmov.f32	s13, s0
 8005c52:	eee6 6a27 	vfma.f32	s13, s12, s15
 8005c56:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005c5a:	eea6 0a27 	vfma.f32	s0, s12, s15
 8005c5e:	eef0 7a40 	vmov.f32	s15, s0
 8005c62:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005c66:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005c6a:	ee15 2a90 	vmov	r2, s11
 8005c6e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005c72:	1a5b      	subs	r3, r3, r1
 8005c74:	2b19      	cmp	r3, #25
 8005c76:	dc04      	bgt.n	8005c82 <__ieee754_rem_pio2f+0x17e>
 8005c78:	edc4 5a00 	vstr	s11, [r4]
 8005c7c:	eeb0 0a66 	vmov.f32	s0, s13
 8005c80:	e7c6      	b.n	8005c10 <__ieee754_rem_pio2f+0x10c>
 8005c82:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8005d6c <__ieee754_rem_pio2f+0x268>
 8005c86:	eeb0 0a66 	vmov.f32	s0, s13
 8005c8a:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005c8e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005c92:	eddf 6a37 	vldr	s13, [pc, #220]	; 8005d70 <__ieee754_rem_pio2f+0x26c>
 8005c96:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005c9a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005c9e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005ca2:	ed84 7a00 	vstr	s14, [r4]
 8005ca6:	e7b3      	b.n	8005c10 <__ieee754_rem_pio2f+0x10c>
 8005ca8:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005cac:	db06      	blt.n	8005cbc <__ieee754_rem_pio2f+0x1b8>
 8005cae:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005cb2:	edc0 7a01 	vstr	s15, [r0, #4]
 8005cb6:	edc0 7a00 	vstr	s15, [r0]
 8005cba:	e733      	b.n	8005b24 <__ieee754_rem_pio2f+0x20>
 8005cbc:	15ea      	asrs	r2, r5, #23
 8005cbe:	3a86      	subs	r2, #134	; 0x86
 8005cc0:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8005cc4:	ee07 3a90 	vmov	s15, r3
 8005cc8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005ccc:	eddf 6a29 	vldr	s13, [pc, #164]	; 8005d74 <__ieee754_rem_pio2f+0x270>
 8005cd0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005cd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cd8:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005cdc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ce0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005ce4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005ce8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cec:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005cf0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005cf4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cfc:	edcd 7a05 	vstr	s15, [sp, #20]
 8005d00:	d11e      	bne.n	8005d40 <__ieee754_rem_pio2f+0x23c>
 8005d02:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d0a:	bf14      	ite	ne
 8005d0c:	2302      	movne	r3, #2
 8005d0e:	2301      	moveq	r3, #1
 8005d10:	4919      	ldr	r1, [pc, #100]	; (8005d78 <__ieee754_rem_pio2f+0x274>)
 8005d12:	9101      	str	r1, [sp, #4]
 8005d14:	2102      	movs	r1, #2
 8005d16:	9100      	str	r1, [sp, #0]
 8005d18:	a803      	add	r0, sp, #12
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	f000 f892 	bl	8005e44 <__kernel_rem_pio2f>
 8005d20:	2e00      	cmp	r6, #0
 8005d22:	f6bf af1c 	bge.w	8005b5e <__ieee754_rem_pio2f+0x5a>
 8005d26:	edd4 7a00 	vldr	s15, [r4]
 8005d2a:	eef1 7a67 	vneg.f32	s15, s15
 8005d2e:	edc4 7a00 	vstr	s15, [r4]
 8005d32:	edd4 7a01 	vldr	s15, [r4, #4]
 8005d36:	eef1 7a67 	vneg.f32	s15, s15
 8005d3a:	edc4 7a01 	vstr	s15, [r4, #4]
 8005d3e:	e779      	b.n	8005c34 <__ieee754_rem_pio2f+0x130>
 8005d40:	2303      	movs	r3, #3
 8005d42:	e7e5      	b.n	8005d10 <__ieee754_rem_pio2f+0x20c>
 8005d44:	3f490fd8 	.word	0x3f490fd8
 8005d48:	4016cbe3 	.word	0x4016cbe3
 8005d4c:	3fc90f80 	.word	0x3fc90f80
 8005d50:	3fc90fd0 	.word	0x3fc90fd0
 8005d54:	37354443 	.word	0x37354443
 8005d58:	37354400 	.word	0x37354400
 8005d5c:	2e85a308 	.word	0x2e85a308
 8005d60:	43490f80 	.word	0x43490f80
 8005d64:	3f22f984 	.word	0x3f22f984
 8005d68:	08006598 	.word	0x08006598
 8005d6c:	2e85a300 	.word	0x2e85a300
 8005d70:	248d3132 	.word	0x248d3132
 8005d74:	43800000 	.word	0x43800000
 8005d78:	08006618 	.word	0x08006618

08005d7c <__ieee754_sqrtf>:
 8005d7c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005d80:	4770      	bx	lr
	...

08005d84 <__kernel_cosf>:
 8005d84:	ee10 3a10 	vmov	r3, s0
 8005d88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d8c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8005d90:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005d94:	da05      	bge.n	8005da2 <__kernel_cosf+0x1e>
 8005d96:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005d9a:	ee17 2a90 	vmov	r2, s15
 8005d9e:	2a00      	cmp	r2, #0
 8005da0:	d03d      	beq.n	8005e1e <__kernel_cosf+0x9a>
 8005da2:	ee60 5a00 	vmul.f32	s11, s0, s0
 8005da6:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8005e24 <__kernel_cosf+0xa0>
 8005daa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005e28 <__kernel_cosf+0xa4>
 8005dae:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8005e2c <__kernel_cosf+0xa8>
 8005db2:	4a1f      	ldr	r2, [pc, #124]	; (8005e30 <__kernel_cosf+0xac>)
 8005db4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8005db8:	4293      	cmp	r3, r2
 8005dba:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8005e34 <__kernel_cosf+0xb0>
 8005dbe:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005dc2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005e38 <__kernel_cosf+0xb4>
 8005dc6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8005dca:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8005e3c <__kernel_cosf+0xb8>
 8005dce:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005dd2:	eeb0 7a66 	vmov.f32	s14, s13
 8005dd6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8005dda:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8005dde:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8005de2:	ee67 6a25 	vmul.f32	s13, s14, s11
 8005de6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8005dea:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005dee:	dc04      	bgt.n	8005dfa <__kernel_cosf+0x76>
 8005df0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005df4:	ee36 0a47 	vsub.f32	s0, s12, s14
 8005df8:	4770      	bx	lr
 8005dfa:	4a11      	ldr	r2, [pc, #68]	; (8005e40 <__kernel_cosf+0xbc>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	bfda      	itte	le
 8005e00:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8005e04:	ee06 3a90 	vmovle	s13, r3
 8005e08:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8005e0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005e10:	ee36 0a66 	vsub.f32	s0, s12, s13
 8005e14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e18:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005e1c:	4770      	bx	lr
 8005e1e:	eeb0 0a46 	vmov.f32	s0, s12
 8005e22:	4770      	bx	lr
 8005e24:	ad47d74e 	.word	0xad47d74e
 8005e28:	310f74f6 	.word	0x310f74f6
 8005e2c:	3d2aaaab 	.word	0x3d2aaaab
 8005e30:	3e999999 	.word	0x3e999999
 8005e34:	b493f27c 	.word	0xb493f27c
 8005e38:	37d00d01 	.word	0x37d00d01
 8005e3c:	bab60b61 	.word	0xbab60b61
 8005e40:	3f480000 	.word	0x3f480000

08005e44 <__kernel_rem_pio2f>:
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	ed2d 8b04 	vpush	{d8-d9}
 8005e4c:	b0d9      	sub	sp, #356	; 0x164
 8005e4e:	4688      	mov	r8, r1
 8005e50:	9002      	str	r0, [sp, #8]
 8005e52:	49bb      	ldr	r1, [pc, #748]	; (8006140 <__kernel_rem_pio2f+0x2fc>)
 8005e54:	9866      	ldr	r0, [sp, #408]	; 0x198
 8005e56:	9301      	str	r3, [sp, #4]
 8005e58:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8005e5c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8005e60:	1e59      	subs	r1, r3, #1
 8005e62:	1d13      	adds	r3, r2, #4
 8005e64:	db27      	blt.n	8005eb6 <__kernel_rem_pio2f+0x72>
 8005e66:	f1b2 0b03 	subs.w	fp, r2, #3
 8005e6a:	bf48      	it	mi
 8005e6c:	f102 0b04 	addmi.w	fp, r2, #4
 8005e70:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8005e74:	1c45      	adds	r5, r0, #1
 8005e76:	00ec      	lsls	r4, r5, #3
 8005e78:	1a47      	subs	r7, r0, r1
 8005e7a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8006150 <__kernel_rem_pio2f+0x30c>
 8005e7e:	9403      	str	r4, [sp, #12]
 8005e80:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8005e84:	eb0a 0c01 	add.w	ip, sl, r1
 8005e88:	ae1c      	add	r6, sp, #112	; 0x70
 8005e8a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8005e8e:	2400      	movs	r4, #0
 8005e90:	4564      	cmp	r4, ip
 8005e92:	dd12      	ble.n	8005eba <__kernel_rem_pio2f+0x76>
 8005e94:	9b01      	ldr	r3, [sp, #4]
 8005e96:	ac1c      	add	r4, sp, #112	; 0x70
 8005e98:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8005e9c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8005ea0:	f04f 0c00 	mov.w	ip, #0
 8005ea4:	45d4      	cmp	ip, sl
 8005ea6:	dc27      	bgt.n	8005ef8 <__kernel_rem_pio2f+0xb4>
 8005ea8:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8005eac:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8006150 <__kernel_rem_pio2f+0x30c>
 8005eb0:	4627      	mov	r7, r4
 8005eb2:	2600      	movs	r6, #0
 8005eb4:	e016      	b.n	8005ee4 <__kernel_rem_pio2f+0xa0>
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	e7dc      	b.n	8005e74 <__kernel_rem_pio2f+0x30>
 8005eba:	42e7      	cmn	r7, r4
 8005ebc:	bf5d      	ittte	pl
 8005ebe:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8005ec2:	ee07 3a90 	vmovpl	s15, r3
 8005ec6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005eca:	eef0 7a47 	vmovmi.f32	s15, s14
 8005ece:	ece6 7a01 	vstmia	r6!, {s15}
 8005ed2:	3401      	adds	r4, #1
 8005ed4:	e7dc      	b.n	8005e90 <__kernel_rem_pio2f+0x4c>
 8005ed6:	ecf9 6a01 	vldmia	r9!, {s13}
 8005eda:	ed97 7a00 	vldr	s14, [r7]
 8005ede:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005ee2:	3601      	adds	r6, #1
 8005ee4:	428e      	cmp	r6, r1
 8005ee6:	f1a7 0704 	sub.w	r7, r7, #4
 8005eea:	ddf4      	ble.n	8005ed6 <__kernel_rem_pio2f+0x92>
 8005eec:	eceb 7a01 	vstmia	fp!, {s15}
 8005ef0:	f10c 0c01 	add.w	ip, ip, #1
 8005ef4:	3404      	adds	r4, #4
 8005ef6:	e7d5      	b.n	8005ea4 <__kernel_rem_pio2f+0x60>
 8005ef8:	ab08      	add	r3, sp, #32
 8005efa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005efe:	eddf 8a93 	vldr	s17, [pc, #588]	; 800614c <__kernel_rem_pio2f+0x308>
 8005f02:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8006148 <__kernel_rem_pio2f+0x304>
 8005f06:	9304      	str	r3, [sp, #16]
 8005f08:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8005f0c:	4656      	mov	r6, sl
 8005f0e:	00b3      	lsls	r3, r6, #2
 8005f10:	9305      	str	r3, [sp, #20]
 8005f12:	ab58      	add	r3, sp, #352	; 0x160
 8005f14:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8005f18:	ac08      	add	r4, sp, #32
 8005f1a:	ab44      	add	r3, sp, #272	; 0x110
 8005f1c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8005f20:	46a4      	mov	ip, r4
 8005f22:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8005f26:	4637      	mov	r7, r6
 8005f28:	2f00      	cmp	r7, #0
 8005f2a:	f1a0 0004 	sub.w	r0, r0, #4
 8005f2e:	dc4f      	bgt.n	8005fd0 <__kernel_rem_pio2f+0x18c>
 8005f30:	4628      	mov	r0, r5
 8005f32:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8005f36:	f000 fa85 	bl	8006444 <scalbnf>
 8005f3a:	eeb0 8a40 	vmov.f32	s16, s0
 8005f3e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8005f42:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005f46:	f000 fa3b 	bl	80063c0 <floorf>
 8005f4a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8005f4e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005f52:	2d00      	cmp	r5, #0
 8005f54:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8005f58:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005f5c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8005f60:	ee17 9a90 	vmov	r9, s15
 8005f64:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005f68:	dd44      	ble.n	8005ff4 <__kernel_rem_pio2f+0x1b0>
 8005f6a:	f106 3cff 	add.w	ip, r6, #4294967295
 8005f6e:	ab08      	add	r3, sp, #32
 8005f70:	f1c5 0e08 	rsb	lr, r5, #8
 8005f74:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8005f78:	fa47 f00e 	asr.w	r0, r7, lr
 8005f7c:	4481      	add	r9, r0
 8005f7e:	fa00 f00e 	lsl.w	r0, r0, lr
 8005f82:	1a3f      	subs	r7, r7, r0
 8005f84:	f1c5 0007 	rsb	r0, r5, #7
 8005f88:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8005f8c:	4107      	asrs	r7, r0
 8005f8e:	2f00      	cmp	r7, #0
 8005f90:	dd3f      	ble.n	8006012 <__kernel_rem_pio2f+0x1ce>
 8005f92:	f04f 0e00 	mov.w	lr, #0
 8005f96:	f109 0901 	add.w	r9, r9, #1
 8005f9a:	4673      	mov	r3, lr
 8005f9c:	4576      	cmp	r6, lr
 8005f9e:	dc6b      	bgt.n	8006078 <__kernel_rem_pio2f+0x234>
 8005fa0:	2d00      	cmp	r5, #0
 8005fa2:	dd04      	ble.n	8005fae <__kernel_rem_pio2f+0x16a>
 8005fa4:	2d01      	cmp	r5, #1
 8005fa6:	d078      	beq.n	800609a <__kernel_rem_pio2f+0x256>
 8005fa8:	2d02      	cmp	r5, #2
 8005faa:	f000 8081 	beq.w	80060b0 <__kernel_rem_pio2f+0x26c>
 8005fae:	2f02      	cmp	r7, #2
 8005fb0:	d12f      	bne.n	8006012 <__kernel_rem_pio2f+0x1ce>
 8005fb2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8005fb6:	ee30 8a48 	vsub.f32	s16, s0, s16
 8005fba:	b353      	cbz	r3, 8006012 <__kernel_rem_pio2f+0x1ce>
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8005fc2:	f000 fa3f 	bl	8006444 <scalbnf>
 8005fc6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8005fca:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005fce:	e020      	b.n	8006012 <__kernel_rem_pio2f+0x1ce>
 8005fd0:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005fd4:	3f01      	subs	r7, #1
 8005fd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fde:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8005fe2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005fe6:	ecac 0a01 	vstmia	ip!, {s0}
 8005fea:	ed90 0a00 	vldr	s0, [r0]
 8005fee:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005ff2:	e799      	b.n	8005f28 <__kernel_rem_pio2f+0xe4>
 8005ff4:	d105      	bne.n	8006002 <__kernel_rem_pio2f+0x1be>
 8005ff6:	1e70      	subs	r0, r6, #1
 8005ff8:	ab08      	add	r3, sp, #32
 8005ffa:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8005ffe:	11ff      	asrs	r7, r7, #7
 8006000:	e7c5      	b.n	8005f8e <__kernel_rem_pio2f+0x14a>
 8006002:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006006:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800600a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800600e:	da31      	bge.n	8006074 <__kernel_rem_pio2f+0x230>
 8006010:	2700      	movs	r7, #0
 8006012:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800601a:	f040 809b 	bne.w	8006154 <__kernel_rem_pio2f+0x310>
 800601e:	1e74      	subs	r4, r6, #1
 8006020:	46a4      	mov	ip, r4
 8006022:	2000      	movs	r0, #0
 8006024:	45d4      	cmp	ip, sl
 8006026:	da4a      	bge.n	80060be <__kernel_rem_pio2f+0x27a>
 8006028:	2800      	cmp	r0, #0
 800602a:	d07a      	beq.n	8006122 <__kernel_rem_pio2f+0x2de>
 800602c:	ab08      	add	r3, sp, #32
 800602e:	3d08      	subs	r5, #8
 8006030:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8081 	beq.w	800613c <__kernel_rem_pio2f+0x2f8>
 800603a:	4628      	mov	r0, r5
 800603c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006040:	00a5      	lsls	r5, r4, #2
 8006042:	f000 f9ff 	bl	8006444 <scalbnf>
 8006046:	aa44      	add	r2, sp, #272	; 0x110
 8006048:	1d2b      	adds	r3, r5, #4
 800604a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800614c <__kernel_rem_pio2f+0x308>
 800604e:	18d1      	adds	r1, r2, r3
 8006050:	4622      	mov	r2, r4
 8006052:	2a00      	cmp	r2, #0
 8006054:	f280 80ae 	bge.w	80061b4 <__kernel_rem_pio2f+0x370>
 8006058:	4622      	mov	r2, r4
 800605a:	2a00      	cmp	r2, #0
 800605c:	f2c0 80cc 	blt.w	80061f8 <__kernel_rem_pio2f+0x3b4>
 8006060:	a944      	add	r1, sp, #272	; 0x110
 8006062:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8006066:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8006144 <__kernel_rem_pio2f+0x300>
 800606a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8006150 <__kernel_rem_pio2f+0x30c>
 800606e:	2000      	movs	r0, #0
 8006070:	1aa1      	subs	r1, r4, r2
 8006072:	e0b6      	b.n	80061e2 <__kernel_rem_pio2f+0x39e>
 8006074:	2702      	movs	r7, #2
 8006076:	e78c      	b.n	8005f92 <__kernel_rem_pio2f+0x14e>
 8006078:	6820      	ldr	r0, [r4, #0]
 800607a:	b94b      	cbnz	r3, 8006090 <__kernel_rem_pio2f+0x24c>
 800607c:	b118      	cbz	r0, 8006086 <__kernel_rem_pio2f+0x242>
 800607e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006082:	6020      	str	r0, [r4, #0]
 8006084:	2001      	movs	r0, #1
 8006086:	f10e 0e01 	add.w	lr, lr, #1
 800608a:	3404      	adds	r4, #4
 800608c:	4603      	mov	r3, r0
 800608e:	e785      	b.n	8005f9c <__kernel_rem_pio2f+0x158>
 8006090:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8006094:	6020      	str	r0, [r4, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	e7f5      	b.n	8006086 <__kernel_rem_pio2f+0x242>
 800609a:	1e74      	subs	r4, r6, #1
 800609c:	a808      	add	r0, sp, #32
 800609e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80060a2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80060a6:	f10d 0c20 	add.w	ip, sp, #32
 80060aa:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 80060ae:	e77e      	b.n	8005fae <__kernel_rem_pio2f+0x16a>
 80060b0:	1e74      	subs	r4, r6, #1
 80060b2:	a808      	add	r0, sp, #32
 80060b4:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80060b8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80060bc:	e7f3      	b.n	80060a6 <__kernel_rem_pio2f+0x262>
 80060be:	ab08      	add	r3, sp, #32
 80060c0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80060c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80060c8:	4318      	orrs	r0, r3
 80060ca:	e7ab      	b.n	8006024 <__kernel_rem_pio2f+0x1e0>
 80060cc:	f10c 0c01 	add.w	ip, ip, #1
 80060d0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 80060d4:	2c00      	cmp	r4, #0
 80060d6:	d0f9      	beq.n	80060cc <__kernel_rem_pio2f+0x288>
 80060d8:	9b05      	ldr	r3, [sp, #20]
 80060da:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80060de:	eb0d 0003 	add.w	r0, sp, r3
 80060e2:	9b01      	ldr	r3, [sp, #4]
 80060e4:	18f4      	adds	r4, r6, r3
 80060e6:	ab1c      	add	r3, sp, #112	; 0x70
 80060e8:	1c77      	adds	r7, r6, #1
 80060ea:	384c      	subs	r0, #76	; 0x4c
 80060ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80060f0:	4466      	add	r6, ip
 80060f2:	42be      	cmp	r6, r7
 80060f4:	f6ff af0b 	blt.w	8005f0e <__kernel_rem_pio2f+0xca>
 80060f8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80060fc:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006100:	ee07 3a90 	vmov	s15, r3
 8006104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006108:	f04f 0c00 	mov.w	ip, #0
 800610c:	ece4 7a01 	vstmia	r4!, {s15}
 8006110:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8006150 <__kernel_rem_pio2f+0x30c>
 8006114:	46a1      	mov	r9, r4
 8006116:	458c      	cmp	ip, r1
 8006118:	dd07      	ble.n	800612a <__kernel_rem_pio2f+0x2e6>
 800611a:	ece0 7a01 	vstmia	r0!, {s15}
 800611e:	3701      	adds	r7, #1
 8006120:	e7e7      	b.n	80060f2 <__kernel_rem_pio2f+0x2ae>
 8006122:	9804      	ldr	r0, [sp, #16]
 8006124:	f04f 0c01 	mov.w	ip, #1
 8006128:	e7d2      	b.n	80060d0 <__kernel_rem_pio2f+0x28c>
 800612a:	ecfe 6a01 	vldmia	lr!, {s13}
 800612e:	ed39 7a01 	vldmdb	r9!, {s14}
 8006132:	f10c 0c01 	add.w	ip, ip, #1
 8006136:	eee6 7a87 	vfma.f32	s15, s13, s14
 800613a:	e7ec      	b.n	8006116 <__kernel_rem_pio2f+0x2d2>
 800613c:	3c01      	subs	r4, #1
 800613e:	e775      	b.n	800602c <__kernel_rem_pio2f+0x1e8>
 8006140:	0800695c 	.word	0x0800695c
 8006144:	08006930 	.word	0x08006930
 8006148:	43800000 	.word	0x43800000
 800614c:	3b800000 	.word	0x3b800000
 8006150:	00000000 	.word	0x00000000
 8006154:	9b03      	ldr	r3, [sp, #12]
 8006156:	eeb0 0a48 	vmov.f32	s0, s16
 800615a:	1a98      	subs	r0, r3, r2
 800615c:	f000 f972 	bl	8006444 <scalbnf>
 8006160:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8006148 <__kernel_rem_pio2f+0x304>
 8006164:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616c:	db19      	blt.n	80061a2 <__kernel_rem_pio2f+0x35e>
 800616e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800614c <__kernel_rem_pio2f+0x308>
 8006172:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006176:	aa08      	add	r2, sp, #32
 8006178:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800617c:	1c74      	adds	r4, r6, #1
 800617e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006182:	3508      	adds	r5, #8
 8006184:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006188:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800618c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006190:	ee10 3a10 	vmov	r3, s0
 8006194:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8006198:	ee17 3a90 	vmov	r3, s15
 800619c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80061a0:	e74b      	b.n	800603a <__kernel_rem_pio2f+0x1f6>
 80061a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80061a6:	aa08      	add	r2, sp, #32
 80061a8:	ee10 3a10 	vmov	r3, s0
 80061ac:	4634      	mov	r4, r6
 80061ae:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80061b2:	e742      	b.n	800603a <__kernel_rem_pio2f+0x1f6>
 80061b4:	a808      	add	r0, sp, #32
 80061b6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80061ba:	9001      	str	r0, [sp, #4]
 80061bc:	ee07 0a90 	vmov	s15, r0
 80061c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061c4:	3a01      	subs	r2, #1
 80061c6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80061ca:	ee20 0a07 	vmul.f32	s0, s0, s14
 80061ce:	ed61 7a01 	vstmdb	r1!, {s15}
 80061d2:	e73e      	b.n	8006052 <__kernel_rem_pio2f+0x20e>
 80061d4:	ecfc 6a01 	vldmia	ip!, {s13}
 80061d8:	ecb6 7a01 	vldmia	r6!, {s14}
 80061dc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80061e0:	3001      	adds	r0, #1
 80061e2:	4550      	cmp	r0, sl
 80061e4:	dc01      	bgt.n	80061ea <__kernel_rem_pio2f+0x3a6>
 80061e6:	4288      	cmp	r0, r1
 80061e8:	ddf4      	ble.n	80061d4 <__kernel_rem_pio2f+0x390>
 80061ea:	a858      	add	r0, sp, #352	; 0x160
 80061ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80061f0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80061f4:	3a01      	subs	r2, #1
 80061f6:	e730      	b.n	800605a <__kernel_rem_pio2f+0x216>
 80061f8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80061fa:	2a02      	cmp	r2, #2
 80061fc:	dc09      	bgt.n	8006212 <__kernel_rem_pio2f+0x3ce>
 80061fe:	2a00      	cmp	r2, #0
 8006200:	dc2a      	bgt.n	8006258 <__kernel_rem_pio2f+0x414>
 8006202:	d043      	beq.n	800628c <__kernel_rem_pio2f+0x448>
 8006204:	f009 0007 	and.w	r0, r9, #7
 8006208:	b059      	add	sp, #356	; 0x164
 800620a:	ecbd 8b04 	vpop	{d8-d9}
 800620e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006212:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8006214:	2b03      	cmp	r3, #3
 8006216:	d1f5      	bne.n	8006204 <__kernel_rem_pio2f+0x3c0>
 8006218:	ab30      	add	r3, sp, #192	; 0xc0
 800621a:	442b      	add	r3, r5
 800621c:	461a      	mov	r2, r3
 800621e:	4619      	mov	r1, r3
 8006220:	4620      	mov	r0, r4
 8006222:	2800      	cmp	r0, #0
 8006224:	f1a1 0104 	sub.w	r1, r1, #4
 8006228:	dc51      	bgt.n	80062ce <__kernel_rem_pio2f+0x48a>
 800622a:	4621      	mov	r1, r4
 800622c:	2901      	cmp	r1, #1
 800622e:	f1a2 0204 	sub.w	r2, r2, #4
 8006232:	dc5c      	bgt.n	80062ee <__kernel_rem_pio2f+0x4aa>
 8006234:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8006150 <__kernel_rem_pio2f+0x30c>
 8006238:	3304      	adds	r3, #4
 800623a:	2c01      	cmp	r4, #1
 800623c:	dc67      	bgt.n	800630e <__kernel_rem_pio2f+0x4ca>
 800623e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8006242:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8006246:	2f00      	cmp	r7, #0
 8006248:	d167      	bne.n	800631a <__kernel_rem_pio2f+0x4d6>
 800624a:	edc8 6a00 	vstr	s13, [r8]
 800624e:	ed88 7a01 	vstr	s14, [r8, #4]
 8006252:	edc8 7a02 	vstr	s15, [r8, #8]
 8006256:	e7d5      	b.n	8006204 <__kernel_rem_pio2f+0x3c0>
 8006258:	aa30      	add	r2, sp, #192	; 0xc0
 800625a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8006150 <__kernel_rem_pio2f+0x30c>
 800625e:	4413      	add	r3, r2
 8006260:	4622      	mov	r2, r4
 8006262:	2a00      	cmp	r2, #0
 8006264:	da24      	bge.n	80062b0 <__kernel_rem_pio2f+0x46c>
 8006266:	b34f      	cbz	r7, 80062bc <__kernel_rem_pio2f+0x478>
 8006268:	eef1 7a47 	vneg.f32	s15, s14
 800626c:	edc8 7a00 	vstr	s15, [r8]
 8006270:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8006274:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006278:	aa31      	add	r2, sp, #196	; 0xc4
 800627a:	2301      	movs	r3, #1
 800627c:	429c      	cmp	r4, r3
 800627e:	da20      	bge.n	80062c2 <__kernel_rem_pio2f+0x47e>
 8006280:	b10f      	cbz	r7, 8006286 <__kernel_rem_pio2f+0x442>
 8006282:	eef1 7a67 	vneg.f32	s15, s15
 8006286:	edc8 7a01 	vstr	s15, [r8, #4]
 800628a:	e7bb      	b.n	8006204 <__kernel_rem_pio2f+0x3c0>
 800628c:	aa30      	add	r2, sp, #192	; 0xc0
 800628e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8006150 <__kernel_rem_pio2f+0x30c>
 8006292:	4413      	add	r3, r2
 8006294:	2c00      	cmp	r4, #0
 8006296:	da05      	bge.n	80062a4 <__kernel_rem_pio2f+0x460>
 8006298:	b10f      	cbz	r7, 800629e <__kernel_rem_pio2f+0x45a>
 800629a:	eef1 7a67 	vneg.f32	s15, s15
 800629e:	edc8 7a00 	vstr	s15, [r8]
 80062a2:	e7af      	b.n	8006204 <__kernel_rem_pio2f+0x3c0>
 80062a4:	ed33 7a01 	vldmdb	r3!, {s14}
 80062a8:	3c01      	subs	r4, #1
 80062aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062ae:	e7f1      	b.n	8006294 <__kernel_rem_pio2f+0x450>
 80062b0:	ed73 7a01 	vldmdb	r3!, {s15}
 80062b4:	3a01      	subs	r2, #1
 80062b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062ba:	e7d2      	b.n	8006262 <__kernel_rem_pio2f+0x41e>
 80062bc:	eef0 7a47 	vmov.f32	s15, s14
 80062c0:	e7d4      	b.n	800626c <__kernel_rem_pio2f+0x428>
 80062c2:	ecb2 7a01 	vldmia	r2!, {s14}
 80062c6:	3301      	adds	r3, #1
 80062c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062cc:	e7d6      	b.n	800627c <__kernel_rem_pio2f+0x438>
 80062ce:	edd1 7a00 	vldr	s15, [r1]
 80062d2:	edd1 6a01 	vldr	s13, [r1, #4]
 80062d6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80062da:	3801      	subs	r0, #1
 80062dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062e0:	ed81 7a00 	vstr	s14, [r1]
 80062e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e8:	edc1 7a01 	vstr	s15, [r1, #4]
 80062ec:	e799      	b.n	8006222 <__kernel_rem_pio2f+0x3de>
 80062ee:	edd2 7a00 	vldr	s15, [r2]
 80062f2:	edd2 6a01 	vldr	s13, [r2, #4]
 80062f6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80062fa:	3901      	subs	r1, #1
 80062fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006300:	ed82 7a00 	vstr	s14, [r2]
 8006304:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006308:	edc2 7a01 	vstr	s15, [r2, #4]
 800630c:	e78e      	b.n	800622c <__kernel_rem_pio2f+0x3e8>
 800630e:	ed33 7a01 	vldmdb	r3!, {s14}
 8006312:	3c01      	subs	r4, #1
 8006314:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006318:	e78f      	b.n	800623a <__kernel_rem_pio2f+0x3f6>
 800631a:	eef1 6a66 	vneg.f32	s13, s13
 800631e:	eeb1 7a47 	vneg.f32	s14, s14
 8006322:	edc8 6a00 	vstr	s13, [r8]
 8006326:	ed88 7a01 	vstr	s14, [r8, #4]
 800632a:	eef1 7a67 	vneg.f32	s15, s15
 800632e:	e790      	b.n	8006252 <__kernel_rem_pio2f+0x40e>

08006330 <__kernel_sinf>:
 8006330:	ee10 3a10 	vmov	r3, s0
 8006334:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006338:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800633c:	da04      	bge.n	8006348 <__kernel_sinf+0x18>
 800633e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006342:	ee17 3a90 	vmov	r3, s15
 8006346:	b35b      	cbz	r3, 80063a0 <__kernel_sinf+0x70>
 8006348:	ee20 7a00 	vmul.f32	s14, s0, s0
 800634c:	eddf 7a15 	vldr	s15, [pc, #84]	; 80063a4 <__kernel_sinf+0x74>
 8006350:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80063a8 <__kernel_sinf+0x78>
 8006354:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006358:	eddf 7a14 	vldr	s15, [pc, #80]	; 80063ac <__kernel_sinf+0x7c>
 800635c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006360:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80063b0 <__kernel_sinf+0x80>
 8006364:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006368:	eddf 7a12 	vldr	s15, [pc, #72]	; 80063b4 <__kernel_sinf+0x84>
 800636c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006370:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006374:	b930      	cbnz	r0, 8006384 <__kernel_sinf+0x54>
 8006376:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80063b8 <__kernel_sinf+0x88>
 800637a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800637e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8006382:	4770      	bx	lr
 8006384:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006388:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800638c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006390:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006394:	eddf 7a09 	vldr	s15, [pc, #36]	; 80063bc <__kernel_sinf+0x8c>
 8006398:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800639c:	ee30 0a60 	vsub.f32	s0, s0, s1
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	2f2ec9d3 	.word	0x2f2ec9d3
 80063a8:	b2d72f34 	.word	0xb2d72f34
 80063ac:	3638ef1b 	.word	0x3638ef1b
 80063b0:	b9500d01 	.word	0xb9500d01
 80063b4:	3c088889 	.word	0x3c088889
 80063b8:	be2aaaab 	.word	0xbe2aaaab
 80063bc:	3e2aaaab 	.word	0x3e2aaaab

080063c0 <floorf>:
 80063c0:	ee10 3a10 	vmov	r3, s0
 80063c4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80063c8:	3a7f      	subs	r2, #127	; 0x7f
 80063ca:	2a16      	cmp	r2, #22
 80063cc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80063d0:	dc2a      	bgt.n	8006428 <floorf+0x68>
 80063d2:	2a00      	cmp	r2, #0
 80063d4:	da11      	bge.n	80063fa <floorf+0x3a>
 80063d6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8006438 <floorf+0x78>
 80063da:	ee30 0a27 	vadd.f32	s0, s0, s15
 80063de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80063e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063e6:	dd05      	ble.n	80063f4 <floorf+0x34>
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	da23      	bge.n	8006434 <floorf+0x74>
 80063ec:	4a13      	ldr	r2, [pc, #76]	; (800643c <floorf+0x7c>)
 80063ee:	2900      	cmp	r1, #0
 80063f0:	bf18      	it	ne
 80063f2:	4613      	movne	r3, r2
 80063f4:	ee00 3a10 	vmov	s0, r3
 80063f8:	4770      	bx	lr
 80063fa:	4911      	ldr	r1, [pc, #68]	; (8006440 <floorf+0x80>)
 80063fc:	4111      	asrs	r1, r2
 80063fe:	420b      	tst	r3, r1
 8006400:	d0fa      	beq.n	80063f8 <floorf+0x38>
 8006402:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006438 <floorf+0x78>
 8006406:	ee30 0a27 	vadd.f32	s0, s0, s15
 800640a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800640e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006412:	ddef      	ble.n	80063f4 <floorf+0x34>
 8006414:	2b00      	cmp	r3, #0
 8006416:	bfbe      	ittt	lt
 8006418:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800641c:	fa40 f202 	asrlt.w	r2, r0, r2
 8006420:	189b      	addlt	r3, r3, r2
 8006422:	ea23 0301 	bic.w	r3, r3, r1
 8006426:	e7e5      	b.n	80063f4 <floorf+0x34>
 8006428:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800642c:	d3e4      	bcc.n	80063f8 <floorf+0x38>
 800642e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006432:	4770      	bx	lr
 8006434:	2300      	movs	r3, #0
 8006436:	e7dd      	b.n	80063f4 <floorf+0x34>
 8006438:	7149f2ca 	.word	0x7149f2ca
 800643c:	bf800000 	.word	0xbf800000
 8006440:	007fffff 	.word	0x007fffff

08006444 <scalbnf>:
 8006444:	ee10 3a10 	vmov	r3, s0
 8006448:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800644c:	d025      	beq.n	800649a <scalbnf+0x56>
 800644e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8006452:	d302      	bcc.n	800645a <scalbnf+0x16>
 8006454:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006458:	4770      	bx	lr
 800645a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800645e:	d122      	bne.n	80064a6 <scalbnf+0x62>
 8006460:	4b2a      	ldr	r3, [pc, #168]	; (800650c <scalbnf+0xc8>)
 8006462:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006510 <scalbnf+0xcc>
 8006466:	4298      	cmp	r0, r3
 8006468:	ee20 0a27 	vmul.f32	s0, s0, s15
 800646c:	db16      	blt.n	800649c <scalbnf+0x58>
 800646e:	ee10 3a10 	vmov	r3, s0
 8006472:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006476:	3a19      	subs	r2, #25
 8006478:	4402      	add	r2, r0
 800647a:	2afe      	cmp	r2, #254	; 0xfe
 800647c:	dd15      	ble.n	80064aa <scalbnf+0x66>
 800647e:	ee10 3a10 	vmov	r3, s0
 8006482:	eddf 7a24 	vldr	s15, [pc, #144]	; 8006514 <scalbnf+0xd0>
 8006486:	eddf 6a24 	vldr	s13, [pc, #144]	; 8006518 <scalbnf+0xd4>
 800648a:	2b00      	cmp	r3, #0
 800648c:	eeb0 7a67 	vmov.f32	s14, s15
 8006490:	bfb8      	it	lt
 8006492:	eef0 7a66 	vmovlt.f32	s15, s13
 8006496:	ee27 0a27 	vmul.f32	s0, s14, s15
 800649a:	4770      	bx	lr
 800649c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800651c <scalbnf+0xd8>
 80064a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80064a4:	4770      	bx	lr
 80064a6:	0dd2      	lsrs	r2, r2, #23
 80064a8:	e7e6      	b.n	8006478 <scalbnf+0x34>
 80064aa:	2a00      	cmp	r2, #0
 80064ac:	dd06      	ble.n	80064bc <scalbnf+0x78>
 80064ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80064b2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80064b6:	ee00 3a10 	vmov	s0, r3
 80064ba:	4770      	bx	lr
 80064bc:	f112 0f16 	cmn.w	r2, #22
 80064c0:	da1a      	bge.n	80064f8 <scalbnf+0xb4>
 80064c2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80064c6:	4298      	cmp	r0, r3
 80064c8:	ee10 3a10 	vmov	r3, s0
 80064cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064d0:	dd0a      	ble.n	80064e8 <scalbnf+0xa4>
 80064d2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8006514 <scalbnf+0xd0>
 80064d6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006518 <scalbnf+0xd4>
 80064da:	eef0 7a40 	vmov.f32	s15, s0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	bf18      	it	ne
 80064e2:	eeb0 0a47 	vmovne.f32	s0, s14
 80064e6:	e7db      	b.n	80064a0 <scalbnf+0x5c>
 80064e8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800651c <scalbnf+0xd8>
 80064ec:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8006520 <scalbnf+0xdc>
 80064f0:	eef0 7a40 	vmov.f32	s15, s0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	e7f3      	b.n	80064e0 <scalbnf+0x9c>
 80064f8:	3219      	adds	r2, #25
 80064fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80064fe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8006502:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006524 <scalbnf+0xe0>
 8006506:	ee07 3a10 	vmov	s14, r3
 800650a:	e7c4      	b.n	8006496 <scalbnf+0x52>
 800650c:	ffff3cb0 	.word	0xffff3cb0
 8006510:	4c000000 	.word	0x4c000000
 8006514:	7149f2ca 	.word	0x7149f2ca
 8006518:	f149f2ca 	.word	0xf149f2ca
 800651c:	0da24260 	.word	0x0da24260
 8006520:	8da24260 	.word	0x8da24260
 8006524:	33000000 	.word	0x33000000

08006528 <_init>:
 8006528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800652a:	bf00      	nop
 800652c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800652e:	bc08      	pop	{r3}
 8006530:	469e      	mov	lr, r3
 8006532:	4770      	bx	lr

08006534 <_fini>:
 8006534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006536:	bf00      	nop
 8006538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800653a:	bc08      	pop	{r3}
 800653c:	469e      	mov	lr, r3
 800653e:	4770      	bx	lr
