{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513048828942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513048828949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 22:20:28 2017 " "Processing started: Mon Dec 11 22:20:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513048828949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048828949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048828949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513048829373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513048829374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "pc_controller.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/pc_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1_8bits " "Found entity 1: mux16_1_8bits" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/mux16_1_8bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840263 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/mux.v" 13 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1513048840271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/mux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_rom " "Found entity 1: instruction_rom" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instr_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file function_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Found entity 1: function_unit" {  } { { "function_unit.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/function_unit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2504simplecomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2504simplecomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE2504SimpleComputer " "Found entity 1: ECE2504SimpleComputer" {  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/ECE2504SimpleComputer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dual_port_ram.v(28) " "Verilog HDL information at dual_port_ram.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/dual_port_ram.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1513048840321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/dual_port_ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file button_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/button_fsm.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513048840332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048840332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE2504SimpleComputer " "Elaborating entity \"ECE2504SimpleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513048840374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "ECE2504SimpleComputer.v" "cpu0" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/ECE2504SimpleComputer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "cpu.v" "pc_ctrl" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom cpu:cpu0\|instruction_rom:instr_mem " "Elaborating entity \"instruction_rom\" for hierarchy \"cpu:cpu0\|instruction_rom:instr_mem\"" {  } { { "cpu.v" "instr_mem" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840461 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1034 0 1023 instruction_rom.v(27) " "Verilog HDL warning at instruction_rom.v(27): number of words (1034) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1513048840466 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_rom.v(23) " "Net \"rom.data_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513048840489 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_rom.v(23) " "Net \"rom.waddr_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513048840490 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_rom.v(23) " "Net \"rom.we_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513048840490 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder cpu:cpu0\|instr_decoder:instruction_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"cpu:cpu0\|instr_decoder:instruction_decoder\"" {  } { { "cpu.v" "instruction_decoder" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu:cpu0\|dual_port_ram:register_file " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\"" {  } { { "cpu.v" "register_file" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu0\|mux:mux_b " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu0\|mux:mux_b\"" {  } { { "cpu.v" "mux_b" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "cpu.v" "func_unit" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "cpu.v" "data_mem" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.v(27) " "Verilog HDL or VHDL warning at single_port_ram.v(27): object \"addr_reg\" assigned a value but never read" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/single_port_ram.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513048840601 "|ECE2504SimpleComputer|cpu:cpu0|single_port_ram:data_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 255 single_port_ram.v(31) " "Verilog HDL warning at single_port_ram.v(31): number of words (55) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/single_port_ram.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1513048840601 "|ECE2504SimpleComputer|cpu:cpu0|single_port_ram:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "ECE2504SimpleComputer.v" "button_fsm0" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/ECE2504SimpleComputer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits mux16_1_8bits:LED_mux " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"mux16_1_8bits:LED_mux\"" {  } { { "ECE2504SimpleComputer.v" "LED_mux" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/ECE2504SimpleComputer.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048840654 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|instruction_rom:instr_mem\|rom " "RAM logic \"cpu:cpu0\|instruction_rom:instr_mem\|rom\" is uninferred due to asynchronous read logic" {  } { { "instruction_rom.v" "rom" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/instruction_rom.v" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513048841125 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|single_port_ram:data_mem\|ram " "RAM logic \"cpu:cpu0\|single_port_ram:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "single_port_ram.v" "ram" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/single_port_ram.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513048841125 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513048841125 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/db/SimpleComputer.ram0_single_port_ram_642a84aa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/db/SimpleComputer.ram0_single_port_ram_642a84aa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1513048841425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513048844768 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[0\] " "Logic cell \"cpu:cpu0\|r5\[0\]\"" {  } { { "cpu.v" "r5\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[8\] " "Logic cell \"cpu:cpu0\|r4\[8\]\"" {  } { { "cpu.v" "r4\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[0\] " "Logic cell \"cpu:cpu0\|r4\[0\]\"" {  } { { "cpu.v" "r4\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[8\] " "Logic cell \"cpu:cpu0\|r5\[8\]\"" {  } { { "cpu.v" "r5\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[8\] " "Logic cell \"cpu:cpu0\|r6\[8\]\"" {  } { { "cpu.v" "r6\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[0\] " "Logic cell \"cpu:cpu0\|PC\[0\]\"" {  } { { "cpu.v" "PC\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[0\] " "Logic cell \"cpu:cpu0\|r6\[0\]\"" {  } { { "cpu.v" "r6\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[8\] " "Logic cell \"cpu:cpu0\|PC\[8\]\"" {  } { { "cpu.v" "PC\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[0\] " "Logic cell \"cpu:cpu0\|r1\[0\]\"" {  } { { "cpu.v" "r1\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[8\] " "Logic cell \"cpu:cpu0\|r0\[8\]\"" {  } { { "cpu.v" "r0\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[0\] " "Logic cell \"cpu:cpu0\|r0\[0\]\"" {  } { { "cpu.v" "r0\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[8\] " "Logic cell \"cpu:cpu0\|r1\[8\]\"" {  } { { "cpu.v" "r1\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[8\] " "Logic cell \"cpu:cpu0\|r7\[8\]\"" {  } { { "cpu.v" "r7\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[0\] " "Logic cell \"cpu:cpu0\|IR\[0\]\"" {  } { { "cpu.v" "IR\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[0\] " "Logic cell \"cpu:cpu0\|r7\[0\]\"" {  } { { "cpu.v" "r7\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[8\] " "Logic cell \"cpu:cpu0\|IR\[8\]\"" {  } { { "cpu.v" "IR\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[0\] " "Logic cell \"cpu:cpu0\|r3\[0\]\"" {  } { { "cpu.v" "r3\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[8\] " "Logic cell \"cpu:cpu0\|r2\[8\]\"" {  } { { "cpu.v" "r2\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[0\] " "Logic cell \"cpu:cpu0\|r2\[0\]\"" {  } { { "cpu.v" "r2\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[8\] " "Logic cell \"cpu:cpu0\|r3\[8\]\"" {  } { { "cpu.v" "r3\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[9\] " "Logic cell \"cpu:cpu0\|r6\[9\]\"" {  } { { "cpu.v" "r6\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[1\] " "Logic cell \"cpu:cpu0\|PC\[1\]\"" {  } { { "cpu.v" "PC\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[1\] " "Logic cell \"cpu:cpu0\|r6\[1\]\"" {  } { { "cpu.v" "r6\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[9\] " "Logic cell \"cpu:cpu0\|PC\[9\]\"" {  } { { "cpu.v" "PC\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[1\] " "Logic cell \"cpu:cpu0\|r5\[1\]\"" {  } { { "cpu.v" "r5\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[9\] " "Logic cell \"cpu:cpu0\|r4\[9\]\"" {  } { { "cpu.v" "r4\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[1\] " "Logic cell \"cpu:cpu0\|r4\[1\]\"" {  } { { "cpu.v" "r4\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[9\] " "Logic cell \"cpu:cpu0\|r5\[9\]\"" {  } { { "cpu.v" "r5\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[1\] " "Logic cell \"cpu:cpu0\|r1\[1\]\"" {  } { { "cpu.v" "r1\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[9\] " "Logic cell \"cpu:cpu0\|r0\[9\]\"" {  } { { "cpu.v" "r0\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[1\] " "Logic cell \"cpu:cpu0\|r0\[1\]\"" {  } { { "cpu.v" "r0\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[9\] " "Logic cell \"cpu:cpu0\|r1\[9\]\"" {  } { { "cpu.v" "r1\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[9\] " "Logic cell \"cpu:cpu0\|r7\[9\]\"" {  } { { "cpu.v" "r7\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[1\] " "Logic cell \"cpu:cpu0\|IR\[1\]\"" {  } { { "cpu.v" "IR\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[1\] " "Logic cell \"cpu:cpu0\|r7\[1\]\"" {  } { { "cpu.v" "r7\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[9\] " "Logic cell \"cpu:cpu0\|IR\[9\]\"" {  } { { "cpu.v" "IR\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[1\] " "Logic cell \"cpu:cpu0\|r3\[1\]\"" {  } { { "cpu.v" "r3\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[9\] " "Logic cell \"cpu:cpu0\|r2\[9\]\"" {  } { { "cpu.v" "r2\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[1\] " "Logic cell \"cpu:cpu0\|r2\[1\]\"" {  } { { "cpu.v" "r2\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[9\] " "Logic cell \"cpu:cpu0\|r3\[9\]\"" {  } { { "cpu.v" "r3\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[2\] " "Logic cell \"cpu:cpu0\|r5\[2\]\"" {  } { { "cpu.v" "r5\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[10\] " "Logic cell \"cpu:cpu0\|r4\[10\]\"" {  } { { "cpu.v" "r4\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[2\] " "Logic cell \"cpu:cpu0\|r4\[2\]\"" {  } { { "cpu.v" "r4\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[10\] " "Logic cell \"cpu:cpu0\|r5\[10\]\"" {  } { { "cpu.v" "r5\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[10\] " "Logic cell \"cpu:cpu0\|r6\[10\]\"" {  } { { "cpu.v" "r6\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[2\] " "Logic cell \"cpu:cpu0\|PC\[2\]\"" {  } { { "cpu.v" "PC\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[2\] " "Logic cell \"cpu:cpu0\|r6\[2\]\"" {  } { { "cpu.v" "r6\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[10\] " "Logic cell \"cpu:cpu0\|PC\[10\]\"" {  } { { "cpu.v" "PC\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[2\] " "Logic cell \"cpu:cpu0\|r1\[2\]\"" {  } { { "cpu.v" "r1\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[10\] " "Logic cell \"cpu:cpu0\|r0\[10\]\"" {  } { { "cpu.v" "r0\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[2\] " "Logic cell \"cpu:cpu0\|r0\[2\]\"" {  } { { "cpu.v" "r0\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[10\] " "Logic cell \"cpu:cpu0\|r1\[10\]\"" {  } { { "cpu.v" "r1\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[10\] " "Logic cell \"cpu:cpu0\|r7\[10\]\"" {  } { { "cpu.v" "r7\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[2\] " "Logic cell \"cpu:cpu0\|IR\[2\]\"" {  } { { "cpu.v" "IR\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[2\] " "Logic cell \"cpu:cpu0\|r7\[2\]\"" {  } { { "cpu.v" "r7\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[10\] " "Logic cell \"cpu:cpu0\|IR\[10\]\"" {  } { { "cpu.v" "IR\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[2\] " "Logic cell \"cpu:cpu0\|r3\[2\]\"" {  } { { "cpu.v" "r3\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[10\] " "Logic cell \"cpu:cpu0\|r2\[10\]\"" {  } { { "cpu.v" "r2\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[2\] " "Logic cell \"cpu:cpu0\|r2\[2\]\"" {  } { { "cpu.v" "r2\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[10\] " "Logic cell \"cpu:cpu0\|r3\[10\]\"" {  } { { "cpu.v" "r3\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[11\] " "Logic cell \"cpu:cpu0\|r6\[11\]\"" {  } { { "cpu.v" "r6\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[3\] " "Logic cell \"cpu:cpu0\|PC\[3\]\"" {  } { { "cpu.v" "PC\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[3\] " "Logic cell \"cpu:cpu0\|r6\[3\]\"" {  } { { "cpu.v" "r6\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[11\] " "Logic cell \"cpu:cpu0\|PC\[11\]\"" {  } { { "cpu.v" "PC\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[3\] " "Logic cell \"cpu:cpu0\|r5\[3\]\"" {  } { { "cpu.v" "r5\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[11\] " "Logic cell \"cpu:cpu0\|r4\[11\]\"" {  } { { "cpu.v" "r4\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[3\] " "Logic cell \"cpu:cpu0\|r4\[3\]\"" {  } { { "cpu.v" "r4\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[11\] " "Logic cell \"cpu:cpu0\|r5\[11\]\"" {  } { { "cpu.v" "r5\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[3\] " "Logic cell \"cpu:cpu0\|r1\[3\]\"" {  } { { "cpu.v" "r1\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[11\] " "Logic cell \"cpu:cpu0\|r0\[11\]\"" {  } { { "cpu.v" "r0\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[3\] " "Logic cell \"cpu:cpu0\|r0\[3\]\"" {  } { { "cpu.v" "r0\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[11\] " "Logic cell \"cpu:cpu0\|r1\[11\]\"" {  } { { "cpu.v" "r1\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[11\] " "Logic cell \"cpu:cpu0\|r7\[11\]\"" {  } { { "cpu.v" "r7\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[3\] " "Logic cell \"cpu:cpu0\|IR\[3\]\"" {  } { { "cpu.v" "IR\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[3\] " "Logic cell \"cpu:cpu0\|r7\[3\]\"" {  } { { "cpu.v" "r7\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[11\] " "Logic cell \"cpu:cpu0\|IR\[11\]\"" {  } { { "cpu.v" "IR\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[3\] " "Logic cell \"cpu:cpu0\|r3\[3\]\"" {  } { { "cpu.v" "r3\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[11\] " "Logic cell \"cpu:cpu0\|r2\[11\]\"" {  } { { "cpu.v" "r2\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[3\] " "Logic cell \"cpu:cpu0\|r2\[3\]\"" {  } { { "cpu.v" "r2\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[11\] " "Logic cell \"cpu:cpu0\|r3\[11\]\"" {  } { { "cpu.v" "r3\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[4\] " "Logic cell \"cpu:cpu0\|r5\[4\]\"" {  } { { "cpu.v" "r5\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[12\] " "Logic cell \"cpu:cpu0\|r4\[12\]\"" {  } { { "cpu.v" "r4\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[4\] " "Logic cell \"cpu:cpu0\|r4\[4\]\"" {  } { { "cpu.v" "r4\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[12\] " "Logic cell \"cpu:cpu0\|r5\[12\]\"" {  } { { "cpu.v" "r5\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[12\] " "Logic cell \"cpu:cpu0\|r6\[12\]\"" {  } { { "cpu.v" "r6\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[4\] " "Logic cell \"cpu:cpu0\|PC\[4\]\"" {  } { { "cpu.v" "PC\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[4\] " "Logic cell \"cpu:cpu0\|r6\[4\]\"" {  } { { "cpu.v" "r6\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[12\] " "Logic cell \"cpu:cpu0\|PC\[12\]\"" {  } { { "cpu.v" "PC\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[4\] " "Logic cell \"cpu:cpu0\|r1\[4\]\"" {  } { { "cpu.v" "r1\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[12\] " "Logic cell \"cpu:cpu0\|r0\[12\]\"" {  } { { "cpu.v" "r0\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[4\] " "Logic cell \"cpu:cpu0\|r0\[4\]\"" {  } { { "cpu.v" "r0\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[12\] " "Logic cell \"cpu:cpu0\|r1\[12\]\"" {  } { { "cpu.v" "r1\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[12\] " "Logic cell \"cpu:cpu0\|r7\[12\]\"" {  } { { "cpu.v" "r7\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[4\] " "Logic cell \"cpu:cpu0\|IR\[4\]\"" {  } { { "cpu.v" "IR\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[4\] " "Logic cell \"cpu:cpu0\|r7\[4\]\"" {  } { { "cpu.v" "r7\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[12\] " "Logic cell \"cpu:cpu0\|IR\[12\]\"" {  } { { "cpu.v" "IR\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[4\] " "Logic cell \"cpu:cpu0\|r3\[4\]\"" {  } { { "cpu.v" "r3\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[12\] " "Logic cell \"cpu:cpu0\|r2\[12\]\"" {  } { { "cpu.v" "r2\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[4\] " "Logic cell \"cpu:cpu0\|r2\[4\]\"" {  } { { "cpu.v" "r2\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[12\] " "Logic cell \"cpu:cpu0\|r3\[12\]\"" {  } { { "cpu.v" "r3\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[13\] " "Logic cell \"cpu:cpu0\|r6\[13\]\"" {  } { { "cpu.v" "r6\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[5\] " "Logic cell \"cpu:cpu0\|PC\[5\]\"" {  } { { "cpu.v" "PC\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[5\] " "Logic cell \"cpu:cpu0\|r6\[5\]\"" {  } { { "cpu.v" "r6\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[13\] " "Logic cell \"cpu:cpu0\|PC\[13\]\"" {  } { { "cpu.v" "PC\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[5\] " "Logic cell \"cpu:cpu0\|r5\[5\]\"" {  } { { "cpu.v" "r5\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[13\] " "Logic cell \"cpu:cpu0\|r4\[13\]\"" {  } { { "cpu.v" "r4\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[5\] " "Logic cell \"cpu:cpu0\|r4\[5\]\"" {  } { { "cpu.v" "r4\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[13\] " "Logic cell \"cpu:cpu0\|r5\[13\]\"" {  } { { "cpu.v" "r5\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[5\] " "Logic cell \"cpu:cpu0\|r1\[5\]\"" {  } { { "cpu.v" "r1\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[13\] " "Logic cell \"cpu:cpu0\|r0\[13\]\"" {  } { { "cpu.v" "r0\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[5\] " "Logic cell \"cpu:cpu0\|r0\[5\]\"" {  } { { "cpu.v" "r0\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[13\] " "Logic cell \"cpu:cpu0\|r1\[13\]\"" {  } { { "cpu.v" "r1\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[13\] " "Logic cell \"cpu:cpu0\|r7\[13\]\"" {  } { { "cpu.v" "r7\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[5\] " "Logic cell \"cpu:cpu0\|IR\[5\]\"" {  } { { "cpu.v" "IR\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[5\] " "Logic cell \"cpu:cpu0\|r7\[5\]\"" {  } { { "cpu.v" "r7\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[13\] " "Logic cell \"cpu:cpu0\|IR\[13\]\"" {  } { { "cpu.v" "IR\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[5\] " "Logic cell \"cpu:cpu0\|r3\[5\]\"" {  } { { "cpu.v" "r3\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[13\] " "Logic cell \"cpu:cpu0\|r2\[13\]\"" {  } { { "cpu.v" "r2\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[5\] " "Logic cell \"cpu:cpu0\|r2\[5\]\"" {  } { { "cpu.v" "r2\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[13\] " "Logic cell \"cpu:cpu0\|r3\[13\]\"" {  } { { "cpu.v" "r3\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[6\] " "Logic cell \"cpu:cpu0\|r5\[6\]\"" {  } { { "cpu.v" "r5\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[14\] " "Logic cell \"cpu:cpu0\|r4\[14\]\"" {  } { { "cpu.v" "r4\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[6\] " "Logic cell \"cpu:cpu0\|r4\[6\]\"" {  } { { "cpu.v" "r4\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[14\] " "Logic cell \"cpu:cpu0\|r5\[14\]\"" {  } { { "cpu.v" "r5\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[14\] " "Logic cell \"cpu:cpu0\|r6\[14\]\"" {  } { { "cpu.v" "r6\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[6\] " "Logic cell \"cpu:cpu0\|PC\[6\]\"" {  } { { "cpu.v" "PC\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[6\] " "Logic cell \"cpu:cpu0\|r6\[6\]\"" {  } { { "cpu.v" "r6\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[14\] " "Logic cell \"cpu:cpu0\|PC\[14\]\"" {  } { { "cpu.v" "PC\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[6\] " "Logic cell \"cpu:cpu0\|r1\[6\]\"" {  } { { "cpu.v" "r1\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[14\] " "Logic cell \"cpu:cpu0\|r0\[14\]\"" {  } { { "cpu.v" "r0\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[6\] " "Logic cell \"cpu:cpu0\|r0\[6\]\"" {  } { { "cpu.v" "r0\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[14\] " "Logic cell \"cpu:cpu0\|r1\[14\]\"" {  } { { "cpu.v" "r1\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[6\] " "Logic cell \"cpu:cpu0\|IR\[6\]\"" {  } { { "cpu.v" "IR\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[14\] " "Logic cell \"cpu:cpu0\|r7\[14\]\"" {  } { { "cpu.v" "r7\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[6\] " "Logic cell \"cpu:cpu0\|r7\[6\]\"" {  } { { "cpu.v" "r7\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[14\] " "Logic cell \"cpu:cpu0\|IR\[14\]\"" {  } { { "cpu.v" "IR\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[6\] " "Logic cell \"cpu:cpu0\|r3\[6\]\"" {  } { { "cpu.v" "r3\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[14\] " "Logic cell \"cpu:cpu0\|r2\[14\]\"" {  } { { "cpu.v" "r2\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[6\] " "Logic cell \"cpu:cpu0\|r2\[6\]\"" {  } { { "cpu.v" "r2\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[14\] " "Logic cell \"cpu:cpu0\|r3\[14\]\"" {  } { { "cpu.v" "r3\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[7\] " "Logic cell \"cpu:cpu0\|PC\[7\]\"" {  } { { "cpu.v" "PC\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[15\] " "Logic cell \"cpu:cpu0\|r6\[15\]\"" {  } { { "cpu.v" "r6\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[7\] " "Logic cell \"cpu:cpu0\|r6\[7\]\"" {  } { { "cpu.v" "r6\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[15\] " "Logic cell \"cpu:cpu0\|PC\[15\]\"" {  } { { "cpu.v" "PC\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[7\] " "Logic cell \"cpu:cpu0\|r5\[7\]\"" {  } { { "cpu.v" "r5\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[15\] " "Logic cell \"cpu:cpu0\|r4\[15\]\"" {  } { { "cpu.v" "r4\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[7\] " "Logic cell \"cpu:cpu0\|r4\[7\]\"" {  } { { "cpu.v" "r4\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[15\] " "Logic cell \"cpu:cpu0\|r5\[15\]\"" {  } { { "cpu.v" "r5\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[7\] " "Logic cell \"cpu:cpu0\|r1\[7\]\"" {  } { { "cpu.v" "r1\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[15\] " "Logic cell \"cpu:cpu0\|r0\[15\]\"" {  } { { "cpu.v" "r0\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[7\] " "Logic cell \"cpu:cpu0\|r0\[7\]\"" {  } { { "cpu.v" "r0\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[15\] " "Logic cell \"cpu:cpu0\|r1\[15\]\"" {  } { { "cpu.v" "r1\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[7\] " "Logic cell \"cpu:cpu0\|IR\[7\]\"" {  } { { "cpu.v" "IR\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[15\] " "Logic cell \"cpu:cpu0\|r7\[15\]\"" {  } { { "cpu.v" "r7\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[7\] " "Logic cell \"cpu:cpu0\|r7\[7\]\"" {  } { { "cpu.v" "r7\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[15\] " "Logic cell \"cpu:cpu0\|IR\[15\]\"" {  } { { "cpu.v" "IR\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[7\] " "Logic cell \"cpu:cpu0\|r3\[7\]\"" {  } { { "cpu.v" "r3\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[15\] " "Logic cell \"cpu:cpu0\|r2\[15\]\"" {  } { { "cpu.v" "r2\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[7\] " "Logic cell \"cpu:cpu0\|r2\[7\]\"" {  } { { "cpu.v" "r2\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[15\] " "Logic cell \"cpu:cpu0\|r3\[15\]\"" {  } { { "cpu.v" "r3\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[0\] " "Logic cell \"cpu:cpu0\|DA\[0\]\"" {  } { { "cpu.v" "DA\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[1\] " "Logic cell \"cpu:cpu0\|DA\[1\]\"" {  } { { "cpu.v" "DA\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[2\] " "Logic cell \"cpu:cpu0\|DA\[2\]\"" {  } { { "cpu.v" "DA\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|RW " "Logic cell \"cpu:cpu0\|RW\"" {  } { { "cpu.v" "RW" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BC " "Logic cell \"cpu:cpu0\|BC\"" {  } { { "cpu.v" "BC" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|JB " "Logic cell \"cpu:cpu0\|JB\"" {  } { { "cpu.v" "JB" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[0\] " "Logic cell \"cpu:cpu0\|data_in_bus\[0\]\"" {  } { { "cpu.v" "data_in_bus\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MD " "Logic cell \"cpu:cpu0\|MD\"" {  } { { "cpu.v" "MD" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[8\] " "Logic cell \"cpu:cpu0\|data_in_bus\[8\]\"" {  } { { "cpu.v" "data_in_bus\[8\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[1\] " "Logic cell \"cpu:cpu0\|FS\[1\]\"" {  } { { "cpu.v" "FS\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[3\] " "Logic cell \"cpu:cpu0\|FS\[3\]\"" {  } { { "cpu.v" "FS\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[2\] " "Logic cell \"cpu:cpu0\|FS\[2\]\"" {  } { { "cpu.v" "FS\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[1\] " "Logic cell \"cpu:cpu0\|AA\[1\]\"" {  } { { "cpu.v" "AA\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[0\] " "Logic cell \"cpu:cpu0\|AA\[0\]\"" {  } { { "cpu.v" "AA\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[2\] " "Logic cell \"cpu:cpu0\|AA\[2\]\"" {  } { { "cpu.v" "AA\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[9\] " "Logic cell \"cpu:cpu0\|data_in_bus\[9\]\"" {  } { { "cpu.v" "data_in_bus\[9\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[1\] " "Logic cell \"cpu:cpu0\|data_in_bus\[1\]\"" {  } { { "cpu.v" "data_in_bus\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[2\] " "Logic cell \"cpu:cpu0\|data_in_bus\[2\]\"" {  } { { "cpu.v" "data_in_bus\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[10\] " "Logic cell \"cpu:cpu0\|data_in_bus\[10\]\"" {  } { { "cpu.v" "data_in_bus\[10\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[11\] " "Logic cell \"cpu:cpu0\|data_in_bus\[11\]\"" {  } { { "cpu.v" "data_in_bus\[11\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[3\] " "Logic cell \"cpu:cpu0\|data_in_bus\[3\]\"" {  } { { "cpu.v" "data_in_bus\[3\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[4\] " "Logic cell \"cpu:cpu0\|data_in_bus\[4\]\"" {  } { { "cpu.v" "data_in_bus\[4\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[12\] " "Logic cell \"cpu:cpu0\|data_in_bus\[12\]\"" {  } { { "cpu.v" "data_in_bus\[12\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[13\] " "Logic cell \"cpu:cpu0\|data_in_bus\[13\]\"" {  } { { "cpu.v" "data_in_bus\[13\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[5\] " "Logic cell \"cpu:cpu0\|data_in_bus\[5\]\"" {  } { { "cpu.v" "data_in_bus\[5\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[6\] " "Logic cell \"cpu:cpu0\|data_in_bus\[6\]\"" {  } { { "cpu.v" "data_in_bus\[6\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[14\] " "Logic cell \"cpu:cpu0\|data_in_bus\[14\]\"" {  } { { "cpu.v" "data_in_bus\[14\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[15\] " "Logic cell \"cpu:cpu0\|data_in_bus\[15\]\"" {  } { { "cpu.v" "data_in_bus\[15\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[7\] " "Logic cell \"cpu:cpu0\|data_in_bus\[7\]\"" {  } { { "cpu.v" "data_in_bus\[7\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MB " "Logic cell \"cpu:cpu0\|MB\"" {  } { { "cpu.v" "MB" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[0\] " "Logic cell \"cpu:cpu0\|BA\[0\]\"" {  } { { "cpu.v" "BA\[0\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[1\] " "Logic cell \"cpu:cpu0\|BA\[1\]\"" {  } { { "cpu.v" "BA\[1\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[2\] " "Logic cell \"cpu:cpu0\|BA\[2\]\"" {  } { { "cpu.v" "BA\[2\]" { Text "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513048853152 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1513048853152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/output_files/SimpleComputer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project04/Quartus/SimpleComputer_DP4_working/output_files/SimpleComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048853361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513048853819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513048853819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8257 " "Implemented 8257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513048854516 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513048854516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8242 " "Implemented 8242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513048854516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513048854516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513048854582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 22:20:54 2017 " "Processing ended: Mon Dec 11 22:20:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513048854582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513048854582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513048854582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513048854582 ""}
