#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 17 14:02:01 2022
# Process ID: 2464
# Current directory: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11772 C:\Users\32852\Desktop\FPGA\mypro\OV7670_Image_pro\OV7670_VGA_BRAM.xpr
# Log file: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/vivado.log
# Journal file: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 703.332 ; gain = 85.043
set_property name synth_1 [get_runs synth_2]
ERROR: [Common 17-69] Command failed: A run with this name already exists. Please specify a unique name.
delete_runs "synth_1"
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
launch_runs synth_2 -jobs 4
[Thu Mar 17 14:03:59 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {76800} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
generate_target all [get_files  c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
[Thu Mar 17 14:11:21 2022] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.ip_user_files -ipstatic_source_dir C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.cache/compile_simlib/modelsim} {questa=C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.cache/compile_simlib/questa} {riviera=C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.cache/compile_simlib/riviera} {activehdl=C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2

launch_runs synth_2 -jobs 4
[Thu Mar 17 14:43:55 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Thu Mar 17 14:45:26 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Mar 17 14:47:48 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.082 ; gain = 918.191
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2078.203 ; gain = 0.000
endgroup
close_hw
reset_run synth_2
launch_runs synth_2 -jobs 4
[Thu Mar 17 15:14:32 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Thu Mar 17 15:16:30 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Mar 17 15:19:55 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
add_files -norecurse C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_2
launch_runs synth_2 -jobs 4
[Thu Mar 17 15:30:17 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Thu Mar 17 15:31:58 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.469 ; gain = 1.355
launch_runs impl_2 -jobs 4
[Thu Mar 17 15:33:25 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Mar 17 15:36:18 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.703 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_2
launch_runs impl_2 -jobs 4
[Thu Mar 17 15:40:37 2022] Launched synth_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/runme.log
[Thu Mar 17 15:40:37 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Mar 17 15:44:11 2022] Launched impl_2...
Run output will be captured here: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/impl_2/OV7670_Image_pro_Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2100.512 ; gain = 0.000
endgroup
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 15:50:40 2022...
