m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay
Ealu
Z0 w1587385574
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet
Z7 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ALU.vhd
Z8 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ALU.vhd
l0
L6
V_GeX1UPBgjI6Wz1A1zKPL0
!s100 FnamOmDm6VDNCJO>?SnE13
Z9 OV;C;10.5b;63
32
Z10 !s110 1587389521
!i10b 1
Z11 !s108 1587389521.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ALU.vhd|
Z13 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 _GeX1UPBgjI6Wz1A1zKPL0
l42
L22
Vn]E=j_<Ri_Ln4[`^>ZnZ^3
!s100 WS^JH]_QJS^9RQWZ7V_3i2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1587389208
R1
R4
R5
R6
Z18 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/BinaryToBCD.vhd
Z19 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/BinaryToBCD.vhd
l0
L5
VIe=?_e0[Uo95N>bhz5`6b3
!s100 iIc=YjdS8@IfPn36=W[Hz0
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/BinaryToBCD.vhd|
Z21 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 Ie=?_e0[Uo95N>bhz5`6b3
l41
L16
VZz@6QT`DJWb=;0nOQAD9N3
!s100 2IRC1ea4TMfK9V:0YEl`:3
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
R0
Z23 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z24 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ClockDividerModule.vhd
Z25 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ClockDividerModule.vhd|
Z27 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R23
R1
R2
R4
R5
Z28 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R9
32
R10
!i10b 1
R11
R26
R27
!i113 1
R14
R15
Ecu
Z29 w1587388305
R2
R23
R4
R5
R6
Z30 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/CU.vhd
Z31 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/CU.vhd
l0
L5
Vh5<z`0M81jg8Q596?Qnco0
!s100 m@;TQ]Vj_69om5j2Uh_Vb2
R9
32
R10
!i10b 1
R11
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/CU.vhd|
Z33 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/CU.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z34 DEx4 work 2 cu 0 22 h5<z`0M81jg8Q596?Qnco0
l27
L22
V>XZb4j4eTn31ESTFRccef2
!s100 _GPn4CVFk821K;CW2mKQk3
R9
32
R10
!i10b 1
R11
R32
R33
!i113 1
R14
R15
Edisplay
R0
R1
R4
R5
R6
Z35 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Display.vhd
Z36 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R10
!i10b 1
R11
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Display.vhd|
Z38 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z39 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
V?WP[9nkM3nYV:<o=e>mAh2
!s100 zQb96cXHVnU5c?Ff^O]zY3
R9
32
R10
!i10b 1
R11
R37
R38
!i113 1
R14
R15
Eflettet
Z40 w1587389405
R1
R4
R5
R6
Z41 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Flettet.vhd
Z42 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Flettet.vhd
l0
L5
Vh^9>ogahW5RE4Xj?>37Ez1
!s100 BPz^J3<H8J9J;niBW[75e0
R9
32
Z43 !s110 1587389522
!i10b 1
Z44 !s108 1587389522.000000
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Flettet.vhd|
Z46 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Flettet.vhd|
!i113 1
R14
R15
Asim
Z47 DEx4 work 6 memory 0 22 @n=;WSM?KW[HnacQO?bcN1
Z48 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
R34
R3
R16
Z49 DEx4 work 6 numpad 0 22 lJZQ60oA3go@T1Aa?=O9d0
R39
R22
R23
R2
R28
R1
R4
R5
Z50 DEx4 work 7 flettet 0 22 h^9>ogahW5RE4Xj?>37Ez1
l54
L8
Z51 V9IkW=o=8WicB<d_JJ4?L_1
Z52 !s100 gBh4QLR=IOa]H7Z>7?L062
R9
32
R43
!i10b 1
R44
R45
R46
!i113 1
R14
R15
Ememory
Z53 w1587389498
R2
R23
R4
R5
R6
Z54 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Memory.vhd
Z55 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Memory.vhd
l0
L5
V@n=;WSM?KW[HnacQO?bcN1
!s100 H;C9NJT_hF1GgKKiAS=RK0
R9
32
R10
!i10b 1
R11
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Memory.vhd|
Z57 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
R47
l36
L29
VRNbPNCjYK_ee[_M1R<U661
!s100 ?`87X7@<HDf@QVg:TQ47Q1
R9
32
R10
!i10b 1
R11
R56
R57
!i113 1
R14
R15
Enumpad
Z58 w1587389518
R1
R4
R5
R6
Z59 8C:\Users\marie\Documents\GitHub\EIT4-414\Projekt-Design-FPGA\Flettet\Numpad.vhd
Z60 FC:\Users\marie\Documents\GitHub\EIT4-414\Projekt-Design-FPGA\Flettet\Numpad.vhd
l0
L5
VlJZQ60oA3go@T1Aa?=O9d0
!s100 cZ^SUDBl:>iZWc3i3^i_k2
R9
32
R10
!i10b 1
R11
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\marie\Documents\GitHub\EIT4-414\Projekt-Design-FPGA\Flettet\Numpad.vhd|
Z62 !s107 C:\Users\marie\Documents\GitHub\EIT4-414\Projekt-Design-FPGA\Flettet\Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
R49
l42
L20
V52Y4oZ^=VQIQ;9EO3WMCB3
!s100 Zh`=bDd^15a7XQ@?2@7iO0
R9
32
R10
!i10b 1
R11
R61
R62
!i113 1
R14
R15
Eprogramcode
Z63 w1587382537
R2
R23
R4
R5
R6
Z64 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ProgramCode.vhd
Z65 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
R10
!i10b 1
R11
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ProgramCode.vhd|
Z67 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flettet/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
R48
l17
L12
Ve71S3iMVFW_:[HXM:d=kM3
!s100 mChDlCnl]H>RCbO2d=ih42
R9
32
R10
!i10b 1
R11
R66
R67
!i113 1
R14
R15
