Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3c5548365ee74094a773bd800bf7283f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'datain' is not connected on this instance [/home/student/project_1/project_1.srcs/sim_1/new/test.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/student/project_1/project_1.srcs/sources_1/new/alu.v" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/project_1/project_1.srcs/sources_1/new/mem.v" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/project_1/project_1.srcs/sources_1/new/alu.v" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/project_1/project_1.srcs/sources_1/new/mem.v" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.proc
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
