<stg><name>HoughCircles</name>


<trans_list>

<trans id="651" from="1" to="2">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="2" to="3">
<condition id="277">
<or_exp><and_exp><literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="2" to="5">
<condition id="285">
<or_exp><and_exp><literal name="tmp_50_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="3" to="4">
<condition id="423">
<or_exp><and_exp><literal name="tmp_52_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="3" to="3">
<condition id="424">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="4" to="2">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="5" to="5">
<condition id="287">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="5" to="6">
<condition id="289">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="6" to="6">
<condition id="291">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="6" to="7">
<condition id="293">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="7" to="8">
<condition id="295">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="7" to="52">
<condition id="357">
<or_exp><and_exp><literal name="tmp_55_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="8" to="9">
<condition id="296">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="8" to="7">
<condition id="355">
<or_exp><and_exp><literal name="tmp_60_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="9" to="10">
<condition id="298">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="9" to="48">
<condition id="351">
<or_exp><and_exp><literal name="tmp_64_i" val="1"/>
</and_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="10" to="11">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="11" to="12">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="12" to="13">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="13" to="14">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="14" to="15">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="15" to="16">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="16" to="17">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="17" to="18">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="18" to="19">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="19" to="20">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="20" to="21">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="21" to="22">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="22" to="23">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="23" to="24">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="24" to="25">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="25" to="26">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="26" to="27">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="27" to="28">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="28" to="29">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="29" to="30">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="30" to="31">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="31" to="32">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="32" to="33">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="33" to="34">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="34" to="35">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="35" to="36">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="36" to="37">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="37" to="38">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="38" to="39">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="39" to="40">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="40" to="41">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="41" to="42">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="42" to="43">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="43" to="44">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="44" to="45">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="45" to="46">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="46" to="47">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="47" to="48">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="48" to="49">
<condition id="340">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="48" to="8">
<condition id="353">
<or_exp><and_exp><literal name="tmp_64_i" val="1"/>
</and_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="49" to="51">
<condition id="425">
<or_exp><and_exp><literal name="tmp_110_i" val="1"/>
</and_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="49" to="50">
<condition id="427">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="50" to="49">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="51" to="48">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="52" to="60">
<condition id="358">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="52" to="53">
<condition id="360">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="53" to="59">
<condition id="428">
<or_exp><and_exp><literal name="tmp_65_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="53" to="54">
<condition id="434">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="54" to="55">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="55" to="56">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="56" to="57">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="57" to="58">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="58" to="53">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="59" to="52">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="60" to="61">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="61" to="62">
<condition id="380">
<or_exp><and_exp><literal name="tmp_66_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="61" to="83">
<condition id="381">
<or_exp><and_exp><literal name="tmp_66_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="62" to="63">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="63" to="64">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="64" to="65">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="65" to="66">
<condition id="437">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
<literal name="tmp_96_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="65" to="67">
<condition id="435">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="65" to="64">
<condition id="438">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="66" to="82">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="67" to="68">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="68" to="69">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="69" to="70">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="70" to="71">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="71" to="72">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="72" to="73">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="73" to="75">
<condition id="444">
<or_exp><and_exp><literal name="tmp_97_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="73" to="74">
<condition id="446">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="74" to="68">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="75" to="76">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="76" to="77">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="77" to="79">
<condition id="447">
<or_exp><and_exp><literal name="tmp_118_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="77" to="78">
<condition id="449">
<or_exp><and_exp><literal name="tmp_118_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="78" to="77">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="79" to="80">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="80" to="81">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="81" to="82">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="82" to="83">
<condition id="420">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
<literal name="tmp_146_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="82" to="61">
<condition id="422">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp><and_exp><literal name="tmp_132_i" val="0"/>
</and_exp><and_exp><literal name="tmp_146_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0  %circles_val_addr_6 = getelementptr [300 x i16]* %circles_val, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="circles_val_addr_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %accum = alloca [77924 x i32], align 16

]]></Node>
<StgValue><ssdm name="accum"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %dist_accum = alloca [321 x i32], align 16

]]></Node>
<StgValue><ssdm name="dist_accum"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="64">
<![CDATA[
entry:3  %pt_buf_val_x = alloca [76800 x i31], align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_x"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="64">
<![CDATA[
entry:4  %pt_buf_val_y = alloca [76800 x i31], align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_y"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:5  %centers_val = alloca [77924 x i32], align 4

]]></Node>
<StgValue><ssdm name="centers_val"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %max_radius, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %min_radius, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %min_dist, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %acc_threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:14  %circles_rows_read = call i3 @_ssdm_op_Read.ap_fifo.i3P(i3* %circles_rows)

]]></Node>
<StgValue><ssdm name="circles_rows_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15  %circles_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %circles_cols)

]]></Node>
<StgValue><ssdm name="circles_cols_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %acc_threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %acc_threshold)

]]></Node>
<StgValue><ssdm name="acc_threshold_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %min_dist_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %min_dist)

]]></Node>
<StgValue><ssdm name="min_dist_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %min_radius_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %min_radius)

]]></Node>
<StgValue><ssdm name="min_radius_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %max_radius_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_radius)

]]></Node>
<StgValue><ssdm name="max_radius_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:21  call void @_ssdm_op_Write.ap_fifo.i3P(i3* %circles_rows_out, i3 %circles_rows_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:23  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %circles_cols_out, i8 %circles_cols_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24  %rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25  %cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26  %tmp_i_i = icmp sgt i32 %rows, %cols

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27  %max_r0 = select i1 %tmp_i_i, i32 %rows, i32 %cols

]]></Node>
<StgValue><ssdm name="max_r0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28  %tmp_i = icmp slt i32 %min_radius_read, 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %tmp_i_239 = icmp slt i32 %max_r0, %min_radius_read

]]></Node>
<StgValue><ssdm name="tmp_i_239"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:30  %or_cond_i = or i1 %tmp_i, %tmp_i_239

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
entry:31  %tmp_47 = trunc i32 %min_radius_read to i31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:32  %temp = select i1 %or_cond_i, i31 1, i31 %tmp_47

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
entry:33  %max_radius_assign_ca = zext i31 %temp to i32

]]></Node>
<StgValue><ssdm name="max_radius_assign_ca"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34  %tmp_47_i = icmp slt i32 %max_radius_read, 1

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  %tmp_48_i = icmp slt i32 %max_r0, %max_radius_read

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:36  %or_cond8_i = or i1 %tmp_47_i, %tmp_48_i

]]></Node>
<StgValue><ssdm name="or_cond8_i"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37  %min_radius_assign_3 = select i1 %or_cond8_i, i32 %max_r0, i32 %max_radius_read

]]></Node>
<StgValue><ssdm name="min_radius_assign_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="32">
<![CDATA[
entry:38  %tmp_48 = trunc i32 %min_radius_assign_3 to i31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39  %tmp_49_i = icmp slt i32 %min_radius_assign_3, %max_radius_assign_ca

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:40  %p_max_r = select i1 %tmp_49_i, i31 %temp, i31 %tmp_48

]]></Node>
<StgValue><ssdm name="p_max_r"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
entry:41  %p_max_r_cast_i = zext i31 %p_max_r to i32

]]></Node>
<StgValue><ssdm name="p_max_r_cast_i"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:42  %p_min_r_2 = select i1 %tmp_49_i, i32 %min_radius_assign_3, i32 %max_radius_assign_ca

]]></Node>
<StgValue><ssdm name="p_min_r_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
entry:43  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge1.i.i:0  %i_0_i_i = phi i2 [ 0, %entry ], [ %i, %._crit_edge1.i.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge1.i.i:1  %phi_mul = phi i9 [ 0, %entry ], [ %next_mul, %._crit_edge1.i.i.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1.i.i:2  %next_mul = add i9 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge1.i.i:3  %i_0_i_cast_cast_i = zext i2 %i_0_i_i to i3

]]></Node>
<StgValue><ssdm name="i_0_i_cast_cast_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1.i.i:4  %tmp_50_i = icmp slt i3 %i_0_i_cast_cast_i, %circles_rows_read

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge1.i.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1.i.i:6  %i = add i2 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i:7  br i1 %tmp_50_i, label %.preheader.i.i.preheader, label %SetValue.exit.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_50_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
SetValue.exit.i.preheader:0  br label %SetValue.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %j_0_i_i = phi i7 [ %j, %0 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="7">
<![CDATA[
.preheader.i.i:1  %j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8

]]></Node>
<StgValue><ssdm name="j_0_i_cast_cast_i"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i:2  %tmp_52_i = icmp slt i8 %j_0_i_cast_cast_i, %circles_cols_read

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.i:4  %j = add i7 %j_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5  br i1 %tmp_52_i, label %0, label %._crit_edge1.i.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="7">
<![CDATA[
:2  %tmp_54_i_cast = zext i7 %j_0_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_54_i_cast"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_16 = add i9 %phi_mul, %tmp_54_i_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_16_cast = zext i9 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %circles_val_addr = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="circles_val_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:6  store i16 0, i16* %circles_val_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_58_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i.loopexit:0  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
SetValue.exit.i:0  %n_i = phi i17 [ %n, %1 ], [ 0, %SetValue.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
SetValue.exit.i:1  %exitcond7_i = icmp eq i17 %n_i, -53148

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SetValue.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 77924, i64 77924, i64 77924)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
SetValue.exit.i:3  %n = add i17 %n_i, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SetValue.exit.i:4  br i1 %exitcond7_i, label %.preheader15.i.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="17">
<![CDATA[
:0  %tmp_53_i = zext i17 %n_i to i64

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %accum_addr = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_53_i

]]></Node>
<StgValue><ssdm name="accum_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:2  store i32 0, i32* %accum_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %SetValue.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.i.preheader:0  br label %.preheader15.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader15.i:0  %n1_i = phi i9 [ %n_1, %2 ], [ 0, %.preheader15.i.preheader ]

]]></Node>
<StgValue><ssdm name="n1_i"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.i:1  %exitcond6_i = icmp eq i9 %n1_i, -191

]]></Node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 321, i64 321, i64 321)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.i:3  %n_1 = add i9 %n1_i, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.i:4  br i1 %exitcond6_i, label %vector.exit.i.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_56_i = zext i9 %n1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dist_accum_addr = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_56_i

]]></Node>
<StgValue><ssdm name="dist_accum_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:2  store i32 0, i32* %dist_accum_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader15.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
vector.exit.i.preheader:0  %pt_buf_length_i = alloca i32

]]></Node>
<StgValue><ssdm name="pt_buf_length_i"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.i.preheader:1  store i32 0, i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
vector.exit.i.preheader:2  br label %vector.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
vector.exit.i:0  %p_y_assign = phi i31 [ 0, %vector.exit.i.preheader ], [ %i_1, %vector.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="31">
<![CDATA[
vector.exit.i:1  %p_y_assign_cast_i = zext i31 %p_y_assign to i32

]]></Node>
<StgValue><ssdm name="p_y_assign_cast_i"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.i:2  %tmp_55_i = icmp slt i32 %p_y_assign_cast_i, %rows

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
vector.exit.i:3  %i_1 = add i31 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vector.exit.i:4  br i1 %tmp_55_i, label %.preheader14.preheader.i, label %.preheader11.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="31">
<![CDATA[
.preheader14.preheader.i:0  %tmp_49 = trunc i31 %p_y_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader14.preheader.i:1  %p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_49, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="31">
<![CDATA[
.preheader14.preheader.i:2  %tmp_50 = trunc i31 %p_y_assign to i12

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
.preheader14.preheader.i:3  %p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_50, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader14.preheader.i:4  %tmp_19 = add i18 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="31">
<![CDATA[
.preheader14.preheader.i:5  %tmp_51 = trunc i31 %p_y_assign to i16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader14.preheader.i:6  %y0 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_51, i16 0)

]]></Node>
<StgValue><ssdm name="y0"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_55_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader.i:7  br label %.preheader14.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_55_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.i.preheader:0  %centers_length_i = alloca i32

]]></Node>
<StgValue><ssdm name="centers_length_i"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_55_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.i.preheader:1  store i32 0, i32* %centers_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_55_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.i.preheader:2  br label %.preheader11.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader14.i:0  %p_x_assign = phi i31 [ 0, %.preheader14.preheader.i ], [ %j_1, %.preheader14.i.backedge ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="31">
<![CDATA[
.preheader14.i:1  %p_x_assign_cast_i = zext i31 %p_x_assign to i32

]]></Node>
<StgValue><ssdm name="p_x_assign_cast_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14.i:2  %tmp_60_i = icmp slt i32 %p_x_assign_cast_i, %cols

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader14.i:3  %j_1 = add i31 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.i:4  br i1 %tmp_60_i, label %3, label %vector.exit.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="31">
<![CDATA[
:1  %tmp_52 = trunc i31 %p_x_assign to i18

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %tmp_21 = add i18 %tmp_19, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="18">
<![CDATA[
:3  %tmp_21_cast = zext i18 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="edge_val_addr"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dx_val_addr = getelementptr [76800 x i16]* %dx_val, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="dx_val_addr"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dy_val_addr = getelementptr [76800 x i16]* %dy_val, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="dy_val_addr"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="17">
<![CDATA[
:7  %dx_val_load = load i16* %dx_val_addr, align 2

]]></Node>
<StgValue><ssdm name="dx_val_load"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="17">
<![CDATA[
:9  %dy_val_load = load i16* %dy_val_addr, align 2

]]></Node>
<StgValue><ssdm name="dy_val_load"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_60_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="17">
<![CDATA[
:11  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_60_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
vector.exit.i.loopexit:0  br label %vector.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="17">
<![CDATA[
:7  %dx_val_load = load i16* %dx_val_addr, align 2

]]></Node>
<StgValue><ssdm name="dx_val_load"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="16">
<![CDATA[
:8  %vx = sext i16 %dx_val_load to i32

]]></Node>
<StgValue><ssdm name="vx"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="17">
<![CDATA[
:9  %dy_val_load = load i16* %dy_val_addr, align 2

]]></Node>
<StgValue><ssdm name="dy_val_load"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="16">
<![CDATA[
:10  %vy = sext i16 %dy_val_load to i32

]]></Node>
<StgValue><ssdm name="vy"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="17">
<![CDATA[
:11  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_64_i = icmp eq i8 %edge_val_load, 0

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_64_i, label %._crit_edge.i, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_67_i = or i16 %dy_val_load, %dx_val_load

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_68_i = icmp eq i16 %tmp_67_i, 0

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_68_i, label %._crit_edge.i, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79_i = mul nsw i32 %vx, %vx

]]></Node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_80_i = mul nsw i32 %vy, %vy

]]></Node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %xf_V = add nsw i32 %tmp_80_i, %tmp_79_i

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_64_i" val="1"/>
</and_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %.preheader14.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="222" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:3  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:3  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="16">
<![CDATA[
:4  %p_Val2_19 = zext i16 %p_Val2_i_i_i to i32

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5  %tmp_82_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %dx_val_load, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  %tmp_83_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %dy_val_load, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="229" st_id="13" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="237" st_id="17" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="239" st_id="18" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="241" st_id="19" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="245" st_id="21" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="247" st_id="22" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="249" st_id="23" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="251" st_id="24" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="253" st_id="25" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="255" st_id="26" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="257" st_id="27" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="261" st_id="29" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="263" st_id="30" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="265" st_id="31" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="267" st_id="32" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="269" st_id="33" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="270" st_id="33" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="271" st_id="34" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="273" st_id="35" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="275" st_id="36" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="277" st_id="37" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="279" st_id="38" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="281" st_id="39" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="282" st_id="39" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="283" st_id="40" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="285" st_id="41" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="287" st_id="42" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="289" st_id="43" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="290" st_id="43" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="291" st_id="44" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="292" st_id="44" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="293" st_id="45" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="295" st_id="46" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="296" st_id="46" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="297" st_id="47" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sx = sdiv i32 %tmp_82_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sy = sdiv i32 %tmp_83_i, %p_Val2_19

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>

<operation id="299" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="31">
<![CDATA[
:9  %tmp_55 = trunc i31 %p_x_assign to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:10  %x0 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_55, i16 0)

]]></Node>
<StgValue><ssdm name="x0"/></StgValue>
</operation>

<operation id="301" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="302" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sx1_i = phi i32 [ %sx, %5 ], [ %sx_1, %.loopexit4.i ]

]]></Node>
<StgValue><ssdm name="sx1_i"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sy1_i = phi i32 [ %sy, %5 ], [ %sy_1, %.loopexit4.i ]

]]></Node>
<StgValue><ssdm name="sy1_i"/></StgValue>
</operation>

<operation id="304" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %k_i = phi i2 [ 0, %5 ], [ %k, %.loopexit4.i ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="305" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond_i = icmp eq i2 %k_i, -2

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %k = add i2 %k_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i, label %11, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_98_i = mul nsw i32 %sx1_i, %p_min_r_2

]]></Node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x1 = add nsw i32 %tmp_98_i, %x0

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_99_i = mul nsw i32 %sy1_i, %p_min_r_2

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y1 = add nsw i32 %tmp_99_i, %y0

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
:0  %pt_buf_length_i_load_1 = load i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name="pt_buf_length_i_load_1"/></StgValue>
</operation>

<operation id="315" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %pt_buf_length = add nsw i32 %pt_buf_length_i_load_1, 1

]]></Node>
<StgValue><ssdm name="pt_buf_length"/></StgValue>
</operation>

<operation id="316" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_i12_i = sext i32 %pt_buf_length_i_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i12_i"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pt_buf_val_x_addr = getelementptr [76800 x i31]* %pt_buf_val_x, i64 0, i64 %tmp_i12_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_addr"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="31" op_1_bw="17">
<![CDATA[
:4  store i31 %p_x_assign, i31* %pt_buf_val_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pt_buf_val_y_addr = getelementptr [76800 x i31]* %pt_buf_val_y, i64 0, i64 %tmp_i12_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_addr"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="31" op_1_bw="17">
<![CDATA[
:6  store i31 %p_y_assign, i31* %pt_buf_val_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_62_i)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %pt_buf_length, i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_64_i" val="0"/>
<literal name="tmp_68_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader14.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_64_i" val="1"/>
</and_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.i.backedge:0  br label %.preheader14.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %x_i = phi i32 [ %x1, %7 ], [ %x1_1, %10 ]

]]></Node>
<StgValue><ssdm name="x_i"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %y_i = phi i32 [ %y1, %7 ], [ %y1_1, %10 ]

]]></Node>
<StgValue><ssdm name="y_i"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %r1_i = phi i32 [ %p_min_r_2, %7 ], [ %r_2, %10 ]

]]></Node>
<StgValue><ssdm name="r1_i"/></StgValue>
</operation>

<operation id="328" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_110_i = icmp sgt i32 %r1_i, %p_max_r_cast_i

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="329" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_110_i, label %.loopexit4.i, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_119_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_119_i"/></StgValue>
</operation>

<operation id="331" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_121_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %x_i, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_121_i"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_123_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %y_i, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_123_i"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="16">
<![CDATA[
:4  %y2_cast_i = sext i16 %tmp_123_i to i17

]]></Node>
<StgValue><ssdm name="y2_cast_i"/></StgValue>
</operation>

<operation id="335" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="336" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_125_i = icmp sgt i16 %tmp_121_i, 319

]]></Node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="337" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="338" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_127_i = icmp sgt i16 %tmp_123_i, 239

]]></Node>
<StgValue><ssdm name="tmp_127_i"/></StgValue>
</operation>

<operation id="339" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp = or i1 %tmp_64, %tmp_125_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="340" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp4 = or i1 %tmp_65, %tmp_127_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_cond3_i = or i1 %tmp4, %tmp

]]></Node>
<StgValue><ssdm name="or_cond3_i"/></StgValue>
</operation>

<operation id="342" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %or_cond3_i, label %.loopexit4.i, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %tmp_138_i = mul i17 %y2_cast_i, 322

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>

<operation id="344" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_139_i = add i16 %tmp_121_i, 323

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>

<operation id="345" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_139_cast_i = zext i16 %tmp_139_i to i17

]]></Node>
<StgValue><ssdm name="tmp_139_cast_i"/></StgValue>
</operation>

<operation id="346" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %base_2 = add i17 %tmp_138_i, %tmp_139_cast_i

]]></Node>
<StgValue><ssdm name="base_2"/></StgValue>
</operation>

<operation id="347" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_140_i = zext i17 %base_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>

<operation id="348" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %accum_addr_6 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_140_i

]]></Node>
<StgValue><ssdm name="accum_addr_6"/></StgValue>
</operation>

<operation id="349" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="17">
<![CDATA[
:6  %accum_load_4 = load i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name="accum_load_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="350" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="17">
<![CDATA[
:6  %accum_load_4 = load i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name="accum_load_4"/></StgValue>
</operation>

<operation id="351" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_141_i = add nsw i32 %accum_load_4, 1

]]></Node>
<StgValue><ssdm name="tmp_141_i"/></StgValue>
</operation>

<operation id="352" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:8  store i32 %tmp_141_i, i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_119_i)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="354" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %x1_1 = add nsw i32 %sx1_i, %x_i

]]></Node>
<StgValue><ssdm name="x1_1"/></StgValue>
</operation>

<operation id="355" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %y1_1 = add nsw i32 %sy1_i, %y_i

]]></Node>
<StgValue><ssdm name="y1_1"/></StgValue>
</operation>

<operation id="356" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %r_2 = add nsw i32 %r1_i, 1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="357" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_110_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="358" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit4.i:0  %sx_1 = sub nsw i32 0, %sx1_i

]]></Node>
<StgValue><ssdm name="sx_1"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit4.i:1  %sy_1 = sub nsw i32 0, %sy1_i

]]></Node>
<StgValue><ssdm name="sy_1"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.i:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="361" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader11.i:0  %i2_i = phi i31 [ 0, %.preheader11.i.preheader ], [ %i_2, %.preheader11.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i2_i"/></StgValue>
</operation>

<operation id="362" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.i:1  %phi_mul1 = phi i32 [ 0, %.preheader11.i.preheader ], [ %next_mul1, %.preheader11.i.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="363" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.i:2  %next_mul1 = add i32 %phi_mul1, 322

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="364" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="31">
<![CDATA[
.preheader11.i:3  %i2_cast_i = zext i31 %i2_i to i32

]]></Node>
<StgValue><ssdm name="i2_cast_i"/></StgValue>
</operation>

<operation id="365" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.i:4  %tmp_59_i = icmp slt i32 %i2_cast_i, %rows

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="366" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader11.i:5  %i_2 = add i31 %i2_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.i:6  br i1 %tmp_59_i, label %.preheader.i.preheader, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
:0  %total_1 = alloca i32

]]></Node>
<StgValue><ssdm name="total_1"/></StgValue>
</operation>

<operation id="370" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
:1  %centers_length_i_loa_1 = load i32* %centers_length_i

]]></Node>
<StgValue><ssdm name="centers_length_i_loa_1"/></StgValue>
</operation>

<operation id="371" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  call fastcc void @HoughSortDescent([77924 x i32]* %centers_val, i32 %centers_length_i_loa_1, [77924 x i32]* %accum)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_53 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %min_dist_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="373" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %icmp = icmp sgt i31 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="374" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="32">
<![CDATA[
:5  %tmp_54 = trunc i32 %min_dist_read to i31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="375" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:6  %min_dist_assign = select i1 %icmp, i31 %tmp_54, i31 1

]]></Node>
<StgValue><ssdm name="min_dist_assign"/></StgValue>
</operation>

<operation id="376" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 0, i32* %total_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="377" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j3_i = phi i31 [ %j_3, %._crit_edge18.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j3_i"/></StgValue>
</operation>

<operation id="378" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %j3_cast_i = zext i31 %j3_i to i32

]]></Node>
<StgValue><ssdm name="j3_cast_i"/></StgValue>
</operation>

<operation id="379" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_65_i = icmp slt i32 %j3_cast_i, %cols

]]></Node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="380" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i:3  %j_3 = add i31 %j3_i, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="381" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_65_i, label %12, label %.preheader11.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="383" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp5 = add i32 %j3_cast_i, 322

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="384" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_71_i = add i32 %tmp5, %phi_mul1

]]></Node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="385" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %base = add nsw i32 %tmp_71_i, 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="386" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_72_i = sext i32 %base to i64

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="387" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %accum_addr_1 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_72_i

]]></Node>
<StgValue><ssdm name="accum_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="17">
<![CDATA[
:7  %value = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="389" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge18.i:0  %empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_69_i)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="390" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18.i:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="391" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="17">
<![CDATA[
:7  %value = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="393" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_73_i = icmp sgt i32 %value, %acc_threshold_read

]]></Node>
<StgValue><ssdm name="tmp_73_i"/></StgValue>
</operation>

<operation id="394" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_73_i, label %13, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_84_i = sext i32 %tmp_71_i to i64

]]></Node>
<StgValue><ssdm name="tmp_84_i"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %accum_addr_2 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_84_i

]]></Node>
<StgValue><ssdm name="accum_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="17">
<![CDATA[
:2  %accum_load = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="398" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="17">
<![CDATA[
:2  %accum_load = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="399" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_85_i = icmp sgt i32 %value, %accum_load

]]></Node>
<StgValue><ssdm name="tmp_85_i"/></StgValue>
</operation>

<operation id="400" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_85_i, label %14, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_87_i = add nsw i32 %tmp_71_i, 2

]]></Node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="402" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_88_i = sext i32 %tmp_87_i to i64

]]></Node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="403" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_3 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_88_i

]]></Node>
<StgValue><ssdm name="accum_addr_3"/></StgValue>
</operation>

<operation id="404" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_65_i" val="1"/>
<literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_1 = load i32* %accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="405" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_1 = load i32* %accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_89_i = icmp sgt i32 %value, %accum_load_1

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="407" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_89_i, label %15, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_100_i = add nsw i32 %tmp_71_i, -321

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="409" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_101_i = sext i32 %tmp_100_i to i64

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="410" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_4 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_101_i

]]></Node>
<StgValue><ssdm name="accum_addr_4"/></StgValue>
</operation>

<operation id="411" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_2 = load i32* %accum_addr_4, align 4

]]></Node>
<StgValue><ssdm name="accum_load_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="412" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_2 = load i32* %accum_addr_4, align 4

]]></Node>
<StgValue><ssdm name="accum_load_2"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_102_i = icmp sgt i32 %value, %accum_load_2

]]></Node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_102_i, label %16, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_111_i = add nsw i32 %tmp_71_i, 323

]]></Node>
<StgValue><ssdm name="tmp_111_i"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_112_i = sext i32 %tmp_111_i to i64

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_5 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_112_i

]]></Node>
<StgValue><ssdm name="accum_addr_5"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_3 = load i32* %accum_addr_5, align 4

]]></Node>
<StgValue><ssdm name="accum_load_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="419" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="17">
<![CDATA[
:3  %accum_load_3 = load i32* %accum_addr_5, align 4

]]></Node>
<StgValue><ssdm name="accum_load_3"/></StgValue>
</operation>

<operation id="420" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_113_i = icmp sgt i32 %value, %accum_load_3

]]></Node>
<StgValue><ssdm name="tmp_113_i"/></StgValue>
</operation>

<operation id="421" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_113_i, label %17, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
:0  %centers_length_i_loa = load i32* %centers_length_i

]]></Node>
<StgValue><ssdm name="centers_length_i_loa"/></StgValue>
</operation>

<operation id="423" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %centers_length = add nsw i32 %centers_length_i_loa, 1

]]></Node>
<StgValue><ssdm name="centers_length"/></StgValue>
</operation>

<operation id="424" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_i13_i = sext i32 %centers_length_i_loa to i64

]]></Node>
<StgValue><ssdm name="tmp_i13_i"/></StgValue>
</operation>

<operation id="425" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %centers_val_addr_1 = getelementptr [77924 x i32]* %centers_val, i64 0, i64 %tmp_i13_i

]]></Node>
<StgValue><ssdm name="centers_val_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:4  store i32 %base, i32* %centers_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %centers_length, i32* %centers_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_73_i" val="1"/>
<literal name="tmp_85_i" val="1"/>
<literal name="tmp_89_i" val="1"/>
<literal name="tmp_102_i" val="1"/>
<literal name="tmp_113_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="429" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.i.loopexit:0  br label %.preheader11.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="430" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  call fastcc void @HoughSortDescent([77924 x i32]* %centers_val, i32 %centers_length_i_loa_1, [77924 x i32]* %accum)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="31">
<![CDATA[
:7  %tmp_i15_cast_i = zext i31 %min_dist_assign to i32

]]></Node>
<StgValue><ssdm name="tmp_i15_cast_i"/></StgValue>
</operation>

<operation id="432" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %min_dist2 = mul nsw i32 %tmp_i15_cast_i, %tmp_i15_cast_i

]]></Node>
<StgValue><ssdm name="min_dist2"/></StgValue>
</operation>

<operation id="433" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="434" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.critedge.i:0  %i5_i = phi i31 [ 0, %18 ], [ %i_3, %.critedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="i5_i"/></StgValue>
</operation>

<operation id="435" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
.critedge.i:1  %total_1_load = load i32* %total_1

]]></Node>
<StgValue><ssdm name="total_1_load"/></StgValue>
</operation>

<operation id="436" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
.critedge.i:2  %centers_length_i_loa_2 = load i32* %centers_length_i

]]></Node>
<StgValue><ssdm name="centers_length_i_loa_2"/></StgValue>
</operation>

<operation id="437" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="31">
<![CDATA[
.critedge.i:3  %i5_cast_i = zext i31 %i5_i to i32

]]></Node>
<StgValue><ssdm name="i5_cast_i"/></StgValue>
</operation>

<operation id="438" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i:4  %tmp_66_i = icmp slt i32 %i5_cast_i, %centers_length_i_loa_2

]]></Node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>

<operation id="439" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.critedge.i:5  %i_3 = add i31 %i5_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:6  br i1 %tmp_66_i, label %19, label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_66_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_74_i = zext i31 %i5_i to i64

]]></Node>
<StgValue><ssdm name="tmp_74_i"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_66_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %centers_val_addr = getelementptr [77924 x i32]* %centers_val, i64 0, i64 %tmp_74_i

]]></Node>
<StgValue><ssdm name="centers_val_addr"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_66_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="17">
<![CDATA[
:2  %base_1 = load i32* %centers_val_addr, align 4

]]></Node>
<StgValue><ssdm name="base_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="444" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="17">
<![CDATA[
:2  %base_1 = load i32* %centers_val_addr, align 4

]]></Node>
<StgValue><ssdm name="base_1"/></StgValue>
</operation>

<operation id="445" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %base_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_61 = trunc i32 %base_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="447" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="65" op_0_bw="32">
<![CDATA[
:3  %sext_cast = sext i32 %base_1 to i65

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="448" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %mul = mul i65 6829264769, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:5  %neg_mul = sub i65 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_57 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %neg_mul, i32 41, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="451" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="24">
<![CDATA[
:8  %tmp_23 = sext i24 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="452" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_58 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul, i32 41, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="453" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="24">
<![CDATA[
:10  %tmp_24 = sext i24 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="454" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_25 = select i1 %tmp_56, i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="455" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %neg_ti = sub i32 0, %tmp_25

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="456" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_75_i = select i1 %tmp_56, i32 %neg_ti, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="457" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="32">
<![CDATA[
:14  %tmp_59 = trunc i32 %tmp_75_i to i24

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="458" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_76_i = mul i32 -322, %tmp_75_i

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="459" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp6 = add i32 -1, %tmp_76_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="460" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="32">
<![CDATA[
:17  %tmp_60 = trunc i32 %tmp6 to i16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="461" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %cx0 = add i32 %base_1, %tmp6

]]></Node>
<StgValue><ssdm name="cx0"/></StgValue>
</operation>

<operation id="462" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="32">
<![CDATA[
:20  %tmp_62 = trunc i32 %tmp_75_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="463" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:21  %cy0 = add i24 -1, %tmp_59

]]></Node>
<StgValue><ssdm name="cy0"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="24">
<![CDATA[
:22  %cy0_cast_i = sext i24 %cy0 to i32

]]></Node>
<StgValue><ssdm name="cy0_cast_i"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="466" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %j7_i = phi i31 [ 0, %19 ], [ %j_5_cast_i, %22 ]

]]></Node>
<StgValue><ssdm name="j7_i"/></StgValue>
</operation>

<operation id="467" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="31">
<![CDATA[
:1  %j7_cast_i = zext i31 %j7_i to i32

]]></Node>
<StgValue><ssdm name="j7_cast_i"/></StgValue>
</operation>

<operation id="468" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86_i = icmp slt i32 %j7_cast_i, %total_1_load

]]></Node>
<StgValue><ssdm name="tmp_86_i"/></StgValue>
</operation>

<operation id="469" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j_5_cast_i = add i31 %j7_i, 1

]]></Node>
<StgValue><ssdm name="j_5_cast_i"/></StgValue>
</operation>

<operation id="470" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_86_i, label %21, label %.loopexit.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %j_2 = add nsw i32 1, %j7_cast_i

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="472" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_911_i = zext i32 %j_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_911_i"/></StgValue>
</operation>

<operation id="473" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="32">
<![CDATA[
:4  %tmp_63 = trunc i32 %j_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="474" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %circles_val_addr_1 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_911_i

]]></Node>
<StgValue><ssdm name="circles_val_addr_1"/></StgValue>
</operation>

<operation id="475" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_26 = add i10 100, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="476" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_26_cast = sext i10 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="477" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %circles_val_addr_2 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="circles_val_addr_2"/></StgValue>
</operation>

<operation id="478" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="9">
<![CDATA[
:9  %circles_val_load = load i16* %circles_val_addr_1, align 2

]]></Node>
<StgValue><ssdm name="circles_val_load"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="9">
<![CDATA[
:11  %circles_val_load_1 = load i16* %circles_val_addr_2, align 2

]]></Node>
<StgValue><ssdm name="circles_val_load_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="480" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_90_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_90_i"/></StgValue>
</operation>

<operation id="481" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="9">
<![CDATA[
:9  %circles_val_load = load i16* %circles_val_addr_1, align 2

]]></Node>
<StgValue><ssdm name="circles_val_load"/></StgValue>
</operation>

<operation id="483" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
:10  %cx = zext i16 %circles_val_load to i32

]]></Node>
<StgValue><ssdm name="cx"/></StgValue>
</operation>

<operation id="484" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="9">
<![CDATA[
:11  %circles_val_load_1 = load i16* %circles_val_addr_2, align 2

]]></Node>
<StgValue><ssdm name="circles_val_load_1"/></StgValue>
</operation>

<operation id="485" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="16">
<![CDATA[
:12  %cy_cast_i = zext i16 %circles_val_load_1 to i24

]]></Node>
<StgValue><ssdm name="cy_cast_i"/></StgValue>
</operation>

<operation id="486" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_92_i = sub nsw i32 %cx, %cx0

]]></Node>
<StgValue><ssdm name="tmp_92_i"/></StgValue>
</operation>

<operation id="487" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_93_i = mul nsw i32 %tmp_92_i, %tmp_92_i

]]></Node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="488" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15  %tmp_94_i = sub i24 %cy_cast_i, %cy0

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="489" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="24">
<![CDATA[
:16  %tmp_94_cast_i = sext i24 %tmp_94_i to i32

]]></Node>
<StgValue><ssdm name="tmp_94_cast_i"/></StgValue>
</operation>

<operation id="490" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_95_i = mul nsw i32 %tmp_94_cast_i, %tmp_94_cast_i

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="491" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %dist2 = add nsw i32 %tmp_93_i, %tmp_95_i

]]></Node>
<StgValue><ssdm name="dist2"/></StgValue>
</operation>

<operation id="492" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_96_i = icmp sgt i32 %dist2, %min_dist2

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="493" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20  br i1 %tmp_96_i, label %22, label %.critedge.i.backedge.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_90_i)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="495" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i.backedge.loopexit:0  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="497" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.preheader:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="498" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit.i:2  %j8_i = phi i31 [ %j_4, %._crit_edge23.i ], [ 0, %.loopexit.i.preheader ]

]]></Node>
<StgValue><ssdm name="j8_i"/></StgValue>
</operation>

<operation id="499" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i:3  %pt_buf_length_i_load = load i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name="pt_buf_length_i_load"/></StgValue>
</operation>

<operation id="500" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="31">
<![CDATA[
.loopexit.i:4  %j8_cast_i = zext i31 %j8_i to i32

]]></Node>
<StgValue><ssdm name="j8_cast_i"/></StgValue>
</operation>

<operation id="501" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i:5  %tmp_97_i = icmp slt i32 %j8_cast_i, %pt_buf_length_i_load

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="502" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="31">
<![CDATA[
:3  %tmp_104_i = zext i31 %j8_i to i64

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="503" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %pt_buf_val_x_addr_1 = getelementptr [76800 x i31]* %pt_buf_val_x, i64 0, i64 %tmp_104_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_addr_1"/></StgValue>
</operation>

<operation id="504" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="17">
<![CDATA[
:5  %pt_buf_val_x_load = load i31* %pt_buf_val_x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_load"/></StgValue>
</operation>

<operation id="505" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %pt_buf_val_y_addr_1 = getelementptr [76800 x i31]* %pt_buf_val_y, i64 0, i64 %tmp_104_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="31" op_0_bw="17">
<![CDATA[
:8  %pt_buf_val_y_load = load i31* %pt_buf_val_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="507" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit.i:6  %j_4 = add i31 %j8_i, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="508" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="17">
<![CDATA[
:5  %pt_buf_val_x_load = load i31* %pt_buf_val_x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_load"/></StgValue>
</operation>

<operation id="509" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="31">
<![CDATA[
:6  %extLd30_i = zext i31 %pt_buf_val_x_load to i32

]]></Node>
<StgValue><ssdm name="extLd30_i"/></StgValue>
</operation>

<operation id="510" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="31" op_0_bw="17">
<![CDATA[
:8  %pt_buf_val_y_load = load i31* %pt_buf_val_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_load"/></StgValue>
</operation>

<operation id="511" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="31">
<![CDATA[
:9  %extLd34_i = zext i31 %pt_buf_val_y_load to i32

]]></Node>
<StgValue><ssdm name="extLd34_i"/></StgValue>
</operation>

<operation id="512" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_dx = sub nsw i32 %cx0, %extLd30_i

]]></Node>
<StgValue><ssdm name="p_dx"/></StgValue>
</operation>

<operation id="513" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %p_dy = sub nsw i32 %cy0_cast_i, %extLd34_i

]]></Node>
<StgValue><ssdm name="p_dy"/></StgValue>
</operation>

<operation id="514" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_105_i = mul nsw i32 %p_dx, %p_dx

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="515" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_106_i = mul nsw i32 %p_dy, %p_dy

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>

<operation id="516" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %dist2_2 = add nsw i32 %tmp_105_i, %tmp_106_i

]]></Node>
<StgValue><ssdm name="dist2_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="517" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:15  %p_Val2_i_i16_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %dist2_2) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i16_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="518" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:15  %p_Val2_i_i16_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %dist2_2) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i16_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="519" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit.i:0  %p_max_r1_i = phi i32 [ %p_max_r_1_i, %._crit_edge23.i ], [ %p_max_r_cast_i, %.loopexit.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_max_r1_i"/></StgValue>
</operation>

<operation id="520" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit.i:1  %r0_2 = phi i32 [ %p_min_r_1_i, %._crit_edge23.i ], [ %p_min_r_2, %.loopexit.i.preheader ]

]]></Node>
<StgValue><ssdm name="r0_2"/></StgValue>
</operation>

<operation id="521" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i:7  br i1 %tmp_97_i, label %23, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="31" op_0_bw="32">
<![CDATA[
:0  %tmp_66 = trunc i32 %p_max_r1_i to i31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="523" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_103_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="524" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
:16  %p_Val2_20 = zext i16 %p_Val2_i_i16_i to i32

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="526" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="31" op_0_bw="16">
<![CDATA[
:17  %p_Val2_23_cast = zext i16 %p_Val2_i_i16_i to i31

]]></Node>
<StgValue><ssdm name="p_Val2_23_cast"/></StgValue>
</operation>

<operation id="527" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_107_i = icmp sgt i32 %p_min_r_2, %p_Val2_20

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="528" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_108_i = icmp ugt i31 %p_Val2_23_cast, %p_max_r

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="529" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_cond4_i = or i1 %tmp_107_i, %tmp_108_i

]]></Node>
<StgValue><ssdm name="or_cond4_i"/></StgValue>
</operation>

<operation id="530" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %or_cond4_i, label %._crit_edge23.i, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_114_i = icmp sgt i32 %p_Val2_20, %p_max_r1_i

]]></Node>
<StgValue><ssdm name="tmp_114_i"/></StgValue>
</operation>

<operation id="532" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:1  %p_max_r_1 = select i1 %tmp_114_i, i31 %p_Val2_23_cast, i31 %tmp_66

]]></Node>
<StgValue><ssdm name="p_max_r_1"/></StgValue>
</operation>

<operation id="533" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="31">
<![CDATA[
:2  %p_max_r_1_cast = zext i31 %p_max_r_1 to i32

]]></Node>
<StgValue><ssdm name="p_max_r_1_cast"/></StgValue>
</operation>

<operation id="534" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_115_i = icmp slt i32 %p_Val2_20, %r0_2

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="535" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_min_r = select i1 %tmp_115_i, i32 %p_Val2_20, i32 %r0_2

]]></Node>
<StgValue><ssdm name="p_min_r"/></StgValue>
</operation>

<operation id="536" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="16">
<![CDATA[
:5  %tmp_116_i = zext i16 %p_Val2_i_i16_i to i64

]]></Node>
<StgValue><ssdm name="tmp_116_i"/></StgValue>
</operation>

<operation id="537" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dist_accum_addr_2 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_116_i

]]></Node>
<StgValue><ssdm name="dist_accum_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
:7  %dist_accum_load = load i32* %dist_accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dist_accum_load"/></StgValue>
</operation>

<operation id="539" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge23.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="540" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
:7  %dist_accum_load = load i32* %dist_accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dist_accum_load"/></StgValue>
</operation>

<operation id="541" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_117_i = add nsw i32 %dist_accum_load, 1

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="542" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store i32 %tmp_117_i, i32* %dist_accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge23.i:0  %p_max_r_1_i = phi i32 [ %p_max_r_1_cast, %24 ], [ %p_max_r1_i, %23 ]

]]></Node>
<StgValue><ssdm name="p_max_r_1_i"/></StgValue>
</operation>

<operation id="544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge23.i:1  %p_min_r_1_i = phi i32 [ %p_min_r, %24 ], [ %r0_2, %23 ]

]]></Node>
<StgValue><ssdm name="p_min_r_1_i"/></StgValue>
</operation>

<operation id="545" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge23.i:2  %empty_244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_103_i)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23.i:3  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="547" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_109_i = sext i32 %r0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="548" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dist_accum_addr_1 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_109_i

]]></Node>
<StgValue><ssdm name="dist_accum_addr_1"/></StgValue>
</operation>

<operation id="549" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
:2  %c0 = load i32* %dist_accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="550" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
:2  %c0 = load i32* %dist_accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="552" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %r0_i = phi i32 [ %r0_2, %25 ], [ %r10_0_r0_i, %27 ]

]]></Node>
<StgValue><ssdm name="r0_i"/></StgValue>
</operation>

<operation id="553" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %c_i = phi i32 [ %c0, %25 ], [ %c_0_c0_i, %27 ]

]]></Node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="554" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %r0 = phi i32 [ %r0_2, %25 ], [ %r_3, %27 ]

]]></Node>
<StgValue><ssdm name="r0"/></StgValue>
</operation>

<operation id="555" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_118_i = icmp sgt i32 %r0, %p_max_r1_i

]]></Node>
<StgValue><ssdm name="tmp_118_i"/></StgValue>
</operation>

<operation id="556" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_118_i, label %_ifconv, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_118_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_134_i = sext i32 %r0 to i64

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="558" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_118_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %dist_accum_addr_3 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_134_i

]]></Node>
<StgValue><ssdm name="dist_accum_addr_3"/></StgValue>
</operation>

<operation id="559" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_118_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
:4  %c0_2 = load i32* %dist_accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c0_2"/></StgValue>
</operation>

<operation id="560" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_118_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_136_i = mul nsw i32 %r0, %c_i

]]></Node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="561" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_133_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_133_i"/></StgValue>
</operation>

<operation id="562" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
:4  %c0_2 = load i32* %dist_accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c0_2"/></StgValue>
</operation>

<operation id="564" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5  store i32 0, i32* %dist_accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_135_i = mul nsw i32 %c0_2, %r0_i

]]></Node>
<StgValue><ssdm name="tmp_135_i"/></StgValue>
</operation>

<operation id="566" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_137_i = icmp sgt i32 %tmp_135_i, %tmp_136_i

]]></Node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="567" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %r10_0_r0_i = select i1 %tmp_137_i, i32 %r0, i32 %r0_i

]]></Node>
<StgValue><ssdm name="r10_0_r0_i"/></StgValue>
</operation>

<operation id="568" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %c_0_c0_i = select i1 %tmp_137_i, i32 %c0_2, i32 %c_i

]]></Node>
<StgValue><ssdm name="c_0_c0_i"/></StgValue>
</operation>

<operation id="569" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_133_i)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="570" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %r_3 = add nsw i32 %r0, 1

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="571" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="572" st_id="79" stage="1" lat="1">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_128_i = sitofp i32 %r0_i to float

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="573" st_id="80" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_129_i = fmul float %tmp_128_i, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="tmp_129_i"/></StgValue>
</operation>

<operation id="574" st_id="80" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:2  %x_assign_3 = fpext float %tmp_129_i to double

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="575" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:3  %t_V_2 = bitcast double %x_assign_3 to i64

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="576" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %t_V_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="577" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_i_i_i = icmp ult i11 %loc_V, 1022

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="578" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:8  %tmp_170_i_i_i = icmp ugt i11 %loc_V, -973

]]></Node>
<StgValue><ssdm name="tmp_170_i_i_i"/></StgValue>
</operation>

<operation id="579" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %t_V_2, i32 52, i32 57)

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="580" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:10  %tmp_171_i_i_i = zext i6 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_171_i_i_i"/></StgValue>
</operation>

<operation id="581" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_171_i_i_i

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="582" st_id="80" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="52" op_0_bw="6">
<![CDATA[
_ifconv:12  %mask = load i52* %mask_table1_addr, align 8

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="583" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="53" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %one_half_table2_addr = getelementptr [64 x i53]* @one_half_table2, i64 0, i64 %tmp_171_i_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2_addr"/></StgValue>
</operation>

<operation id="584" st_id="80" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="53" op_0_bw="6">
<![CDATA[
_ifconv:14  %one_half = load i53* %one_half_table2_addr, align 8

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="585" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:4  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %t_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="586" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
_ifconv:7  %p_Result_13 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 0)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="587" st_id="81" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="52" op_0_bw="6">
<![CDATA[
_ifconv:12  %mask = load i52* %mask_table1_addr, align 8

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="588" st_id="81" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="53" op_0_bw="6">
<![CDATA[
_ifconv:14  %one_half = load i53* %one_half_table2_addr, align 8

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="589" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="53">
<![CDATA[
_ifconv:15  %one_half_i_i_cast_i = zext i53 %one_half to i64

]]></Node>
<StgValue><ssdm name="one_half_i_i_cast_i"/></StgValue>
</operation>

<operation id="590" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %p_Val2_s = add i64 %t_V_2, %one_half_i_i_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="591" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:17  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="592" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:18  %tmp_173_i_i_i = xor i52 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_173_i_i_i"/></StgValue>
</operation>

<operation id="593" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:19  %xs_sig_V = and i52 %loc_V_1, %tmp_173_i_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="594" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="595" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="12" op_2_bw="52">
<![CDATA[
_ifconv:21  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i52(i12 %tmp_5, i52 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="596" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %sel_tmp_v = select i1 %tmp_i_i_i, i64 %p_Result_13, i64 %p_Result_14

]]></Node>
<StgValue><ssdm name="sel_tmp_v"/></StgValue>
</operation>

<operation id="597" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:23  %sel_tmp = bitcast i64 %sel_tmp_v to double

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="598" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %sel_tmp1 = xor i1 %tmp_i_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="599" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %sel_tmp2 = and i1 %tmp_170_i_i_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="600" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %x_assign_4 = select i1 %sel_tmp2, double %x_assign_3, double %sel_tmp

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="601" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:27  %p_Val2_15 = bitcast double %x_assign_4 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="602" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="603" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="604" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:30  %loc_V_3 = trunc i64 %p_Val2_15 to i52

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="605" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_ifconv:31  %tmp_i_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="606" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="137" op_0_bw="54">
<![CDATA[
_ifconv:32  %tmp_i_i_i_cast_i = zext i54 %tmp_i_i_i_i to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="607" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:33  %tmp_i_i_i_i_cast_i = zext i11 %loc_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="608" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:34  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="609" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:35  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="610" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:36  %tmp_176_i_i_i_i = sub i11 1023, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_176_i_i_i_i"/></StgValue>
</operation>

<operation id="611" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:37  %tmp_176_i_i_i_cast_i = sext i11 %tmp_176_i_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_176_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="612" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:38  %sh_assign_1 = select i1 %isNeg, i12 %tmp_176_i_i_i_cast_i, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="613" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:39  %sh_assign_1_i_i_i_ca = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_i_i_i_ca"/></StgValue>
</operation>

<operation id="614" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="137" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_177_i_i_i_i = zext i32 %sh_assign_1_i_i_i_ca to i137

]]></Node>
<StgValue><ssdm name="tmp_177_i_i_i_i"/></StgValue>
</operation>

<operation id="615" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:41  %tmp_177_i_i_i_cast_i = zext i32 %sh_assign_1_i_i_i_ca to i54

]]></Node>
<StgValue><ssdm name="tmp_177_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="616" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:42  %tmp_178_i_i_i_i = lshr i54 %tmp_i_i_i_i, %tmp_177_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_178_i_i_i_i"/></StgValue>
</operation>

<operation id="617" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
_ifconv:43  %tmp_179_i_i_i_i = shl i137 %tmp_i_i_i_cast_i, %tmp_177_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_179_i_i_i_i"/></StgValue>
</operation>

<operation id="618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:44  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_178_i_i_i_i, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="619" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:45  %tmp_s = zext i1 %tmp_72 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_179_i_i_i_i, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="621" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_8 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="622" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %p_Val2_i_i_i_i = sub i32 0, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i_i"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_Val2_21 = select i1 %p_Result_15, i32 %p_Val2_i_i_i_i, i32 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_132_i = icmp sgt i32 %c_i, %p_Val2_21

]]></Node>
<StgValue><ssdm name="tmp_132_i"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51  br i1 %tmp_132_i, label %28, label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %total = add nsw i32 1, %total_1_load

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_142_i = add i16 %tmp_61, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_142_i"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_143_i = sext i32 %total to i64

]]></Node>
<StgValue><ssdm name="tmp_143_i"/></StgValue>
</operation>

<operation id="629" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="32">
<![CDATA[
:3  %tmp_73 = trunc i32 %total to i10

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="630" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %circles_val_addr_3 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_143_i

]]></Node>
<StgValue><ssdm name="circles_val_addr_3"/></StgValue>
</operation>

<operation id="631" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_29 = add i10 100, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="632" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="10">
<![CDATA[
:6  %tmp_31_cast = sext i10 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="633" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %circles_val_addr_4 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="circles_val_addr_4"/></StgValue>
</operation>

<operation id="634" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:11  store i16 %tmp_142_i, i16* %circles_val_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %tmp_144_i = add i16 -1, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_144_i"/></StgValue>
</operation>

<operation id="636" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:13  store i16 %tmp_144_i, i16* %circles_val_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_74 = trunc i32 %r0_i to i16

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="638" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_30 = add i10 200, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="639" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_32_cast = sext i10 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="640" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %circles_val_addr_5 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="circles_val_addr_5"/></StgValue>
</operation>

<operation id="641" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:15  store i16 %tmp_74, i16* %circles_val_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_146_i = icmp sgt i32 %total, 98

]]></Node>
<StgValue><ssdm name="tmp_146_i"/></StgValue>
</operation>

<operation id="643" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_146_i, label %.exit, label %..critedge.i.backedge_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
<literal name="tmp_146_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..critedge.i.backedge_crit_edge:0  store i32 %total, i32* %total_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_86_i" val="0"/>
<literal name="tmp_132_i" val="1"/>
<literal name="tmp_146_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
..critedge.i.backedge_crit_edge:1  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_86_i" val="1"/>
</and_exp><and_exp><literal name="tmp_132_i" val="0"/>
</and_exp><and_exp><literal name="tmp_146_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i.backedge:0  br label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="647" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exit:0  %total_3_i = phi i32 [ %total_1_load, %.critedge.i ], [ %total, %28 ]

]]></Node>
<StgValue><ssdm name="total_3_i"/></StgValue>
</operation>

<operation id="648" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="32">
<![CDATA[
.exit:1  %tmp_75 = trunc i32 %total_3_i to i16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="649" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
.exit:2  store i16 %tmp_75, i16* %circles_val_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0">
<![CDATA[
.exit:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
