verilog work "../Clock_Divider/Clock_Divider.v"
verilog work "UART.v"
