timestamp=1572688535379

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver_tb
ModifyID=117
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*36232*37921
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v_card_driver_tb.v=0*447665*449963

[$root]
A/$root=22|||1*1189412
BinI32/$root=3*795185
SLP=3*795289
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92165ab15ada126e94e4288b102325b1488f

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|3|1*1189786
BinI32/SPI_cont=3*795357
R=./../src/SPI_cont.v|3
SLP=3*796537
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a525245777906ff371c2cd0d1e838545152f51cc386e

[card_driver]
A/card_driver=22|./../src/card_driver.v|3|1*1192155
BinI32/card_driver=3*797652
R=./../src/card_driver.v|3
SLP=3*800005
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc6781861c6418f08b7bf5e2b464bd8141e5c243

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*1197609
BinI32/card_driver_tb=3*801509
R=./../src/card_driver_tb.v|4
SLP=3*802113
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f42891df0ae8bfff004dad00732d3f1305e2

[~MFT]
0=8|0card_driver.mgf|449963|319410
1=8|1card_driver.mgf|1197609|1189412
3=16|3card_driver.mgf|802113|795185

[~U]
$root=12|0*446562|
SPI_cont=12|0*446760|
card_driver=12|0*447043|
card_driver_tb=12|0*447475||0x10
