<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Pradeep Kumar Mohanty | PhD Research Scholar</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <style>
    body {
      margin: 0;
      font-family: "Roboto", Arial, sans-serif;
      background-color: #f5f5f5;
      color: #222;
      line-height: 1.7;
    }

    /* Header */
    header {
      background: #1a73e8;
      color: white;
      padding: 50px 20px;
      text-align: center;
    }

    header h1 {
      margin: 0;
      font-size: 2.4em;
      font-weight: 500;
    }

    header p {
      margin-top: 10px;
      font-size: 1.15em;
    }

    /* Main container */
    main {
      max-width: 1100px;
      margin: auto;
      background: white;
      padding: 40px 25px;
    }

    section {
      margin-bottom: 45px;
    }

    h2 {
      color: #1a73e8;
      font-size: 1.6em;
      margin-bottom: 15px;
      border-bottom: 2px solid #e0e0e0;
      padding-bottom: 5px;
    }

    ul {
      padding-left: 22px;
    }

    li {
      margin-bottom: 8px;
    }

    .two-col {
      display: grid;
      grid-template-columns: 1fr 1fr;
      gap: 30px;
    }

    .card {
      background: #fafafa;
      padding: 20px;
      border-left: 4px solid #1a73e8;
    }

    a {
      color: #1a73e8;
      text-decoration: none;
    }

    footer {
      background: #1a73e8;
      color: white;
      text-align: center;
      padding: 20px;
      font-size: 0.9em;
    }

    @media (max-width: 800px) {
      .two-col {
        grid-template-columns: 1fr;
      }
    }
  </style>
</head>
<body>

<header>
  <h1>Pradeep Kumar Mohanty</h1>
  <p>Ph.D. Research Scholar | VLSI Design & Hardware Security</p>
  <p>National Institute of Technology, Rourkela</p>
</header>

<main>

<section>
  <h2>About</h2>
  <p>
    I am a Ph.D. Research Scholar at NIT Rourkela under the C2S program. My research focuses on the
    design and development of Trusted Platform Modules (TPM) for securing Industrial IoT Gateways.
    I work on cryptographic hardware, secure ASIC design, and FPGA-based implementations.
  </p>
</section>

<section>
  <h2>Research Interests</h2>
  <ul>
    <li>Hardware Security & Cryptography</li>
    <li>ASIC and FPGA Design</li>
    <li>Lightweight Cryptographic Algorithms (ASCON)</li>
    <li>Secure Industrial IoT Systems</li>
    <li>Low-Power and Energy-Efficient VLSI</li>
  </ul>
</section>

<section>
  <h2>Education</h2>
  <ul>
    <li><strong>Ph.D. (Pursuing)</strong>, NIT Rourkela ‚Äì Secure TPM for Industrial IoT (2025‚ÄìPresent)</li>
    <li><strong>B.Tech</strong>, Electronics & Telecommunication, PMEC Berhampur ‚Äì CGPA 8.61</li>
    <li><strong>Intermediate</strong>, Science ‚Äì Aska Science College</li>
  </ul>
</section>

<section>
  <h2>Publications</h2>
  <ul>
    <li>High-Efficiency FPGA Implementations of ASCON-128/128A ‚Äì IEEE iSES (Accepted)</li>
    <li>ASIC Implementation of KDF-based ASCON AEAD Accelerator ‚Äì VLSID 2026 (Under Review)</li>
    <li>Rectangular Microstrip Patch Antenna for Wi-Fi Applications ‚Äì Kronika Journal</li>
    <li>Energy-Efficient Approximate Multiplier Design ‚Äì MNDCS Conference</li>
  </ul>
</section>

<section>
  <h2>Projects</h2>
  <div class="two-col">
    <div class="card">
      <ul>
        <li>FIFO-enabled ASCON ASIC (SCL 180nm)</li>
        <li>Energy-Efficient Approximate Multiplier (Fabricated)</li>
        <li>ASIC Up-Counter (RTL to GDS-II)</li>
      </ul>
    </div>
    <div class="card">
      <ul>
        <li>Face Detection using PYNQ-Z2 FPGA</li>
        <li>Microstrip Patch Antenna using Ansys HFSS</li>
        <li>Seven-Segment Display using Verilog</li>
      </ul>
    </div>
  </div>
</section>

<section>
  <h2>Technical Skills</h2>
  <div class="two-col">
    <ul>
      <li>Verilog HDL, TCL Scripting</li>
      <li>RTL Design & Verification</li>
      <li>ASIC Design Flow</li>
      <li>FPGA Implementation</li>
    </ul>
    <ul>
      <li>Cadence Virtuoso, Innovus</li>
      <li>Synopsys VCS, Design Compiler</li>
      <li>Calibre (DRC/LVS)</li>
      <li>SCL 180nm, TSMC Nodes</li>
    </ul>
  </div>
</section>

<section>
  <h2>Achievements & Certifications</h2>
  <ul>
    <li>ASIC Chip Tape-Out ‚Äì Semicon India 2025</li>
    <li>Student Fellow ‚Äì IEEE ITC India & VDAT</li>
    <li>GATE 2024 ‚Äì AIR 7458</li>
    <li>IEP Programs at CDAC Bangalore & IIT Indore</li>
  </ul>
</section>

<section>
  <h2>Contact</h2>
  <p>
    üìß Email: er.pkmohanty2022@gmail.com <br>
    üìç Rourkela, Odisha, India <br>
    üîó GitHub: <a href="https://github.com/Erpradeep2022">github.com/Erpradeep2022</a>
  </p>
</section>

</main>

<footer>
  ¬© 2026 Pradeep Kumar Mohanty | Academic Personal Website
</footer>

</body>
</html>
