# UVM Verification Environment for UART IP

![Status](https://img.shields.io/badge/Status-In%20Progress-yellow)
![Language](https://img.shields.io/badge/Language-SystemVerilog%2FVerilog-blue)
![Framework](https://img.shields.io/badge/Framework-UVM-orange)

## ğŸ“– é¡¹ç›®ç®€ä»‹ (Introduction)

æœ¬é¡¹ç›®æ˜¯ä¸€ä¸ªåŸºäº **UVM (Universal Verification Methodology)** æ­å»ºçš„éªŒè¯ç¯å¢ƒï¼Œç”¨äºéªŒè¯ **UART (Universal Asynchronous Receiver/Transmitter)** IP æ ¸çš„åŠŸèƒ½ã€‚

è¯¥ç¯å¢ƒé‡‡ç”¨äº† **åŒ Agent æ¶æ„ (Dual-Agent Architecture)**ï¼Œèƒ½å¤Ÿå®Œæ•´è¦†ç›– UART çš„å‘é€ (TX) å’Œæ¥æ”¶ (RX) åŠŸèƒ½ï¼Œå¹¶å®ç°äº†è‡ªåŠ¨åŒ–çš„æ•°æ®æ¯”å¯¹ (Scoreboard) å’Œ è¦†ç›–ç‡æ”¶é›†ã€‚

### ğŸ”‘ å…³é”®ç‰¹æ€§ (Key Features)

* **åŒ Agent æ¶æ„**:
    * `Host Agent`: æ¨¡æ‹Ÿ CPU è¡Œä¸ºï¼Œé©±åŠ¨ `tx_start/tx_data` ç­‰æ§åˆ¶ä¿¡å·ï¼ŒéªŒè¯ IP çš„ TX é€šè·¯ã€‚
    * `UART Agent`: æ¨¡æ‹Ÿå¤–éƒ¨ä¸²å£è®¾å¤‡ï¼Œé©±åŠ¨ `uart_rx` ä¸²è¡Œä¿¡å·ï¼ŒéªŒè¯ IP çš„ RX é€šè·¯ã€‚
* **è‡ªæ£€æœºåˆ¶ (Self-Checking)**: é›†æˆ `Scoreboard`ï¼Œåˆ©ç”¨ Reference Model (Queue) è‡ªåŠ¨æ¯”å¯¹æœŸæœ›æ•°æ®ä¸å®é™…æ•°æ®ã€‚
* **å¤šåœºæ™¯æµ‹è¯•**: åŒ…å« Sanity Test (å†’çƒŸæµ‹è¯•), Loopback Test (å›ç¯æµ‹è¯•), Random Test (éšæœºæµ‹è¯•) ç­‰ã€‚
* **è‡ªåŠ¨åŒ–è„šæœ¬**: æä¾› `Makefile` æ”¯æŒä¸€é”®ç¼–è¯‘ã€ä»¿çœŸå’Œæ‰“å¼€æ³¢å½¢ã€‚

---

## ğŸ—ï¸ éªŒè¯æ¶æ„ (Verification Architecture)



```mermaid
graph TD
    Test --> Env
    Env --> Host_Agent
    Env --> UART_Agent
    Env --> Scoreboard
    
    Host_Agent -- Drive Input --> DUT(UART IP)
    UART_Agent -- Drive RX Line --> DUT
    
    DUT -- TX Line --> UART_Agent
    DUT -- Output Data --> Host_Agent
    
    Host_Agent -- Monitor --> Scoreboard
    UART_Agent -- Monitor --> Scoreboard
```

Â·DUT: 8-bit Data, No Parity, 1 Stop Bit (8N1).

Â·Driver: å®ç°äº†æ³¢ç‰¹ç‡å‘ç”Ÿé€»è¾‘ï¼Œæ¨¡æ‹ŸçœŸå®çš„å¼‚æ­¥ä¼ è¾“æ—¶åºã€‚

Â·Monitor: å®ç°äº†åŸºäºè¿‡é‡‡æ · (Oversampling) çš„ä¸­å¿ƒå¯¹é½é‡‡æ ·é€»è¾‘ï¼ŒæŠ—å¹²æ‰°èƒ½åŠ›å¼ºã€‚

ğŸ“‚ æ–‡ä»¶ç»“æ„ (File Structure)
Plaintext

.
â”œâ”€â”€ rtl/                # Design Source Code (UART IP)
â”‚   â”œâ”€â”€ uart_top.v
â”‚   â”œâ”€â”€ uart_rx.v
â”‚   â””â”€â”€ uart_tx.v
â”œâ”€â”€ uvm_tb/             # UVM Verification Environment
â”‚   â”œâ”€â”€ agents/         # Agents (Driver, Monitor, Sequencer)
â”‚   â”œâ”€â”€ env/            # Environment & Scoreboard
â”‚   â”œâ”€â”€ tests/          # Test Cases
â”‚   â””â”€â”€ tb_top.sv       # Top Module
â”œâ”€â”€ sim/                # Simulation Directory
â”‚   â”œâ”€â”€ Makefile        # Run scripts
â”‚   â””â”€â”€ filelist.f      # File list
â””â”€â”€ README.md           # Project Documentation
ğŸš€ å¦‚ä½•è¿è¡Œ (How to Run)
æœ¬é¡¹ç›®åŸºäº Synopsys VCS å’Œ Verdi è¿›è¡Œå¼€å‘ã€‚

1. é¢„å¤‡å·¥ä½œ
ç¡®ä¿ä½ çš„æœåŠ¡å™¨ç¯å¢ƒå·²å®‰è£… VCS å’Œ UVM åº“ã€‚

2. è¿è¡Œä»¿çœŸ
è¿›å…¥ sim ç›®å½•ï¼š

Bash

cd sim
è¿è¡Œç¼–è¯‘å’Œä»¿çœŸ (Run Compilation & Simulation):

Bash

make run
(é»˜è®¤è¿è¡Œ sanity testï¼Œå¦‚éœ€è¿è¡Œå…¶ä»– testï¼Œä¿®æ”¹ Makefile æˆ–ä¼ å‚)

æŸ¥çœ‹æ³¢å½¢ (Open Waveform):

Bash

make wave
æ¸…ç†åƒåœ¾æ–‡ä»¶ (Clean):

Bash

make clean
ğŸ“Š éªŒè¯ç»“æœ (Simulation Results)



