$date
	Mon Sep 23 13:07:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_slide14_beh $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( D $end
$scope module Inst1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$scope begin initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
0"
1#
0!
1(
#20
1!
0(
1'
#30
1"
0!
1(
#40
1!
0(
0'
1&
#50
0"
0#
1$
0!
1(
#60
1!
0(
1'
#70
1"
0!
1(
#80
1!
0(
0'
0&
1%
#90
0"
1#
0!
1(
#100
1!
0(
1'
#110
1"
0!
1(
#120
1!
0(
0'
1&
#130
0"
0#
0!
1(
#140
1!
0(
1'
#150
1"
0!
1(
#200
