<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/5-1_pong_pt1/emulation/Gowin/pong_pt1_wrapper/impl/gwsynthesis/pong_pt1_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/5-1_pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/5-1_pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar  3 15:30:45 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>469</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>240</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>253.066(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>111.400(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>989.588</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[1][2]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>9.995</td>
</tr>
<tr>
<td>2</td>
<td>990.359</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[0][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>9.551</td>
</tr>
<tr>
<td>3</td>
<td>990.422</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[1][0]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.043</td>
<td>9.212</td>
</tr>
<tr>
<td>4</td>
<td>990.464</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[1][1]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>9.454</td>
</tr>
<tr>
<td>5</td>
<td>990.756</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[0][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.043</td>
<td>9.188</td>
</tr>
<tr>
<td>6</td>
<td>991.023</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_6/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>8.625</td>
</tr>
<tr>
<td>7</td>
<td>991.040</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>8.625</td>
</tr>
<tr>
<td>8</td>
<td>991.639</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>8.050</td>
</tr>
<tr>
<td>9</td>
<td>991.678</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>8.001</td>
</tr>
<tr>
<td>10</td>
<td>991.685</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>8.004</td>
</tr>
<tr>
<td>11</td>
<td>991.685</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>8.004</td>
</tr>
<tr>
<td>12</td>
<td>991.703</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>7.995</td>
</tr>
<tr>
<td>13</td>
<td>991.879</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>14</td>
<td>991.879</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>15</td>
<td>991.879</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>16</td>
<td>991.879</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>17</td>
<td>991.879</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>18</td>
<td>991.952</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>vectOut[0][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>7.940</td>
</tr>
<tr>
<td>19</td>
<td>992.593</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[1][2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>7.318</td>
</tr>
<tr>
<td>20</td>
<td>992.813</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/Q</td>
<td>vectOut[1][1]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.045</td>
<td>6.825</td>
</tr>
<tr>
<td>21</td>
<td>993.509</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/Q</td>
<td>vectOut[1][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.037</td>
<td>6.430</td>
</tr>
<tr>
<td>22</td>
<td>993.675</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.001</td>
<td>6.012</td>
</tr>
<tr>
<td>23</td>
<td>993.871</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>5.822</td>
</tr>
<tr>
<td>24</td>
<td>993.966</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.059</td>
<td>5.995</td>
</tr>
<tr>
<td>25</td>
<td>994.052</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>5.633</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.278</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>4</td>
<td>0.297</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.228</td>
</tr>
<tr>
<td>5</td>
<td>0.372</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.397</td>
</tr>
<tr>
<td>6</td>
<td>0.373</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>7</td>
<td>0.376</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>8</td>
<td>0.376</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>9</td>
<td>0.405</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.430</td>
</tr>
<tr>
<td>10</td>
<td>0.408</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.433</td>
</tr>
<tr>
<td>11</td>
<td>0.408</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.433</td>
</tr>
<tr>
<td>12</td>
<td>0.417</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.347</td>
</tr>
<tr>
<td>13</td>
<td>0.421</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.347</td>
</tr>
<tr>
<td>14</td>
<td>0.421</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.347</td>
</tr>
<tr>
<td>15</td>
<td>0.421</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.347</td>
</tr>
<tr>
<td>16</td>
<td>0.421</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.347</td>
</tr>
<tr>
<td>17</td>
<td>0.430</td>
<td>vectOut[1][1]_DFFRE_Q/Q</td>
<td>vectOut[1][1]_LUT3_I1_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>18</td>
<td>0.436</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>19</td>
<td>0.439</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>20</td>
<td>0.452</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>21</td>
<td>0.555</td>
<td>up_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.588</td>
</tr>
<tr>
<td>22</td>
<td>0.605</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.539</td>
</tr>
<tr>
<td>23</td>
<td>0.605</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.539</td>
</tr>
<tr>
<td>24</td>
<td>0.606</td>
<td>up_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.647</td>
</tr>
<tr>
<td>25</td>
<td>0.606</td>
<td>up_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.647</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.236</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.354</td>
</tr>
<tr>
<td>2</td>
<td>997.246</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.354</td>
</tr>
<tr>
<td>3</td>
<td>997.279</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.303</td>
</tr>
<tr>
<td>4</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>5</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>6</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>7</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>8</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>9</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.160</td>
</tr>
<tr>
<td>10</td>
<td>997.429</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.162</td>
</tr>
<tr>
<td>11</td>
<td>997.429</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.162</td>
</tr>
<tr>
<td>12</td>
<td>997.429</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.162</td>
</tr>
<tr>
<td>13</td>
<td>997.429</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.162</td>
</tr>
<tr>
<td>14</td>
<td>997.429</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.162</td>
</tr>
<tr>
<td>15</td>
<td>997.430</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.160</td>
</tr>
<tr>
<td>16</td>
<td>997.430</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.160</td>
</tr>
<tr>
<td>17</td>
<td>997.430</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.160</td>
</tr>
<tr>
<td>18</td>
<td>997.637</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>1.935</td>
</tr>
<tr>
<td>19</td>
<td>997.637</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>1.935</td>
</tr>
<tr>
<td>20</td>
<td>997.837</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>1.725</td>
</tr>
<tr>
<td>21</td>
<td>997.837</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>1.725</td>
</tr>
<tr>
<td>22</td>
<td>997.838</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>1.729</td>
</tr>
<tr>
<td>23</td>
<td>997.852</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>1.711</td>
</tr>
<tr>
<td>24</td>
<td>997.852</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>1.711</td>
</tr>
<tr>
<td>25</td>
<td>997.852</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>1.711</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.505</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.468</td>
</tr>
<tr>
<td>2</td>
<td>0.505</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.468</td>
</tr>
<tr>
<td>3</td>
<td>0.508</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.456</td>
</tr>
<tr>
<td>4</td>
<td>0.509</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.468</td>
</tr>
<tr>
<td>5</td>
<td>0.512</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.456</td>
</tr>
<tr>
<td>6</td>
<td>0.512</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.456</td>
</tr>
<tr>
<td>7</td>
<td>0.512</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.456</td>
</tr>
<tr>
<td>8</td>
<td>0.512</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.456</td>
</tr>
<tr>
<td>9</td>
<td>0.600</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.552</td>
</tr>
<tr>
<td>10</td>
<td>0.600</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.552</td>
</tr>
<tr>
<td>11</td>
<td>0.602</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.566</td>
</tr>
<tr>
<td>12</td>
<td>0.602</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.566</td>
</tr>
<tr>
<td>13</td>
<td>0.633</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.594</td>
</tr>
<tr>
<td>14</td>
<td>0.645</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.033</td>
<td>0.594</td>
</tr>
<tr>
<td>15</td>
<td>0.645</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.033</td>
<td>0.594</td>
</tr>
<tr>
<td>16</td>
<td>0.714</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.662</td>
</tr>
<tr>
<td>17</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>18</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>19</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>20</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>21</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>22</td>
<td>0.754</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.722</td>
</tr>
<tr>
<td>23</td>
<td>0.806</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.758</td>
</tr>
<tr>
<td>24</td>
<td>0.812</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.760</td>
</tr>
<tr>
<td>25</td>
<td>0.812</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.760</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][0]_DFFRE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>down_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.890</td>
<td>499.140</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.993</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.812</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>vectOut[1][0]_DFFRE_Q_RESET_LUT2_F/I1</td>
</tr>
<tr>
<td>11.075</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_DFFRE_Q_RESET_LUT2_F/F</td>
</tr>
<tr>
<td>11.997</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.585</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.926, 19.272%; route: 7.686, 76.901%; tC2Q: 0.382, 3.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.248%; route: 1.310, 65.752%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.993</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.539</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>10.791</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td>vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.877</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>10.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>10.964</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.554</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>1001.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 21.869%; route: 7.080, 74.126%; tC2Q: 0.382, 4.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.929%; route: 1.329, 66.071%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.993</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.812</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>vectOut[1][0]_DFFRE_Q_RESET_LUT2_F/I1</td>
</tr>
<tr>
<td>11.075</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_DFFRE_Q_RESET_LUT2_F/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][0]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.045</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>vectOut[1][0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1002.010</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][0]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>vectOut[1][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.926, 20.909%; route: 6.904, 74.939%; tC2Q: 0.382, 4.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.374%; route: 1.362, 66.626%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.720</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>8.972</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>9.655</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.907</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>9.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_DFFRE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.456</td>
<td>1.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[1][1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.920</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 22.094%; route: 6.983, 73.860%; tC2Q: 0.382, 4.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.993</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.190</td>
<td>1.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.045</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][B]</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.010</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[1][B]</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.664, 18.109%; route: 7.141, 77.728%; tC2Q: 0.382, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.374%; route: 1.362, 66.626%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>10.628</td>
<td>1.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1001.651</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 25.348%; route: 6.056, 70.217%; tC2Q: 0.382, 4.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>10.628</td>
<td>1.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C47[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 25.348%; route: 6.056, 70.217%; tC2Q: 0.382, 4.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>10.053</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.158%; route: 5.481, 68.090%; tC2Q: 0.382, 4.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.398</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C53[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.821</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.378</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C48[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.428</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C48[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>8.565</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/I0</td>
</tr>
<tr>
<td>9.026</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>9.296</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>9.433</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>9.519</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>10.004</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.436, 30.448%; route: 5.183, 64.771%; tC2Q: 0.382, 4.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.398</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C53[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.821</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.378</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C48[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.428</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C48[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>8.565</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/I0</td>
</tr>
<tr>
<td>9.026</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>9.296</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>9.433</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>9.519</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>10.006</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.436, 30.439%; route: 5.185, 64.782%; tC2Q: 0.382, 4.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.398</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C53[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.821</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.378</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C48[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.428</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C48[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/CIN</td>
</tr>
<tr>
<td>7.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1/COUT</td>
</tr>
<tr>
<td>8.565</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/I0</td>
</tr>
<tr>
<td>9.026</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>9.296</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>9.433</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>9.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>9.519</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>10.006</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.436, 30.439%; route: 5.185, 64.782%; tC2Q: 0.382, 4.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.998</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.701</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.345%; route: 5.426, 67.871%; tC2Q: 0.382, 4.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.812</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.993%; route: 5.241, 67.109%; tC2Q: 0.382, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.812</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.993%; route: 5.241, 67.109%; tC2Q: 0.382, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.812</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.993%; route: 5.241, 67.109%; tC2Q: 0.382, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.812</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.993%; route: 5.241, 67.109%; tC2Q: 0.382, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>6.440</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>7.003</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/CIN</td>
</tr>
<tr>
<td>7.053</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.679</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>8.200</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.970</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.812</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 27.993%; route: 5.241, 67.109%; tC2Q: 0.382, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>5.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C54[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C54[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C54[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.515</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C54[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>6.949</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/I0</td>
</tr>
<tr>
<td>7.458</td>
<td>0.509</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0/COUT</td>
</tr>
<tr>
<td>8.720</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>8.972</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_COUT_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>9.653</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>9.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.952</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>1001.894</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 24.606%; route: 5.604, 70.576%; tC2Q: 0.382, 4.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.366</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>3.993</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D_Q_ALU_I1_1/I0</td>
</tr>
<tr>
<td>4.550</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D_Q_ALU_I1_1/COUT</td>
</tr>
<tr>
<td>4.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D_Q_ALU_I1_1_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>4.600</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D_Q_ALU_I1_1_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>4.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D_Q_ALU_I1_1/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D_Q_ALU_I1_1/SUM</td>
</tr>
<tr>
<td>5.198</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM_LUT4_I0_1_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM_LUT4_I0_1_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.886</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>6.402</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.671</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.086</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>8.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>8.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C44[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.301</td>
<td>0.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.256, 30.834%; route: 4.679, 63.939%; tC2Q: 0.382, 5.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.248%; route: 1.310, 65.752%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/Q</td>
</tr>
<tr>
<td>3.322</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[1][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_ALU_I1/I1</td>
</tr>
<tr>
<td>3.884</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C52[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[1][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/CIN</td>
</tr>
<tr>
<td>3.934</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C52[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[2][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_ALU_I1/CIN</td>
</tr>
<tr>
<td>3.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[2][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>4.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>4.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[1][A]</td>
<td>p_tick_LUT3_F_I1_ALU_COUT_I1_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R13C53[1][A]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I1_ALU_COUT_I1_ALU_I1/COUT</td>
</tr>
<tr>
<td>6.373</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>p_tick_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>6.899</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.145</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][B]</td>
<td>vectOut[1][1]_DFFRE_Q_RESET_LUT2_F/I1</td>
</tr>
<tr>
<td>8.607</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_DFFRE_Q_RESET_LUT2_F/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[1][1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.612</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.850, 27.106%; route: 4.592, 67.289%; tC2Q: 0.382, 5.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/Q</td>
</tr>
<tr>
<td>3.322</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[1][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_ALU_I1/I1</td>
</tr>
<tr>
<td>3.884</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C52[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[1][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/CIN</td>
</tr>
<tr>
<td>3.934</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C52[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[2][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_ALU_I1/CIN</td>
</tr>
<tr>
<td>3.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_ALU_I1/COUT</td>
</tr>
<tr>
<td>3.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[2][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>4.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_ALU_I1_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>4.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C53[1][A]</td>
<td>p_tick_LUT3_F_I1_ALU_COUT_I1_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R13C53[1][A]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I1_ALU_COUT_I1_ALU_I1/COUT</td>
</tr>
<tr>
<td>6.373</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>p_tick_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>6.899</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>6.904</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>p_tick_LUT3_F/I2</td>
</tr>
<tr>
<td>7.430</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F/F</td>
</tr>
<tr>
<td>8.404</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td>1001.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.915, 29.782%; route: 4.133, 64.269%; tC2Q: 0.382, 5.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.929%; route: 1.329, 66.071%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>4.886</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.936</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.986</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.086</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C45[3][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.646</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_pong_pt1.pixel_tick_LUT2_I0/I1</td>
</tr>
<tr>
<td>7.061</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_LUT2_I0/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 29.813%; route: 3.838, 63.825%; tC2Q: 0.382, 6.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>4.886</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.936</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.986</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.086</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C45[3][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.646</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_pong_pt1.pixel_tick_LUT2_I0/I1</td>
</tr>
<tr>
<td>7.061</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_LUT2_I0/F</td>
</tr>
<tr>
<td>7.801</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 30.786%; route: 3.648, 62.645%; tC2Q: 0.382, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>4.886</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.936</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.986</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.086</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C45[3][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[3][A]</td>
<td>hsync_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C46[3][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F/F</td>
</tr>
<tr>
<td>7.974</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.038</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.003</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 29.900%; route: 3.820, 63.720%; tC2Q: 0.382, 6.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.492%; route: 1.355, 66.508%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>4.886</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.936</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>4.986</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.086</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/CIN</td>
</tr>
<tr>
<td>5.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F_I2_ALU_COUT/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>hsync_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C45[3][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.646</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_pong_pt1.pixel_tick_LUT2_I0/I1</td>
</tr>
<tr>
<td>7.061</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_LUT2_I0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.793, 31.824%; route: 3.457, 61.385%; tC2Q: 0.382, 6.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>enable_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.454</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">enable_LUT2_I0/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.454</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_DFFCE_CE_7_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.457</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 36.842%; tC2Q: 0.144, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C50[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT1_F/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.539%; route: 0.100, 25.189%; tC2Q: 0.144, 36.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C52[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.559</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R17C52[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0/SUM</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C53[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.566</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C52[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.175</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C52[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>1.591</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.280, 65.116%; route: 0.009, 2.093%; tC2Q: 0.141, 32.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R17C52[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0/I1</td>
</tr>
<tr>
<td>1.489</td>
<td>0.175</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0/COUT</td>
</tr>
<tr>
<td>1.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C52[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>1.594</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.280, 64.665%; route: 0.012, 2.771%; tC2Q: 0.141, 32.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C53[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.493</td>
<td>0.175</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>1.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C53[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>1.598</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C53[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C53[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.280, 64.665%; route: 0.012, 2.771%; tC2Q: 0.141, 32.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_LUT3_I1_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[1][1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>vectOut[1][1]_LUT3_I1/I1</td>
</tr>
<tr>
<td>1.630</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_LUT3_I1/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_LUT3_I1_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>vectOut[1][1]_LUT3_I1_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>vectOut[1][1]_LUT3_I1_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C52[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.622</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.796%; route: 0.072, 15.618%; tC2Q: 0.141, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C53[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>1.629</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>1.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.448%; route: 0.075, 16.164%; tC2Q: 0.141, 30.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.088</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT/I1</td>
</tr>
<tr>
<td>1.638</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>1.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 51.992%; route: 0.088, 18.449%; tC2Q: 0.141, 29.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>up_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C49[0][A]</td>
<td style=" font-weight:bold;">up_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.772</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.217</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 33.673%; route: 0.246, 41.837%; tC2Q: 0.144, 24.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFPE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 73.284%; tC2Q: 0.144, 26.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 73.284%; tC2Q: 0.144, 26.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>up_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C49[0][A]</td>
<td style=" font-weight:bold;">up_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.831</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I3/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
<tr>
<td>1.225</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 23.648%; route: 0.350, 54.096%; tC2Q: 0.144, 22.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>up_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C49[0][A]</td>
<td style=" font-weight:bold;">up_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.831</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I3/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td>1.225</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 23.648%; route: 0.350, 54.096%; tC2Q: 0.144, 22.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.384</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 84.391%; tC2Q: 0.368, 15.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.384</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td>1001.629</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 84.391%; tC2Q: 0.368, 15.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.332</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.935, 84.041%; tC2Q: 0.368, 15.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 83.001%; tC2Q: 0.368, 16.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 83.001%; tC2Q: 0.368, 16.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 83.001%; tC2Q: 0.368, 16.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 83.001%; tC2Q: 0.368, 16.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 83.001%; tC2Q: 0.368, 16.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C53[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C53[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.190</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C53[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C53[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 82.989%; tC2Q: 0.368, 17.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C51[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_ALU_I0_CIN_ALU_COUT_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 81.011%; tC2Q: 0.368, 18.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C51[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 81.011%; tC2Q: 0.368, 18.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.358, 78.700%; tC2Q: 0.368, 21.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.358, 78.700%; tC2Q: 0.368, 21.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.759</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C47[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 78.750%; tC2Q: 0.368, 21.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.740</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 78.517%; tC2Q: 0.368, 21.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.740</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 78.517%; tC2Q: 0.368, 21.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.740</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 78.517%; tC2Q: 0.368, 21.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.324, 69.214%; tC2Q: 0.144, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.324, 69.214%; tC2Q: 0.144, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.324, 69.214%; tC2Q: 0.144, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 73.913%; tC2Q: 0.144, 26.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 73.913%; tC2Q: 0.144, 26.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 74.547%; tC2Q: 0.144, 25.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.921%; route: 0.491, 42.079%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 74.547%; tC2Q: 0.144, 25.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.921%; route: 0.491, 42.079%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.145</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 75.758%; tC2Q: 0.144, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 75.758%; tC2Q: 0.144, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 75.758%; tC2Q: 0.144, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.846</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 78.248%; tC2Q: 0.144, 21.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.048%; tC2Q: 0.144, 19.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.942</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C52[3][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 81.003%; tC2Q: 0.144, 18.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I3_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>hsync_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.049</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.049</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.049</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>down_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>down_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>down_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.890</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.140</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.182</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.045</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>501.193</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.045</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>501.193</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>52</td>
<td>u_pong_pt1.clk</td>
<td>989.588</td>
<td>1.331</td>
</tr>
<tr>
<td>52</td>
<td>reset</td>
<td>997.236</td>
<td>2.126</td>
</tr>
<tr>
<td>24</td>
<td>clk_emu_IBUF_I_O</td>
<td>995.565</td>
<td>1.366</td>
</tr>
<tr>
<td>20</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFPE_CE_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM_LUT4_I0_1_F</td>
<td>992.164</td>
<td>1.466</td>
</tr>
<tr>
<td>20</td>
<td>u_pong_pt1.pg.refresh_tick</td>
<td>992.044</td>
<td>1.505</td>
</tr>
<tr>
<td>18</td>
<td>p_tick_LUT3_F_I1_ALU_COUT_I1_ALU_I1_COUT</td>
<td>992.150</td>
<td>2.189</td>
</tr>
<tr>
<td>18</td>
<td>u_pong_pt1.pixel_tick_DFFPE_CE_Q</td>
<td>991.816</td>
<td>1.451</td>
</tr>
<tr>
<td>16</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_S0_LUT3_F_I1_ALU_COUT_I1_ALU_I0_1_COUT_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_DFFCE_CE_1_Q_ALU_I0_SUM_LUT2_I0_F_DFFCE_D_Q_ALU_I1_1_SUM</td>
<td>992.282</td>
<td>0.978</td>
</tr>
<tr>
<td>16</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_Q</td>
<td>992.101</td>
<td>1.569</td>
</tr>
<tr>
<td>16</td>
<td>u_pong_pt1.pg.refresh_tick_LUT3_F_I2_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_Q</td>
<td>991.622</td>
<td>1.350</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C46</td>
<td>36.11%</td>
</tr>
<tr>
<td>R17C52</td>
<td>31.94%</td>
</tr>
<tr>
<td>R12C44</td>
<td>30.56%</td>
</tr>
<tr>
<td>R14C44</td>
<td>30.56%</td>
</tr>
<tr>
<td>R17C45</td>
<td>27.78%</td>
</tr>
<tr>
<td>R15C45</td>
<td>26.39%</td>
</tr>
<tr>
<td>R17C44</td>
<td>26.39%</td>
</tr>
<tr>
<td>R17C48</td>
<td>26.39%</td>
</tr>
<tr>
<td>R11C49</td>
<td>26.39%</td>
</tr>
<tr>
<td>R9C53</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
