BRK B	ORA (D,X)			TSB D	ORA D	ASL D	RMB0 D	PHP	ORA #	ASL A		TSB A	ORA A	ASL A	BBR0 D, R
BPL R	ORA (D),Y	ORA (D)		TRB D	ORA D,X	ASL D,X	RMB1 D	CLC	ORA A,Y	INC A		TRB A	ORA A,X	ASL A,X	BBR1 D, R
JSR A	AND (D,X)			BIT D	AND D	ROL D	RMB2 D	PLP	AND #	ROL A		BIT A	AND A	ROL A	BBR2 D, R
BMI R	AND (D),Y	AND (D)		BIT D,X	AND D,X	ROL D,X	RMB3 D	SEC	AND A,Y	DEC A		BIT A,X	AND A,X	ROL A,X	BBR3 D, R
RTI	EOR (D,X)				EOR D	LSR D	RMB4 D	PHA	EOR #	LSR A		JMP A	EOR A	LSR A	BBR4 D, R
BVC R	EOR (D),Y	EOR (D)			EOR D,X	LSR D,X	RMB5 D	CLI	EOR A,Y	PHY			EOR A,X	LSR A,X	BBR5 D, R
RTS	ADC (D,X)			STZ D	ADC D	ROR D	RMB6 D	PLA	ADC #	ROR A		JMP (A)	ADC A	ROR A	BBR6 D, R
BVS R	ADC (D),Y	ADC (D)		STZ D,X	ADC D,X	ROR D,X	RMB7 D	SEI	ADC A,Y	PLY		JMP (A,X)	ADC A,X	ROR A,X	BBR7 D, R
BRA R	STA (D,X)			STY D	STA D	STX D	SMB0 D	DEY	BIT #	TXA		STY A	STA A	STX A	BBS0 D, R
BCC R	STA (D),Y	STA (D)		STY D,X	STA D,X	STX D,Y	SMB1 D	TYA	STA A,Y	TXS		STZ A	STA A,X	STZ A,X	BBS1 D, R
LDY #	LDA (D,X)	LDX #		LDY D	LDA D	LDX D	SMB2 D	TAY	LDA #	TAX		LDY A	LDA A	LDX A	BBS2 D, R
BCS R	LDA (D),Y	LDA (D)		LDY D,X	LDA D,X	LDX D,Y	SMB3 D	CLV	LDA A,Y	TSX		LDY A,X	LDA A,X	LDX A,Y	BBS3 D, R
CPY #	CMP (D,X)			CPY D	CMP D	DEC D	SMB4 D	INY	CMP #	DEX		CPY A	CMP A	DEC A	BBS4 D, R
BNE R	CMP (D),Y	CMP (D)			CMP D,X	DEC D,X	SMB5 D	CLD	CMP A,Y	PHX			CMP A,X	DEC A,X	BBS5 D, R
CPX #	SBC (D,X)			CPX D	SBC D	INC D	SMB6 D	INX	SBC #	NOP		CPX A	SBC A	INC A	BBS6 D, R
BEQ R	SBC (D),Y	SBC (D)			SBC D,X	INC D,X	SMB7 D	SED	SBC A,Y	PLX			SBC A,X	INC A,X	BBS7 D, R
