

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_34_19_5_3_0_16u_config13_s'
================================================================
* Date:           Tue Nov  4 16:14:32 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.790 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     901|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|     508|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     508|     951|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_10_fu_649_p2  |         +|   0|  0|  35|          28|          15|
    |add_ln42_11_fu_683_p2  |         +|   0|  0|  29|          29|          14|
    |add_ln42_12_fu_721_p2  |         +|   0|  0|  29|          29|          14|
    |add_ln42_13_fu_747_p2  |         +|   0|  0|  29|          29|          16|
    |add_ln42_14_fu_768_p2  |         +|   0|  0|  35|          28|          15|
    |add_ln42_15_fu_802_p2  |         +|   0|  0|  29|          29|          15|
    |add_ln42_16_fu_209_p2  |         +|   0|  0|  33|          26|          12|
    |add_ln42_17_fu_219_p2  |         +|   0|  0|  33|          26|          15|
    |add_ln42_18_fu_239_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_19_fu_279_p2  |         +|   0|  0|  33|          26|          15|
    |add_ln42_1_fu_384_p2   |         +|   0|  0|  29|          29|          14|
    |add_ln42_2_fu_408_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln42_3_fu_428_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln42_4_fu_466_p2   |         +|   0|  0|  29|          29|          16|
    |add_ln42_5_fu_490_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln42_6_fu_528_p2   |         +|   0|  0|  29|          29|          15|
    |add_ln42_7_fu_566_p2   |         +|   0|  0|  29|          29|          14|
    |add_ln42_8_fu_604_p2   |         +|   0|  0|  29|          29|          16|
    |add_ln42_9_fu_628_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln42_fu_346_p2     |         +|   0|  0|  35|          28|          15|
    |sub_ln73_1_fu_460_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_2_fu_522_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_3_fu_560_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_4_fu_598_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_5_fu_677_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_6_fu_715_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_7_fu_741_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_8_fu_796_p2   |         -|   0|  0|  29|          29|          29|
    |sub_ln73_fu_378_p2     |         -|   0|  0|  29|          29|          29|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 901|         823|         609|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer11_out_blk_n  |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_1_reg_870          |  25|   0|   25|          0|
    |a_2_reg_875          |  25|   0|   25|          0|
    |a_3_reg_880          |  25|   0|   25|          0|
    |a_4_reg_885          |  25|   0|   25|          0|
    |a_reg_865            |  25|   0|   25|          0|
    |add_ln42_16_reg_902  |  26|   0|   26|          0|
    |add_ln42_17_reg_907  |  26|   0|   26|          0|
    |add_ln42_18_reg_918  |  26|   0|   26|          0|
    |add_ln42_19_reg_941  |  26|   0|   26|          0|
    |ap_CS_fsm            |   2|   0|    2|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |start_once_reg       |   1|   0|    1|          0|
    |tmp_1_reg_935        |  25|   0|   25|          0|
    |tmp_2_reg_896        |  25|   0|   25|          0|
    |tmp_3_reg_946        |  25|   0|   25|          0|
    |tmp_4_reg_951        |  25|   0|   25|          0|
    |tmp_5_reg_957        |  25|   0|   25|          0|
    |tmp_6_reg_912        |  25|   0|   25|          0|
    |tmp_7_reg_963        |  25|   0|   25|          0|
    |tmp_8_reg_968        |  25|   0|   25|          0|
    |tmp_9_reg_923        |  25|   0|   25|          0|
    |tmp_s_reg_929        |  25|   0|   25|          0|
    |trunc_ln73_reg_891   |  25|   0|   25|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 508|   0|  508|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13>|  return value|
|layer11_out_dout            |   in|  400|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                               layer11_out|       pointer|
|layer13_out_din             |  out|  544|     ap_fifo|                                                               layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer13_out|       pointer|
|layer13_out_full_n          |   in|    1|     ap_fifo|                                                               layer13_out|       pointer|
|layer13_out_write           |  out|    1|     ap_fifo|                                                               layer13_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

