$date
	Fri Feb 07 00:31:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module arith_shifter_test $end
$var wire 4 ! X [0:3] $end
$var reg 4 " A [0:3] $end
$scope module uut $end
$var wire 4 # A [3:0] $end
$var wire 4 $ X [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b10 !
b10 $
b1 "
b1 #
#20
b100 !
b100 $
b1010 "
b1010 #
#30
