Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions