

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Mar 27 19:53:45 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_2_fu_361  |guitar_effects_Pipeline_2  |    44102|    44102|   0.441 ms|  0.441 ms|  44102|  44102|       no|
        |grp_compression_fu_366                |compression                |        1|       48|  10.000 ns|  0.480 us|      1|     48|       no|
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2  |        ?|        ?|    5 ~ 90|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2229|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    1969|   3703|    -|
|Memory           |      129|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    797|    -|
|Register         |        -|    -|    1106|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      129|    5|    3075|   6729|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|    2|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |grp_compression_fu_366                  |compression                         |        0|   0|  861|  2123|    0|
    |control_r_s_axi_U                       |control_r_s_axi                     |        0|   0|  348|   568|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U16  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |grp_guitar_effects_Pipeline_2_fu_361    |guitar_effects_Pipeline_2           |        0|   0|   18|    63|    0|
    |sitofp_32ns_32_6_no_dsp_1_U18           |sitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|     0|    0|
    |srem_32ns_17ns_16_36_seq_1_U19          |srem_32ns_17ns_16_36_seq_1          |        0|   0|  394|   238|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                    |        0|   5| 1969|  3703|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_0R0W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      128|  0|   0|    0|  44100|   32|     1|      1411200|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      129|  0|   0|    0|  44541|   64|     2|      1425312|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln107_fu_516_p2           |         +|   0|  0|   39|          32|          32|
    |add_ln346_1_fu_556_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_847_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_690_p2           |         +|   0|  0|   14|           9|           8|
    |grp_fu_449_p0                 |         -|   0|  0|   39|           1|          32|
    |negative_threshold_fu_455_p2  |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_783_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_649_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_8_fu_946_p2          |         -|   0|  0|   39|           1|          32|
    |sub_ln105_fu_521_p2           |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_1_fu_570_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_2_fu_861_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_704_p2          |         -|   0|  0|   15|           7|           8|
    |icmp_ln104_fu_506_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln106_fu_511_p2          |      icmp|   0|  0|   18|          32|          32|
    |r_V_2_fu_608_p2               |      lshr|   0|  0|  242|          79|          79|
    |r_V_4_fu_899_p2               |      lshr|   0|  0|  242|          79|          79|
    |r_V_fu_742_p2                 |      lshr|   0|  0|  242|          79|          79|
    |ap_block_state97              |        or|   0|  0|    2|           1|           1|
    |or_ln70_fu_500_p2             |        or|   0|  0|   32|          32|           4|
    |or_ln75_fu_798_p2             |        or|   0|  0|   32|          32|           3|
    |or_ln80_fu_940_p2             |        or|   0|  0|   32|          32|           2|
    |or_ln85_fu_959_p2             |        or|   0|  0|   32|          32|           1|
    |axilite_out                   |    select|   0|  0|   32|           1|          32|
    |result_V_10_fu_951_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_9_fu_654_p3          |    select|   0|  0|   32|           1|          32|
    |result_V_fu_788_p3            |    select|   0|  0|   32|           1|          32|
    |ush_1_fu_580_p3               |    select|   0|  0|    9|           1|           9|
    |ush_2_fu_871_p3               |    select|   0|  0|    9|           1|           9|
    |ush_fu_714_p3                 |    select|   0|  0|    9|           1|           9|
    |val_1_fu_642_p3               |    select|   0|  0|   32|           1|          32|
    |val_2_fu_933_p3               |    select|   0|  0|   32|           1|          32|
    |val_fu_776_p3                 |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_748_p2               |       shl|   0|  0|  242|          79|          79|
    |r_V_3_fu_614_p2               |       shl|   0|  0|  242|          79|          79|
    |r_V_5_fu_905_p2               |       shl|   0|  0|  242|          79|          79|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 2229|         794|        1072|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                 |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                |    9|          2|    1|          2|
    |ap_NS_fsm                           |  490|         98|    1|         98|
    |ap_phi_mux_tmp_int_6_phi_fu_342_p4  |    9|          2|   32|         64|
    |current_level_1_fu_164              |    9|          2|   32|         64|
    |delay_buffer_address0               |   20|          4|   16|         64|
    |delay_buffer_ce0                    |   14|          3|    1|          3|
    |delay_buffer_d0                     |   14|          3|   32|         96|
    |delay_buffer_we0                    |   14|          3|    1|          3|
    |empty_30_reg_288                    |   14|          3|   32|         96|
    |empty_31_reg_316                    |    9|          2|   32|         64|
    |empty_32_reg_351                    |    9|          2|   32|         64|
    |empty_fu_160                        |    9|          2|   32|         64|
    |grp_fu_378_opcode                   |   14|          3|    2|          6|
    |grp_fu_378_p0                       |   14|          3|   32|         96|
    |grp_fu_378_p1                       |   14|          3|   32|         96|
    |grp_fu_382_ce                       |    9|          2|    1|          2|
    |grp_fu_382_p0                       |   14|          3|   32|         96|
    |grp_fu_382_p1                       |   20|          4|   32|        128|
    |grp_fu_386_ce                       |   14|          3|    1|          3|
    |grp_fu_386_p0                       |   37|          7|   32|        224|
    |tmp_int_3_reg_327                   |    9|          2|   32|         64|
    |tmp_int_6_reg_338                   |    9|          2|   32|         64|
    |tmp_int_reg_302                     |   14|          3|   32|         96|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  797|        163|  505|       1559|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln107_reg_1125                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                          |  97|   0|   97|          0|
    |compression_max_threshold_read_reg_1007            |  32|   0|   32|          0|
    |compression_min_threshold_read_reg_1012            |  32|   0|   32|          0|
    |compression_zero_threshold_read_reg_1002           |  32|   0|   32|          0|
    |conv2_i_reg_1063                                   |  32|   0|   32|          0|
    |current_level_1_fu_164                             |  32|   0|   32|          0|
    |delay_buffer_addr_1_reg_1068                       |  16|   0|   16|          0|
    |delay_buffer_load_reg_1210                         |  32|   0|   32|          0|
    |delay_mult_read_reg_997                            |  32|   0|   32|          0|
    |delay_samples_read_reg_992                         |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_1017               |  32|   0|   32|          0|
    |distortion_threshold_read_reg_1022                 |  32|   0|   32|          0|
    |empty_30_reg_288                                   |  32|   0|   32|          0|
    |empty_31_reg_316                                   |  32|   0|   32|          0|
    |empty_32_reg_351                                   |  32|   0|   32|          0|
    |empty_fu_160                                       |  32|   0|   32|          0|
    |grp_compression_fu_366_ap_start_reg                |   1|   0|    1|          0|
    |grp_guitar_effects_Pipeline_2_fu_361_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_1_reg_1145                                   |   1|   0|    1|          0|
    |isNeg_2_reg_1225                                   |   1|   0|    1|          0|
    |isNeg_reg_1176                                     |   1|   0|    1|          0|
    |negative_threshold_reg_1058                        |  32|   0|   32|          0|
    |or_ln70_reg_1112                                   |  31|   0|   32|          1|
    |p_Result_1_reg_1171                                |  23|   0|   23|          0|
    |p_Result_2_reg_1135                                |   1|   0|    1|          0|
    |p_Result_3_reg_1140                                |  23|   0|   23|          0|
    |p_Result_4_reg_1215                                |   1|   0|    1|          0|
    |p_Result_5_reg_1220                                |  23|   0|   23|          0|
    |p_Result_s_reg_1166                                |   1|   0|    1|          0|
    |reg_390                                            |  32|   0|   32|          0|
    |reg_396                                            |  32|   0|   32|          0|
    |reg_402                                            |  32|   0|   32|          0|
    |sub_ln105_reg_1130                                 |  32|   0|   32|          0|
    |tmp_2_reg_1040                                     |   1|   0|    1|          0|
    |tmp_3_reg_1044                                     |   1|   0|    1|          0|
    |tmp_dest_V_reg_1107                                |   6|   0|    6|          0|
    |tmp_id_V_reg_1102                                  |   5|   0|    5|          0|
    |tmp_int_3_reg_327                                  |  32|   0|   32|          0|
    |tmp_int_6_reg_338                                  |  32|   0|   32|          0|
    |tmp_int_reg_302                                    |  32|   0|   32|          0|
    |tmp_keep_V_reg_1082                                |   4|   0|    4|          0|
    |tmp_last_V_reg_1097                                |   1|   0|    1|          0|
    |tmp_reg_1036                                       |   1|   0|    1|          0|
    |tmp_strb_V_reg_1087                                |   4|   0|    4|          0|
    |tmp_user_V_reg_1092                                |   2|   0|    2|          0|
    |trunc_ln15_reg_1031                                |   1|   0|    1|          0|
    |ush_1_reg_1150                                     |   9|   0|    9|          0|
    |ush_2_reg_1230                                     |   9|   0|    9|          0|
    |ush_reg_1181                                       |   9|   0|    9|          0|
    |val_1_reg_1155                                     |  32|   0|   32|          0|
    |val_2_reg_1235                                     |  32|   0|   32|          0|
    |val_reg_1186                                       |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1106|   0| 1107|          1|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 97
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 75 57 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 75 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 77 
76 --> 77 
77 --> 78 96 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 38 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 98 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%current_level_1 = alloca i32 1"   --->   Operation 99 'alloca' 'current_level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples" [guitar_effects.cpp:15]   --->   Operation 100 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult" [guitar_effects.cpp:15]   --->   Operation 101 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold" [guitar_effects.cpp:15]   --->   Operation 102 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold" [guitar_effects.cpp:15]   --->   Operation 103 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold" [guitar_effects.cpp:15]   --->   Operation 104 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %distortion_clip_factor" [guitar_effects.cpp:15]   --->   Operation 105 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold" [guitar_effects.cpp:15]   --->   Operation 106 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control" [guitar_effects.cpp:15]   --->   Operation 107 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i8 %control_read" [guitar_effects.cpp:15]   --->   Operation 108 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:56]   --->   Operation 109 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3" [guitar_effects.cpp:15]   --->   Operation 110 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2" [guitar_effects.cpp:15]   --->   Operation 111 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1" [guitar_effects.cpp:15]   --->   Operation 112 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln63 = store i32 0, i32 %current_level_1" [guitar_effects.cpp:63]   --->   Operation 113 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln63 = store i32 0, i32 %empty" [guitar_effects.cpp:63]   --->   Operation 114 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 115 [1/1] (2.55ns)   --->   "%sub_i135 = sub i32 0, i32 %delay_samples_read" [guitar_effects.cpp:15]   --->   Operation 115 'sub' 'sub_i135' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [36/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 116 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 117 [35/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 117 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 118 [34/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 118 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 119 [33/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 119 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 120 [32/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 120 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 121 [31/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 121 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 122 [30/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 122 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 123 [29/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 123 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 124 [28/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 124 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 125 [27/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 125 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 126 [26/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 126 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 127 [25/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 127 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 128 [24/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 128 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 129 [23/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 129 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 130 [22/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 130 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 131 [21/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 131 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 132 [20/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 132 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 133 [19/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 133 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 134 [18/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 134 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 135 [17/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 135 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 136 [16/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 136 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 137 [15/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 137 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 138 [14/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 138 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 139 [13/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 139 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 140 [12/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 140 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 141 [11/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 141 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 142 [10/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 142 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 143 [9/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 143 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 144 [8/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 144 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 145 [7/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 145 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.41>
ST_32 : Operation 146 [6/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 146 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 147 [6/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 147 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.41>
ST_33 : Operation 148 [5/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 148 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 149 [5/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 149 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.41>
ST_34 : Operation 150 [4/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 150 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 151 [4/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 151 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.41>
ST_35 : Operation 152 [3/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 152 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 153 [3/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 153 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.41>
ST_36 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 155 [2/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 155 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 156 [2/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 156 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.41>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [guitar_effects.cpp:15]   --->   Operation 157 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln15 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [guitar_effects.cpp:15]   --->   Operation 158 'specinterface' 'specinterface_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_clip_factor"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 202 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 0"   --->   Operation 203 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 204 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [1/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %distortion_threshold_read" [guitar_effects.cpp:15]   --->   Operation 205 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 206 [1/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i135, i32 44100" [guitar_effects.cpp:15]   --->   Operation 206 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%empty_28 = trunc i16 %rem_i" [guitar_effects.cpp:15]   --->   Operation 207 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%idxprom_i_cast = zext i16 %empty_28" [guitar_effects.cpp:15]   --->   Operation 208 'zext' 'idxprom_i_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %idxprom_i_cast" [guitar_effects.cpp:15]   --->   Operation 209 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln63 = br void %while.body" [guitar_effects.cpp:63]   --->   Operation 210 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 4.18>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 211 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 212 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "%empty_29 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 213 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_29"   --->   Operation 214 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_29"   --->   Operation 215 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_29"   --->   Operation 216 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_29"   --->   Operation 217 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_29"   --->   Operation 218 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_29"   --->   Operation 219 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_29"   --->   Operation 220 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [1/1] (1.70ns)   --->   "%br_ln69 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:69]   --->   Operation 221 'br' 'br_ln69' <Predicate = true> <Delay = 1.70>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln70 = or i32 %p_load, i32 8" [guitar_effects.cpp:70]   --->   Operation 222 'or' 'or_ln70' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 223 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:104]   --->   Operation 223 'icmp' 'icmp_ln104' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %if.else.i, void %if.then.i" [guitar_effects.cpp:104]   --->   Operation 224 'br' 'br_ln104' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln106 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:106]   --->   Operation 225 'icmp' 'icmp_ln106' <Predicate = (tmp & !icmp_ln104)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 226 [1/1] (1.70ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %if.end, void %if.then5.i" [guitar_effects.cpp:106]   --->   Operation 226 'br' 'br_ln106' <Predicate = (tmp & !icmp_ln104)> <Delay = 1.70>
ST_38 : Operation 227 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:107]   --->   Operation 227 'add' 'add_ln107' <Predicate = (tmp & !icmp_ln104 & icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (2.55ns)   --->   "%sub_ln105 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:105]   --->   Operation 228 'sub' 'sub_ln105' <Predicate = (tmp & icmp_ln104)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.41>
ST_39 : Operation 229 [6/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 229 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.41>
ST_40 : Operation 230 [5/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 230 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.41>
ST_41 : Operation 231 [4/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 231 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.41>
ST_42 : Operation 232 [3/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 232 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.41>
ST_43 : Operation 233 [2/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 233 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.41>
ST_44 : Operation 234 [1/6] (6.41ns)   --->   "%conv7_i = sitofp i32 %add_ln107" [guitar_effects.cpp:107]   --->   Operation 234 'sitofp' 'conv7_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 235 [4/4] (5.70ns)   --->   "%mul8_i = fmul i32 %conv7_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:107]   --->   Operation 235 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 236 [3/4] (5.70ns)   --->   "%mul8_i = fmul i32 %conv7_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:107]   --->   Operation 236 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.70>
ST_47 : Operation 237 [2/4] (5.70ns)   --->   "%mul8_i = fmul i32 %conv7_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:107]   --->   Operation 237 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.70>
ST_48 : Operation 238 [1/4] (5.70ns)   --->   "%mul8_i = fmul i32 %conv7_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:107]   --->   Operation 238 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 239 [5/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul8_i, i32 %conv2_i" [guitar_effects.cpp:107]   --->   Operation 239 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 240 [4/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul8_i, i32 %conv2_i" [guitar_effects.cpp:107]   --->   Operation 240 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 241 [3/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul8_i, i32 %conv2_i" [guitar_effects.cpp:107]   --->   Operation 241 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 242 [2/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul8_i, i32 %conv2_i" [guitar_effects.cpp:107]   --->   Operation 242 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 243 [1/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul8_i, i32 %conv2_i" [guitar_effects.cpp:107]   --->   Operation 243 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.88>
ST_54 : Operation 244 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 244 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 245 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 246 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 246 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i32 %data_V_1"   --->   Operation 247 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 248 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 249 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 250 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 250 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 251 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 251 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 252 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 253 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 253 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.42>
ST_55 : Operation 254 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_3, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 254 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 255 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 256 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 257 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 258 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 259 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 260 'bitselect' 'tmp_13' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_55 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_13"   --->   Operation 261 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_55 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 262 'partselect' 'tmp_4' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_55 : Operation 263 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_4"   --->   Operation 263 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 264 [1/1] (2.55ns)   --->   "%result_V_5 = sub i32 0, i32 %val_1"   --->   Operation 264 'sub' 'result_V_5' <Predicate = (p_Result_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 265 [1/1] (0.69ns)   --->   "%result_V_9 = select i1 %p_Result_2, i32 %result_V_5, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 265 'select' 'result_V_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 266 [1/1] (1.70ns)   --->   "%br_ln108 = br void %if.end" [guitar_effects.cpp:108]   --->   Operation 266 'br' 'br_ln108' <Predicate = true> <Delay = 1.70>

State 57 <SV = 38> <Delay = 6.41>
ST_57 : Operation 267 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 267 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 39> <Delay = 6.41>
ST_58 : Operation 268 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 268 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 40> <Delay = 6.41>
ST_59 : Operation 269 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 269 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 41> <Delay = 6.41>
ST_60 : Operation 270 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 270 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 42> <Delay = 6.41>
ST_61 : Operation 271 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 271 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 43> <Delay = 6.41>
ST_62 : Operation 272 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sub_ln105" [guitar_effects.cpp:105]   --->   Operation 272 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 44> <Delay = 5.70>
ST_63 : Operation 273 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:105]   --->   Operation 273 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 45> <Delay = 5.70>
ST_64 : Operation 274 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:105]   --->   Operation 274 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 46> <Delay = 5.70>
ST_65 : Operation 275 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:105]   --->   Operation 275 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 47> <Delay = 5.70>
ST_66 : Operation 276 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %distortion_clip_factor_read" [guitar_effects.cpp:105]   --->   Operation 276 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 48> <Delay = 7.25>
ST_67 : Operation 277 [5/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv2_i" [guitar_effects.cpp:105]   --->   Operation 277 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 49> <Delay = 7.25>
ST_68 : Operation 278 [4/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv2_i" [guitar_effects.cpp:105]   --->   Operation 278 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 50> <Delay = 7.25>
ST_69 : Operation 279 [3/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv2_i" [guitar_effects.cpp:105]   --->   Operation 279 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 51> <Delay = 7.25>
ST_70 : Operation 280 [2/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv2_i" [guitar_effects.cpp:105]   --->   Operation 280 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 52> <Delay = 7.25>
ST_71 : Operation 281 [1/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv2_i" [guitar_effects.cpp:105]   --->   Operation 281 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 53> <Delay = 2.88>
ST_72 : Operation 282 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 282 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 283 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 284 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 284 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 285 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 286 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 287 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 287 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 288 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 288 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 289 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 289 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 290 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 291 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 291 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 73 <SV = 54> <Delay = 4.42>
ST_73 : Operation 292 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 292 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 293 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 294 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 295 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 296 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 297 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 298 'bitselect' 'tmp_9' <Predicate = (isNeg)> <Delay = 0.00>
ST_73 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_9"   --->   Operation 299 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_73 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 300 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_73 : Operation 301 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_1"   --->   Operation 301 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 55> <Delay = 3.25>
ST_74 : Operation 302 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 302 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 303 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 303 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 304 [1/1] (1.70ns)   --->   "%br_ln106 = br void %if.end" [guitar_effects.cpp:106]   --->   Operation 304 'br' 'br_ln106' <Predicate = true> <Delay = 1.70>

State 75 <SV = 56> <Delay = 6.50>
ST_75 : Operation 305 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 %or_ln70, void %if.then.i, i32 %or_ln70, void %if.then5.i, i32 %p_load, void %while.body, i32 %or_ln70, void %if.else.i" [guitar_effects.cpp:70]   --->   Operation 305 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %result_V, void %if.then.i, i32 %result_V_9, void %if.then5.i, i32 %tmp_data_V_1, void %while.body, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 306 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %tmp_2, void %if.end10, void %if.then6" [guitar_effects.cpp:73]   --->   Operation 307 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>
ST_75 : Operation 308 [1/1] (0.00ns)   --->   "%current_level_1_load = load i32 %current_level_1" [guitar_effects.cpp:76]   --->   Operation 308 'load' 'current_level_1_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_75 : Operation 309 [2/2] (6.50ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer" [guitar_effects.cpp:76]   --->   Operation 309 'call' 'call_ret' <Predicate = (tmp_2)> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 57> <Delay = 6.54>
ST_76 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln75 = or i32 %empty_30, i32 4" [guitar_effects.cpp:75]   --->   Operation 310 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 311 [1/2] (4.95ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer" [guitar_effects.cpp:76]   --->   Operation 311 'call' 'call_ret' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_int_2 = extractvalue i64 %call_ret" [guitar_effects.cpp:76]   --->   Operation 312 'extractvalue' 'tmp_int_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 313 [1/1] (0.00ns)   --->   "%current_level = extractvalue i64 %call_ret" [guitar_effects.cpp:76]   --->   Operation 313 'extractvalue' 'current_level' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %current_level, i32 %current_level_1" [guitar_effects.cpp:77]   --->   Operation 314 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln77 = br void %if.end10" [guitar_effects.cpp:77]   --->   Operation 315 'br' 'br_ln77' <Predicate = true> <Delay = 1.58>

State 77 <SV = 58> <Delay = 3.25>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 %or_ln75, void %if.then6, i32 %empty_30, void %if.end" [guitar_effects.cpp:75]   --->   Operation 316 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %tmp_int_2, void %if.then6, i32 %tmp_int, void %if.end"   --->   Operation 317 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln78 = br i1 %tmp_3, void %if.end18, void %if.then14" [guitar_effects.cpp:78]   --->   Operation 318 'br' 'br_ln78' <Predicate = true> <Delay = 1.58>
ST_77 : Operation 319 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:167]   --->   Operation 319 'load' 'delay_buffer_load' <Predicate = (tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 78 <SV = 59> <Delay = 3.25>
ST_78 : Operation 320 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:167]   --->   Operation 320 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 79 <SV = 60> <Delay = 6.41>
ST_79 : Operation 321 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 321 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 61> <Delay = 6.41>
ST_80 : Operation 322 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 322 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 62> <Delay = 6.41>
ST_81 : Operation 323 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 323 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 63> <Delay = 6.41>
ST_82 : Operation 324 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 324 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 64> <Delay = 6.41>
ST_83 : Operation 325 [6/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 325 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 326 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 326 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 65> <Delay = 6.41>
ST_84 : Operation 327 [5/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 327 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 328 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:167]   --->   Operation 328 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 66> <Delay = 6.41>
ST_85 : Operation 329 [4/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 329 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 330 [4/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:167]   --->   Operation 330 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 67> <Delay = 6.41>
ST_86 : Operation 331 [3/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 331 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 332 [3/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:167]   --->   Operation 332 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 68> <Delay = 6.41>
ST_87 : Operation 333 [2/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 333 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 334 [2/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:167]   --->   Operation 334 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 69> <Delay = 6.41>
ST_88 : Operation 335 [1/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %tmp_int_3" [guitar_effects.cpp:167]   --->   Operation 335 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 336 [1/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:167]   --->   Operation 336 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 70> <Delay = 7.25>
ST_89 : Operation 337 [5/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv_i1, i32 %mul_i1" [guitar_effects.cpp:167]   --->   Operation 337 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 71> <Delay = 7.25>
ST_90 : Operation 338 [4/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv_i1, i32 %mul_i1" [guitar_effects.cpp:167]   --->   Operation 338 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 72> <Delay = 7.25>
ST_91 : Operation 339 [3/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv_i1, i32 %mul_i1" [guitar_effects.cpp:167]   --->   Operation 339 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 73> <Delay = 7.25>
ST_92 : Operation 340 [2/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv_i1, i32 %mul_i1" [guitar_effects.cpp:167]   --->   Operation 340 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 74> <Delay = 7.25>
ST_93 : Operation 341 [1/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv_i1, i32 %mul_i1" [guitar_effects.cpp:167]   --->   Operation 341 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 75> <Delay = 2.88>
ST_94 : Operation 342 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 342 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 343 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 344 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 344 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 345 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 346 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 347 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 347 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 348 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 348 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 349 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 349 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 350 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 351 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 351 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 95 <SV = 76> <Delay = 4.42>
ST_95 : Operation 352 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 352 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 353 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 354 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 355 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 356 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 357 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24"   --->   Operation 358 'bitselect' 'tmp_17' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_95 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_17"   --->   Operation 359 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_95 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55"   --->   Operation 360 'partselect' 'tmp_7' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_95 : Operation 361 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln818_2, i32 %tmp_7"   --->   Operation 361 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 77> <Delay = 6.50>
ST_96 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln80 = or i32 %empty_31, i32 2" [guitar_effects.cpp:80]   --->   Operation 362 'or' 'or_ln80' <Predicate = (tmp_3)> <Delay = 0.00>
ST_96 : Operation 363 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_2"   --->   Operation 363 'sub' 'result_V_8' <Predicate = (tmp_3 & p_Result_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 364 [1/1] (0.69ns)   --->   "%result_V_10 = select i1 %p_Result_4, i32 %result_V_8, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 364 'select' 'result_V_10' <Predicate = (tmp_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln170 = store i32 %result_V_10, i16 %delay_buffer_addr" [guitar_effects.cpp:170]   --->   Operation 365 'store' 'store_ln170' <Predicate = (tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_96 : Operation 366 [1/1] (1.58ns)   --->   "%br_ln82 = br void %if.end18" [guitar_effects.cpp:82]   --->   Operation 366 'br' 'br_ln82' <Predicate = (tmp_3)> <Delay = 1.58>
ST_96 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_int_6 = phi i32 %result_V_10, void %if.then14, i32 %tmp_int_3, void %if.end10"   --->   Operation 367 'phi' 'tmp_int_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 368 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 368 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 97 <SV = 78> <Delay = 2.28>
ST_97 : Operation 369 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 %or_ln80, void %if.then14, i32 %empty_31, void %if.end10" [guitar_effects.cpp:80]   --->   Operation 369 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln85 = or i32 %empty_32, i32 1" [guitar_effects.cpp:85]   --->   Operation 370 'or' 'or_ln85' <Predicate = (trunc_ln15)> <Delay = 0.00>
ST_97 : Operation 371 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %trunc_ln15, i32 %or_ln85, i32 %empty_32" [guitar_effects.cpp:83]   --->   Operation 371 'select' 'select_ln83' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 372 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 372 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_97 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp_last_V, void %if.end29, void %if.then28" [guitar_effects.cpp:91]   --->   Operation 373 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 374 [1/1] (1.58ns)   --->   "%store_ln63 = store i32 %select_ln83, i32 %empty" [guitar_effects.cpp:63]   --->   Operation 374 'store' 'store_ln63' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_97 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln63 = br void %while.body" [guitar_effects.cpp:63]   --->   Operation 375 'br' 'br_ln63' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_97 : Operation 376 [1/1] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %select_ln83" [guitar_effects.cpp:70]   --->   Operation 376 'write' 'write_ln70' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_97 : Operation 377 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [guitar_effects.cpp:97]   --->   Operation 377 'ret' 'ret_ln97' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca        ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
current_level_1                 (alloca        ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
delay_samples_read              (read          ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_mult_read                 (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
compression_zero_threshold_read (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
compression_max_threshold_read  (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
compression_min_threshold_read  (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
distortion_clip_factor_read     (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
distortion_threshold_read       (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
control_read                    (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15                      (trunc         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
delay_buffer                    (alloca        ) [ 00111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
tmp                             (bitselect     ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                           (bitselect     ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_3                           (bitselect     ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln63                      (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63                      (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i135                        (sub           ) [ 00011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln15              (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln15              (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                        (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
negative_threshold              (sub           ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
conv2_i                         (sitofp        ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
rem_i                           (srem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_28                        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom_i_cast                  (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
br_ln63                         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load          ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
specloopname_ln0                (specloopname  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29                        (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V_1                    (extractvalue  ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
tmp_keep_V                      (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_id_V                        (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue  ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln69                         (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
or_ln70                         (or            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
icmp_ln104                      (icmp          ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
br_ln104                        (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln106                      (icmp          ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
br_ln106                        (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
add_ln107                       (add           ) [ 00000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000]
sub_ln105                       (sub           ) [ 00000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000]
conv7_i                         (sitofp        ) [ 00000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000]
mul8_i                          (fmul          ) [ 00000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000]
dc_1                            (fsub          ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
data_V_1                        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2                      (bitselect     ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
xs_exp_V_1                      (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3                      (trunc         ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
zext_ln346_1                    (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                     (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                         (bitselect     ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
sub_ln1512_1                    (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                   (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                           (select        ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
mantissa_1                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                     (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                   (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                   (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                           (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                           (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                    (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                           (select        ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
result_V_5                      (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_9                      (select        ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
br_ln108                        (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
conv_i                          (sitofp        ) [ 00000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
mul_i                           (fmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
dc                              (fadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
data_V                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
xs_exp_V                        (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1                      (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
zext_ln346                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
sub_ln1512                      (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
mantissa                        (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                             (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                           (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                           (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
result_V_2                      (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select        ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
br_ln106                        (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
empty_30                        (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
tmp_int                         (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
br_ln73                         (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
current_level_1_load            (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
or_ln75                         (or            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
call_ret                        (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_2                       (extractvalue  ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
current_level                   (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln77                      (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln77                         (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
empty_31                        (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
tmp_int_3                       (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110]
br_ln78                         (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
delay_buffer_load               (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000]
conv1_i                         (sitofp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
conv_i1                         (sitofp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000]
mul_i1                          (fmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000]
dc_2                            (fadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
data_V_2                        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                      (bitselect     ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111100000000000000000111]
xs_exp_V_2                      (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                      (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln346_2                    (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                     (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                         (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
sub_ln1512_2                    (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                   (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
mantissa_2                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                     (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                   (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                   (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                           (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5                           (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                    (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                           (select        ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111100000000000000000011]
or_ln80                         (or            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
result_V_8                      (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_10                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln170                     (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln82                         (br            ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
tmp_int_6                       (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111]
empty_32                        (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
or_ln85                         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln83                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63                      (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63                         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln70                      (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln97                        (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axilite_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="control">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="distortion_threshold">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_mult">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_samples">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="compression_buffer">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guitar_effects_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="empty_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="current_level_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_level_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="delay_buffer_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="delay_samples_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="delay_mult_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="66"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="compression_zero_threshold_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="compression_max_threshold_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="compression_min_threshold_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="distortion_clip_factor_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="44"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="distortion_threshold_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="control_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_29_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="54" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="4" slack="0"/>
<pin id="225" dir="0" index="4" bw="2" slack="0"/>
<pin id="226" dir="0" index="5" bw="1" slack="0"/>
<pin id="227" dir="0" index="6" bw="5" slack="0"/>
<pin id="228" dir="0" index="7" bw="6" slack="0"/>
<pin id="229" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_29/38 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="4" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="5" slack="0"/>
<pin id="246" dir="0" index="7" bw="6" slack="0"/>
<pin id="247" dir="0" index="8" bw="32" slack="0"/>
<pin id="248" dir="0" index="9" bw="4" slack="40"/>
<pin id="249" dir="0" index="10" bw="4" slack="40"/>
<pin id="250" dir="0" index="11" bw="2" slack="40"/>
<pin id="251" dir="0" index="12" bw="1" slack="40"/>
<pin id="252" dir="0" index="13" bw="5" slack="40"/>
<pin id="253" dir="0" index="14" bw="6" slack="40"/>
<pin id="254" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/96 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln70_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/97 "/>
</bind>
</comp>

<comp id="270" class="1004" name="delay_buffer_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="16" slack="41"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/37 "/>
</bind>
</comp>

<comp id="277" class="1004" name="delay_buffer_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="16" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/37 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="22"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_buffer_load/77 store_ln170/96 "/>
</bind>
</comp>

<comp id="288" class="1005" name="empty_30_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_30_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="19"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="19"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="32" slack="19"/>
<pin id="299" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/75 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_int_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_int (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_int_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="4" bw="32" slack="19"/>
<pin id="311" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="32" slack="19"/>
<pin id="313" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int/75 "/>
</bind>
</comp>

<comp id="316" class="1005" name="empty_31_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="19"/>
<pin id="318" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_31_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="2"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/77 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_int_3_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="6"/>
<pin id="329" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_int_3 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_int_3_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="2"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_3/77 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_int_6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_6 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_int_6_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="19"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_6/96 "/>
</bind>
</comp>

<comp id="351" class="1005" name="empty_32_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_32_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="20"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_32/97 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_guitar_effects_Pipeline_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/36 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_compression_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="56"/>
<pin id="370" dir="0" index="3" bw="32" slack="56"/>
<pin id="371" dir="0" index="4" bw="32" slack="56"/>
<pin id="372" dir="0" index="5" bw="32" slack="0"/>
<pin id="373" dir="0" index="6" bw="32" slack="0"/>
<pin id="374" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/75 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dc_1/49 dc/67 dc_2/89 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="44"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8_i/45 mul_i/63 mul_i1/85 dc_3/43 dc/71 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2_i/32 conv7_i/39 conv_i/57 conv1_i/79 conv_i1/83 conv/1 compression_factor_1/37 conv2/65 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i conv_i conv1_i conv_i1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i mul_i mul_i1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc dc_2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="78"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="56"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="58"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln63_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln63_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_i135_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i135/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="17" slack="0"/>
<pin id="452" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="rem_i/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="negative_threshold_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="36"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/37 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_28_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/37 "/>
</bind>
</comp>

<comp id="464" class="1004" name="idxprom_i_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_cast/37 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="37"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/38 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_data_V_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="54" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/38 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_keep_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="54" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/38 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_strb_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="54" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/38 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_user_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="54" slack="0"/>
<pin id="486" dir="1" index="1" bw="2" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/38 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_last_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="54" slack="0"/>
<pin id="490" dir="1" index="1" bw="1" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/38 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_id_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="54" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/38 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_dest_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="54" slack="0"/>
<pin id="498" dir="1" index="1" bw="6" slack="40"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/38 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln70_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/38 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln104_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="37"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/38 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln106_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/38 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln107_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="37"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/38 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub_ln105_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="37"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln105/38 "/>
</bind>
</comp>

<comp id="526" class="1004" name="data_V_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/54 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/54 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xs_exp_V_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/54 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_Result_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_3/54 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln346_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/54 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln346_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/54 "/>
</bind>
</comp>

<comp id="562" class="1004" name="isNeg_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/54 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sub_ln1512_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/54 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1512_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/54 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ush_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="9" slack="0"/>
<pin id="583" dir="0" index="2" bw="9" slack="0"/>
<pin id="584" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/54 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mantissa_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="25" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="23" slack="1"/>
<pin id="592" dir="0" index="3" bw="1" slack="0"/>
<pin id="593" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/55 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln15_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="25" slack="0"/>
<pin id="599" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/55 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln1488_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/55 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln1488_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/55 "/>
</bind>
</comp>

<comp id="608" class="1004" name="r_V_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="25" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/55 "/>
</bind>
</comp>

<comp id="614" class="1004" name="r_V_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="25" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/55 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_13_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="79" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/55 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln818_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/55 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="79" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/55 "/>
</bind>
</comp>

<comp id="642" class="1004" name="val_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/55 "/>
</bind>
</comp>

<comp id="649" class="1004" name="result_V_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="1"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/56 "/>
</bind>
</comp>

<comp id="654" class="1004" name="result_V_9_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="2"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="32" slack="1"/>
<pin id="658" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_9/56 "/>
</bind>
</comp>

<comp id="660" class="1004" name="data_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/72 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Result_s_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/72 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xs_exp_V_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/72 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Result_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/72 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln346_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/72 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln346_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/72 "/>
</bind>
</comp>

<comp id="696" class="1004" name="isNeg_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/72 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sub_ln1512_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/72 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1512_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/72 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ush_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="9" slack="0"/>
<pin id="717" dir="0" index="2" bw="9" slack="0"/>
<pin id="718" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/72 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mantissa_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="25" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="23" slack="1"/>
<pin id="726" dir="0" index="3" bw="1" slack="0"/>
<pin id="727" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/73 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="25" slack="0"/>
<pin id="733" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/73 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1488_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/73 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln1488_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/73 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="25" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/73 "/>
</bind>
</comp>

<comp id="748" class="1004" name="r_V_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="25" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/73 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_9_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="79" slack="0"/>
<pin id="757" dir="0" index="2" bw="6" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/73 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln818_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/73 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="79" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/73 "/>
</bind>
</comp>

<comp id="776" class="1004" name="val_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/73 "/>
</bind>
</comp>

<comp id="783" class="1004" name="result_V_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="1"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/74 "/>
</bind>
</comp>

<comp id="788" class="1004" name="result_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="32" slack="1"/>
<pin id="792" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/74 "/>
</bind>
</comp>

<comp id="794" class="1004" name="current_level_1_load_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="56"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_level_1_load/75 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_ln75_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/76 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_int_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_int_2/76 "/>
</bind>
</comp>

<comp id="808" class="1004" name="current_level_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="current_level/76 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln77_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="57"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/76 "/>
</bind>
</comp>

<comp id="817" class="1004" name="data_V_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/94 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_Result_4_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="0" index="2" bw="6" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/94 "/>
</bind>
</comp>

<comp id="829" class="1004" name="xs_exp_V_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="0" index="3" bw="6" slack="0"/>
<pin id="834" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/94 "/>
</bind>
</comp>

<comp id="839" class="1004" name="p_Result_5_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_5/94 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln346_2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/94 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln346_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/94 "/>
</bind>
</comp>

<comp id="853" class="1004" name="isNeg_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="9" slack="0"/>
<pin id="856" dir="0" index="2" bw="5" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/94 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sub_ln1512_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/94 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln1512_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/94 "/>
</bind>
</comp>

<comp id="871" class="1004" name="ush_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="9" slack="0"/>
<pin id="874" dir="0" index="2" bw="9" slack="0"/>
<pin id="875" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/94 "/>
</bind>
</comp>

<comp id="879" class="1004" name="mantissa_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="25" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="0" index="2" bw="23" slack="1"/>
<pin id="883" dir="0" index="3" bw="1" slack="0"/>
<pin id="884" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/95 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln15_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="25" slack="0"/>
<pin id="890" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/95 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln1488_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="9" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/95 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln1488_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="0"/>
<pin id="897" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/95 "/>
</bind>
</comp>

<comp id="899" class="1004" name="r_V_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="25" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/95 "/>
</bind>
</comp>

<comp id="905" class="1004" name="r_V_5_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="25" slack="0"/>
<pin id="907" dir="0" index="1" bw="32" slack="0"/>
<pin id="908" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/95 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_17_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="79" slack="0"/>
<pin id="914" dir="0" index="2" bw="6" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/95 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln818_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/95 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_7_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="79" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="0" index="3" bw="7" slack="0"/>
<pin id="928" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/95 "/>
</bind>
</comp>

<comp id="933" class="1004" name="val_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="32" slack="0"/>
<pin id="937" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/95 "/>
</bind>
</comp>

<comp id="940" class="1004" name="or_ln80_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="19"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/96 "/>
</bind>
</comp>

<comp id="946" class="1004" name="result_V_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="1"/>
<pin id="949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/96 "/>
</bind>
</comp>

<comp id="951" class="1004" name="result_V_10_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="2"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="0" index="2" bw="32" slack="1"/>
<pin id="955" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_10/96 "/>
</bind>
</comp>

<comp id="959" class="1004" name="or_ln85_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/97 "/>
</bind>
</comp>

<comp id="965" class="1004" name="select_ln83_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="78"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="0" index="2" bw="32" slack="0"/>
<pin id="969" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/97 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln63_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="78"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/97 "/>
</bind>
</comp>

<comp id="978" class="1005" name="empty_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="985" class="1005" name="current_level_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_level_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="delay_samples_read_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="997" class="1005" name="delay_mult_read_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="66"/>
<pin id="999" dir="1" index="1" bw="32" slack="66"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="1002" class="1005" name="compression_zero_threshold_read_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="56"/>
<pin id="1004" dir="1" index="1" bw="32" slack="56"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="1007" class="1005" name="compression_max_threshold_read_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="56"/>
<pin id="1009" dir="1" index="1" bw="32" slack="56"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="1012" class="1005" name="compression_min_threshold_read_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="56"/>
<pin id="1014" dir="1" index="1" bw="32" slack="56"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="1017" class="1005" name="distortion_clip_factor_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="44"/>
<pin id="1019" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="1022" class="1005" name="distortion_threshold_read_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="31"/>
<pin id="1024" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="1031" class="1005" name="trunc_ln15_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="78"/>
<pin id="1033" dir="1" index="1" bw="1" slack="78"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="37"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="56"/>
<pin id="1042" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="58"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sub_i135_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i135 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="delay_buffer_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="41"/>
<pin id="1055" dir="1" index="1" bw="16" slack="41"/>
</pin_list>
<bind>
<opset="delay_buffer_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="negative_threshold_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="1063" class="1005" name="conv2_i_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="12"/>
<pin id="1065" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="1068" class="1005" name="delay_buffer_addr_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="22"/>
<pin id="1070" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_data_V_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="19"/>
<pin id="1078" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_keep_V_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="40"/>
<pin id="1084" dir="1" index="1" bw="4" slack="40"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_strb_V_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="40"/>
<pin id="1089" dir="1" index="1" bw="4" slack="40"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_user_V_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="2" slack="40"/>
<pin id="1094" dir="1" index="1" bw="2" slack="40"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_last_V_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="40"/>
<pin id="1099" dir="1" index="1" bw="1" slack="40"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_id_V_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="5" slack="40"/>
<pin id="1104" dir="1" index="1" bw="5" slack="40"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_dest_V_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="40"/>
<pin id="1109" dir="1" index="1" bw="6" slack="40"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1112" class="1005" name="or_ln70_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="19"/>
<pin id="1114" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="or_ln70 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln107_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sub_ln105_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln105 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="p_Result_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="2"/>
<pin id="1137" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="p_Result_3_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="23" slack="1"/>
<pin id="1142" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="isNeg_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="ush_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="9" slack="1"/>
<pin id="1152" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="val_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="result_V_9_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_9 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="p_Result_s_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="2"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p_Result_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="23" slack="1"/>
<pin id="1173" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="isNeg_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1181" class="1005" name="ush_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="9" slack="1"/>
<pin id="1183" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1186" class="1005" name="val_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1192" class="1005" name="result_V_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1200" class="1005" name="or_ln75_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln75 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_int_2_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="delay_buffer_load_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p_Result_4_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="2"/>
<pin id="1217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_Result_5_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="23" slack="1"/>
<pin id="1222" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="isNeg_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="ush_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="1"/>
<pin id="1232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="val_2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="or_ln80_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="118" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="255"><net_src comp="156" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="268"><net_src comp="158" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="112" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="112" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="301"><net_src comp="291" pin="8"/><net_sink comp="288" pin=0"/></net>

<net id="315"><net_src comp="305" pin="8"/><net_sink comp="302" pin=0"/></net>

<net id="325"><net_src comp="288" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="336"><net_src comp="302" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="238" pin=8"/></net>

<net id="348"><net_src comp="327" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="238" pin=8"/></net>

<net id="350"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="360"><net_src comp="316" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="375"><net_src comp="152" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="305" pin="8"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="366" pin=6"/></net>

<net id="389"><net_src comp="327" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="405"><net_src comp="378" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="214" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="214" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="214" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="214" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="449" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="475"><net_src comp="220" pin="8"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="220" pin="8"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="220" pin="8"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="220" pin="8"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="220" pin="8"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="220" pin="8"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="220" pin="8"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="469" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="120" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="472" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="472" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="472" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="472" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="402" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="122" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="124" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="544"><net_src comp="126" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="526" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="128" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="130" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="526" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="538" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="132" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="134" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="120" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="136" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="538" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="562" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="556" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="138" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="140" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="142" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="600"><net_src comp="588" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="597" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="597" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="604" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="144" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="608" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="146" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="148" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="614" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="146" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="150" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="647"><net_src comp="628" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="648"><net_src comp="632" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="64" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="402" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="122" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="124" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="678"><net_src comp="126" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="660" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="128" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="130" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="685"><net_src comp="660" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="672" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="132" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="134" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="120" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="136" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="672" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="696" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="690" pin="2"/><net_sink comp="714" pin=2"/></net>

<net id="728"><net_src comp="138" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="140" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="142" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="734"><net_src comp="722" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="731" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="731" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="738" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="144" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="742" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="146" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="148" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="748" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="146" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="150" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="781"><net_src comp="762" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="766" pin="4"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="64" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="802"><net_src comp="288" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="154" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="366" pin="7"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="366" pin="7"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="402" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="122" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="124" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="835"><net_src comp="126" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="817" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="128" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="130" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="842"><net_src comp="817" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="829" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="132" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="134" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="120" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="136" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="829" pin="4"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="853" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="847" pin="2"/><net_sink comp="871" pin=2"/></net>

<net id="885"><net_src comp="138" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="140" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="142" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="891"><net_src comp="879" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="888" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="895" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="888" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="895" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="144" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="899" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="146" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="148" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="905" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="146" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="932"><net_src comp="150" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="938"><net_src comp="919" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="923" pin="4"/><net_sink comp="933" pin=2"/></net>

<net id="944"><net_src comp="316" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="62" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="64" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="951" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="958"><net_src comp="951" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="963"><net_src comp="354" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="971"><net_src comp="354" pin="4"/><net_sink comp="965" pin=2"/></net>

<net id="972"><net_src comp="965" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="977"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="160" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="988"><net_src comp="164" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="995"><net_src comp="172" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1000"><net_src comp="178" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1005"><net_src comp="184" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="1010"><net_src comp="190" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="1015"><net_src comp="196" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1020"><net_src comp="202" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1025"><net_src comp="208" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1030"><net_src comp="1022" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1034"><net_src comp="406" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1039"><net_src comp="410" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="418" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="426" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="444" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1056"><net_src comp="270" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1061"><net_src comp="455" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1066"><net_src comp="386" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1071"><net_src comp="277" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1079"><net_src comp="472" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="1085"><net_src comp="476" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="238" pin=9"/></net>

<net id="1090"><net_src comp="480" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="238" pin=10"/></net>

<net id="1095"><net_src comp="484" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="238" pin=11"/></net>

<net id="1100"><net_src comp="488" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="238" pin=12"/></net>

<net id="1105"><net_src comp="492" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="238" pin=13"/></net>

<net id="1110"><net_src comp="496" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="238" pin=14"/></net>

<net id="1115"><net_src comp="500" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="291" pin=6"/></net>

<net id="1128"><net_src comp="516" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1133"><net_src comp="521" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1138"><net_src comp="530" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1143"><net_src comp="548" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1148"><net_src comp="562" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1153"><net_src comp="580" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1158"><net_src comp="642" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1164"><net_src comp="654" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1169"><net_src comp="664" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1174"><net_src comp="682" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="1179"><net_src comp="696" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1184"><net_src comp="714" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1189"><net_src comp="776" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="1195"><net_src comp="788" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1203"><net_src comp="798" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1208"><net_src comp="804" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1213"><net_src comp="283" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1218"><net_src comp="821" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1223"><net_src comp="839" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="1228"><net_src comp="853" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1233"><net_src comp="871" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1238"><net_src comp="933" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="1244"><net_src comp="940" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="354" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {97 }
	Port: OUTPUT_r_V_keep_V | {97 }
	Port: OUTPUT_r_V_strb_V | {97 }
	Port: OUTPUT_r_V_user_V | {97 }
	Port: OUTPUT_r_V_last_V | {97 }
	Port: OUTPUT_r_V_id_V | {97 }
	Port: OUTPUT_r_V_dest_V | {97 }
	Port: axilite_out | {97 }
	Port: compression_buffer | {75 76 }
 - Input state : 
	Port: guitar_effects : INPUT_r_V_data_V | {38 }
	Port: guitar_effects : INPUT_r_V_keep_V | {38 }
	Port: guitar_effects : INPUT_r_V_strb_V | {38 }
	Port: guitar_effects : INPUT_r_V_user_V | {38 }
	Port: guitar_effects : INPUT_r_V_last_V | {38 }
	Port: guitar_effects : INPUT_r_V_id_V | {38 }
	Port: guitar_effects : INPUT_r_V_dest_V | {38 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
  - Chain level:
	State 1
		store_ln63 : 1
		store_ln63 : 1
	State 2
		rem_i : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		empty_28 : 1
		idxprom_i_cast : 2
		delay_buffer_addr_1 : 3
	State 38
		or_ln70 : 1
		icmp_ln104 : 1
		br_ln104 : 2
		icmp_ln106 : 1
		br_ln106 : 2
		add_ln107 : 1
		sub_ln105 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		p_Result_2 : 1
		xs_exp_V_1 : 1
		p_Result_3 : 1
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
	State 55
		zext_ln15_1 : 1
		zext_ln1488_1 : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_13 : 3
		zext_ln818_1 : 4
		tmp_4 : 3
		val_1 : 5
	State 56
		result_V_9 : 1
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 73
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp_9 : 3
		zext_ln818 : 4
		tmp_1 : 3
		val : 5
	State 74
		result_V : 1
	State 75
		call_ret : 1
	State 76
		tmp_int_2 : 1
		current_level : 1
		store_ln77 : 2
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		p_Result_4 : 1
		xs_exp_V_2 : 1
		p_Result_5 : 1
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_2 : 4
		sub_ln1512_2 : 2
		sext_ln1512_2 : 3
		ush_2 : 5
	State 95
		zext_ln15_2 : 1
		zext_ln1488_2 : 1
		r_V_4 : 2
		r_V_5 : 2
		tmp_17 : 3
		zext_ln818_2 : 4
		tmp_7 : 3
		val_2 : 5
	State 96
		result_V_10 : 1
		store_ln170 : 2
		tmp_int_6 : 2
		write_ln304 : 3
	State 97
		or_ln85 : 1
		select_ln83 : 1
		store_ln63 : 2
		write_ln70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |     grp_guitar_effects_Pipeline_2_fu_361    |    0    |    0    |    16   |    36   |
|          |            grp_compression_fu_366           |    3    |  9.8859 |   1023  |   1460  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   srem   |                  grp_fu_449                 |    0    |    0    |   394   |   238   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_378                 |    2    |    0    |   205   |   390   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_382                 |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 r_V_2_fu_608                |    0    |    0    |    0    |   100   |
|   lshr   |                  r_V_fu_742                 |    0    |    0    |    0    |   100   |
|          |                 r_V_4_fu_899                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 r_V_3_fu_614                |    0    |    0    |    0    |   100   |
|    shl   |                 r_V_1_fu_748                |    0    |    0    |    0    |   100   |
|          |                 r_V_5_fu_905                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_i135_fu_444               |    0    |    0    |    0    |    39   |
|          |          negative_threshold_fu_455          |    0    |    0    |    0    |    39   |
|          |               sub_ln105_fu_521              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_1_fu_570             |    0    |    0    |    0    |    15   |
|    sub   |              result_V_5_fu_649              |    0    |    0    |    0    |    39   |
|          |              sub_ln1512_fu_704              |    0    |    0    |    0    |    15   |
|          |              result_V_2_fu_783              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_2_fu_861             |    0    |    0    |    0    |    15   |
|          |              result_V_8_fu_946              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 ush_1_fu_580                |    0    |    0    |    0    |    9    |
|          |                 val_1_fu_642                |    0    |    0    |    0    |    32   |
|          |              result_V_9_fu_654              |    0    |    0    |    0    |    32   |
|          |                  ush_fu_714                 |    0    |    0    |    0    |    9    |
|  select  |                  val_fu_776                 |    0    |    0    |    0    |    32   |
|          |               result_V_fu_788               |    0    |    0    |    0    |    32   |
|          |                 ush_2_fu_871                |    0    |    0    |    0    |    9    |
|          |                 val_2_fu_933                |    0    |    0    |    0    |    32   |
|          |              result_V_10_fu_951             |    0    |    0    |    0    |    32   |
|          |              select_ln83_fu_965             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln107_fu_516              |    0    |    0    |    0    |    39   |
|    add   |              add_ln346_1_fu_556             |    0    |    0    |    0    |    15   |
|          |               add_ln346_fu_690              |    0    |    0    |    0    |    15   |
|          |              add_ln346_2_fu_847             |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln104_fu_506              |    0    |    0    |    0    |    18   |
|          |              icmp_ln106_fu_511              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        delay_samples_read_read_fu_172       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_178         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_184 |    0    |    0    |    0    |    0    |
|          |  compression_max_threshold_read_read_fu_190 |    0    |    0    |    0    |    0    |
|   read   |  compression_min_threshold_read_read_fu_196 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_202   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_208    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_214          |    0    |    0    |    0    |    0    |
|          |             empty_29_read_fu_220            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_238              |    0    |    0    |    0    |    0    |
|          |           write_ln70_write_fu_263           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_386                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln15_fu_406              |    0    |    0    |    0    |    0    |
|          |               empty_28_fu_460               |    0    |    0    |    0    |    0    |
|   trunc  |              p_Result_3_fu_548              |    0    |    0    |    0    |    0    |
|          |              p_Result_1_fu_682              |    0    |    0    |    0    |    0    |
|          |              p_Result_5_fu_839              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_410                 |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_418                |    0    |    0    |    0    |    0    |
|          |                 tmp_3_fu_426                |    0    |    0    |    0    |    0    |
|          |              p_Result_2_fu_530              |    0    |    0    |    0    |    0    |
|          |                isNeg_1_fu_562               |    0    |    0    |    0    |    0    |
| bitselect|                tmp_13_fu_620                |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_664              |    0    |    0    |    0    |    0    |
|          |                 isNeg_fu_696                |    0    |    0    |    0    |    0    |
|          |                 tmp_9_fu_754                |    0    |    0    |    0    |    0    |
|          |              p_Result_4_fu_821              |    0    |    0    |    0    |    0    |
|          |                isNeg_2_fu_853               |    0    |    0    |    0    |    0    |
|          |                tmp_17_fu_911                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |            idxprom_i_cast_fu_464            |    0    |    0    |    0    |    0    |
|          |             zext_ln346_1_fu_552             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_1_fu_597             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_1_fu_604            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_628             |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_686              |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln15_fu_731              |    0    |    0    |    0    |    0    |
|          |              zext_ln1488_fu_738             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_762              |    0    |    0    |    0    |    0    |
|          |             zext_ln346_2_fu_843             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_2_fu_888             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_2_fu_895            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_2_fu_919             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             tmp_data_V_1_fu_472             |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_476              |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_480              |    0    |    0    |    0    |    0    |
|          |              tmp_user_V_fu_484              |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_last_V_fu_488              |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_492               |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_496              |    0    |    0    |    0    |    0    |
|          |               tmp_int_2_fu_804              |    0    |    0    |    0    |    0    |
|          |             current_level_fu_808            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                or_ln70_fu_500               |    0    |    0    |    0    |    0    |
|    or    |                or_ln75_fu_798               |    0    |    0    |    0    |    0    |
|          |                or_ln80_fu_940               |    0    |    0    |    0    |    0    |
|          |                or_ln85_fu_959               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              xs_exp_V_1_fu_538              |    0    |    0    |    0    |    0    |
|          |                 tmp_4_fu_632                |    0    |    0    |    0    |    0    |
|partselect|               xs_exp_V_fu_672               |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_766                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_2_fu_829              |    0    |    0    |    0    |    0    |
|          |                 tmp_7_fu_923                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln1512_1_fu_576            |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_1_fu_601            |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln1512_fu_710             |    0    |    0    |    0    |    0    |
|          |              sext_ln1488_fu_735             |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_2_fu_867            |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_2_fu_892            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              mantissa_1_fu_588              |    0    |    0    |    0    |    0    |
|bitconcatenate|               mantissa_fu_722               |    0    |    0    |    0    |    0    |
|          |              mantissa_2_fu_879              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    8    |  9.8859 |   1781  |   3695  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|compression_buffer|    1   |    0   |    0   |    0   |
|   delay_buffer   |   128  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   129  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln107_reg_1125           |   32   |
| compression_max_threshold_read_reg_1007|   32   |
| compression_min_threshold_read_reg_1012|   32   |
|compression_zero_threshold_read_reg_1002|   32   |
|            conv2_i_reg_1063            |   32   |
|         current_level_1_reg_985        |   32   |
|      delay_buffer_addr_1_reg_1068      |   16   |
|       delay_buffer_addr_reg_1053       |   16   |
|       delay_buffer_load_reg_1210       |   32   |
|         delay_mult_read_reg_997        |   32   |
|       delay_samples_read_reg_992       |   32   |
|  distortion_clip_factor_read_reg_1017  |   32   |
|   distortion_threshold_read_reg_1022   |   32   |
|            empty_30_reg_288            |   32   |
|            empty_31_reg_316            |   32   |
|            empty_32_reg_351            |   32   |
|              empty_reg_978             |   32   |
|            isNeg_1_reg_1145            |    1   |
|            isNeg_2_reg_1225            |    1   |
|             isNeg_reg_1176             |    1   |
|       negative_threshold_reg_1058      |   32   |
|            or_ln70_reg_1112            |   32   |
|            or_ln75_reg_1200            |   32   |
|            or_ln80_reg_1241            |   32   |
|           p_Result_1_reg_1171          |   23   |
|           p_Result_2_reg_1135          |    1   |
|           p_Result_3_reg_1140          |   23   |
|           p_Result_4_reg_1215          |    1   |
|           p_Result_5_reg_1220          |   23   |
|           p_Result_s_reg_1166          |    1   |
|                 reg_390                |   32   |
|                 reg_396                |   32   |
|                 reg_402                |   32   |
|           result_V_9_reg_1161          |   32   |
|            result_V_reg_1192           |   32   |
|            sub_i135_reg_1048           |   32   |
|           sub_ln105_reg_1130           |   32   |
|             tmp_2_reg_1040             |    1   |
|             tmp_3_reg_1044             |    1   |
|          tmp_data_V_1_reg_1076         |   32   |
|           tmp_dest_V_reg_1107          |    6   |
|            tmp_id_V_reg_1102           |    5   |
|           tmp_int_2_reg_1205           |   32   |
|            tmp_int_3_reg_327           |   32   |
|            tmp_int_6_reg_338           |   32   |
|             tmp_int_reg_302            |   32   |
|           tmp_keep_V_reg_1082          |    4   |
|           tmp_last_V_reg_1097          |    1   |
|              tmp_reg_1036              |    1   |
|           tmp_strb_V_reg_1087          |    4   |
|           tmp_user_V_reg_1092          |    2   |
|           trunc_ln15_reg_1031          |    1   |
|             ush_1_reg_1150             |    9   |
|             ush_2_reg_1230             |    9   |
|              ush_reg_1181              |    9   |
|             val_1_reg_1155             |   32   |
|             val_2_reg_1235             |   32   |
|              val_reg_1186              |   32   |
+----------------------------------------+--------+
|                  Total                 |  1248  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_238 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_283 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_378    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_378    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_382    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_386    |  p0  |   5  |  32  |   160  ||    25   |
|     grp_fu_449    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  || 11.4739 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    9   |  1781  |  3695  |    -   |
|   Memory  |   129  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   79   |    -   |
|  Register |    -   |    -   |    -   |  1248  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   129  |    8   |   21   |  3029  |  3774  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
