// Seed: 2361718802
module module_0 (
    output wand id_0,
    input  tri  id_1,
    input  wand id_2,
    output wand id_3
);
  logic id_5;
  wire  id_6;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd70,
    parameter id_5 = 32'd83
) (
    output tri0 id_0,
    input wor id_1
    , id_13,
    input wand id_2,
    input tri0 id_3,
    input tri0 _id_4,
    input tri1 _id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8
    , id_14,
    output tri id_9,
    output supply1 id_10,
    input uwire id_11
);
  integer [id_4 : id_5] id_15;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_8,
      id_10
  );
endmodule
