<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width"><meta name="theme-color" content="#222" media="(prefers-color-scheme: light)"><meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 7.2.0"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin><link rel="apple-touch-icon" sizes="180x180" href="/images/meta/apple-touch-icon-j.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/meta/favicon-32x32-j.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/meta/favicon-16x16-j.png"><link rel="mask-icon" href="/images/meta/favicon-j.svg" color="#222"><meta name="google-site-verification" content="Iqgmf1lNNM2SYvtW-6MExzBfoISxK8nBEcwfPGM8giU"><meta name="baidu-site-verification" content="codeva-qqFHulQHkE"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Noto+Serif:300,300italic,400,400italic,700,700italic%7CNoto+Serif+SC:300,300italic,400,400italic,700,700italic%7CDancing+Script:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.2/css/all.min.css" integrity="sha256-XOqroi11tY4EFQMR9ZYwZWKj5ZXiftSx36RRuC3anlA=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.31/dist/fancybox/fancybox.css" integrity="sha256-gkQVf8UKZgQ0HyuxL/VnacadJ+D2Kox2TCEBuNQg5+w=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-corner-indicator.css"><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous"></script><script class="next-config" data-name="main" type="application/json">{"hostname":"josh-gao.top","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.20.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":12,"offset":12,"width":260},"copycode":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"bookmark":{"enable":true,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":true,"pangu":true,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":true,"nav":null,"activeClass":"gitalk"},"stickytabs":false,"motion":{"enable":false,"async":true,"transition":{"menu_item":"fadeInDown","post_block":"slideRightBigIn","post_header":"perspectiveLeftIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideLeftIn"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script><meta name="description" content="对于 DIMM 拓扑的 DDR，通常可以使用 I2C 对搭载在 DIMM 上的 SPD EEPROM 进行读取后获得配置参数，然后对 DDR 控制器进行配置。 AMD Xilinx UG1085 的 Dynamic DDR Configuration 一节指出，当 DDR 控制器处于复位状态时，可以在运行时通过 FSBL 获取 DDR 参数并对 DDR 控制器进行初始化。 本文基于 Zynq RF"><meta property="og:type" content="article"><meta property="og:title" content="Zynq MPSoC &#x2F; RFSoC 动态配置 DIMM DDR"><meta property="og:url" content="https://josh-gao.top/posts/11cd1dc.html"><meta property="og:site_name" content="Josh&#39;s Blog"><meta property="og:description" content="对于 DIMM 拓扑的 DDR，通常可以使用 I2C 对搭载在 DIMM 上的 SPD EEPROM 进行读取后获得配置参数，然后对 DDR 控制器进行配置。 AMD Xilinx UG1085 的 Dynamic DDR Configuration 一节指出，当 DDR 控制器处于复位状态时，可以在运行时通过 FSBL 获取 DDR 参数并对 DDR 控制器进行初始化。 本文基于 Zynq RF"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-010-ZynqGui.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-020-BlockDesign.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-030-I2C1Schematic.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-040-tca9548aAddress.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-050-tca9548aConfig.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-060-DDR4SPDAddress.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-070-DebugConfig.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-080-Breakpoint.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-090-IICMuxRead.png"><meta property="og:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-100-IICEEPROMRead.png"><meta property="article:published_time" content="2024-06-27T12:06:13.000Z"><meta property="article:modified_time" content="2024-06-28T02:39:08.506Z"><meta property="article:author" content="Josh Gao"><meta property="article:tag" content="调试记录"><meta property="article:tag" content="DDR"><meta property="article:tag" content="MPSoC"><meta property="article:tag" content="RFSoC"><meta property="article:tag" content="SPD"><meta property="article:tag" content="Zynq"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://josh-gao.top/images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-010-ZynqGui.png"><link rel="canonical" href="https://josh-gao.top/posts/11cd1dc.html"><script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://josh-gao.top/posts/11cd1dc.html","path":"posts/11cd1dc.html","title":"Zynq MPSoC / RFSoC 动态配置 DIMM DDR"}</script><script class="next-config" data-name="calendar" type="application/json">""</script><title>Zynq MPSoC / RFSoC 动态配置 DIMM DDR | Josh's Blog</title><script async src="https://www.googletagmanager.com/gtag/js?id=G-FS8FDJ89QM"></script><script class="next-config" data-name="google_analytics" type="application/json">{"tracking_id":"G-FS8FDJ89QM","only_pageview":false,"measure_protocol_api_secret":null}</script><script src="/js/third-party/analytics/google-analytics.js"></script><script src="/js/third-party/analytics/baidu-analytics.js"></script><script async src="https://hm.baidu.com/hm.js?350182f3e243a2a441aad7e64040d3ce"></script><script data-pjax defer src="https://static.cloudflareinsights.com/beacon.min.js" data-cf-beacon="{&quot;token&quot;: &quot;97f59b7e4ea54bd79d9c911c06f990de&quot;}"></script><noscript><link rel="stylesheet" href="/css/noscript.css"></noscript><style>.github-emoji{position:relative;display:inline-block;width:1.2em;min-height:1.2em;overflow:hidden;vertical-align:top;color:transparent}.github-emoji>span{position:relative;z-index:10}.github-emoji .fancybox,.github-emoji img{margin:0!important;padding:0!important;border:none!important;outline:0!important;text-decoration:none!important;user-select:none!important;cursor:auto!important}.github-emoji img{height:1.2em!important;width:1.2em!important;position:absolute!important;left:50%!important;top:50%!important;transform:translate(-50%,-50%)!important;user-select:none!important;cursor:auto!important}.github-emoji-fallback{color:inherit}.github-emoji-fallback img{opacity:0!important}</style></head><body itemscope itemtype="http://schema.org/WebPage"><div class="headband"></div><main class="main"><div class="column"><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><i class="logo-line"></i><p class="site-title">Josh's Blog</p><i class="logo-line"></i></a><p class="site-subtitle" itemprop="description">一个电子工程师的修养</p></div><div class="site-nav-right"><div class="toggle popup-trigger" aria-label="搜索" role="button"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">190</span></a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">30</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">51</span></a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" maxlength="80" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close" role="button"><i class="fa fa-times-circle"></i></span></div><div class="search-result-container no-result"><div class="search-result-icon"><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class="sidebar"><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class="sidebar-nav"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="sidebar-panel-container"><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%90%8D%E8%AF%8D%E9%87%8A%E4%B9%89"><span class="nav-number">1.</span> <span class="nav-text">名词释义</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%A1%AC%E8%BD%AF%E4%BB%B6%E7%89%88%E6%9C%AC"><span class="nav-number">2.</span> <span class="nav-text">硬软件版本</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#zynq-mpsoc-rfsoc-%E5%8A%A8%E6%80%81-ddr-%E9%85%8D%E7%BD%AE%E7%AE%80%E4%BB%8B"><span class="nav-number">3.</span> <span class="nav-text">Zynq MPSoC &#x2F; RFSoC 动态 DDR 配置简介</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%85%B7%E4%BD%93%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95"><span class="nav-number">4.</span> <span class="nav-text">具体操作方法</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#pcw-gui-%E9%85%8D%E7%BD%AE"><span class="nav-number">4.1.</span> <span class="nav-text">PCW GUI 配置</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%AF%E7%94%A8%E5%8A%A8%E6%80%81-ddr-%E9%85%8D%E7%BD%AE%E5%8A%9F%E8%83%BD"><span class="nav-number">4.2.</span> <span class="nav-text">启用动态 DDR 配置功能</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#i2c-%E7%A1%AC%E4%BB%B6%E8%A6%81%E6%B1%82"><span class="nav-number">4.3.</span> <span class="nav-text">I2C 硬件要求</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A0%B9%E6%8D%AE%E7%A1%AC%E4%BB%B6%E4%BF%AE%E6%94%B9-fsbl"><span class="nav-number">4.4.</span> <span class="nav-text">根据硬件修改 FSBL</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%88%9D%E5%A7%8B%E5%8C%96-i2c-%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="nav-number">4.4.1.</span> <span class="nav-text">初始化 I2C 控制器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%80%89%E6%8B%A9-i2c-mux-%E7%9A%84-slave"><span class="nav-number">4.4.2.</span> <span class="nav-text">选择 I2C Mux 的 Slave</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%BB%E5%8F%96-eeprom-%E7%9A%84%E7%AC%AC%E4%B8%80%E9%A1%B5"><span class="nav-number">4.4.3.</span> <span class="nav-text">读取 EEPROM 的第一页</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%BB%E5%8F%96-eeprom-%E7%9A%84%E7%AC%AC%E4%BA%8C%E9%A1%B5"><span class="nav-number">4.4.4.</span> <span class="nav-text">读取 EEPROM 的第二页</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%B0%83%E8%AF%95"><span class="nav-number">5.</span> <span class="nav-text">调试</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E6%A1%A3"><span class="nav-number">6.</span> <span class="nav-text">参考文档</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="Josh Gao" src="/images/meta/favicon-j.svg"><p class="site-author-name" itemprop="name">Josh Gao</p><div class="site-description" itemprop="description">我，搞通信的</div></div><div class="site-state-wrap animated"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">51</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">30</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">190</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author animated"><span class="links-of-author-item"><a href="https://github.com/joshgao22" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;joshgao22" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:josh_gao@foxmail.com" title="E-Mail → mailto:josh_gao@foxmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span><span class="links-of-author-item"><a href="https://blog.csdn.net/weixin_43870101" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_43870101" rel="noopener me" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i>CSDN</a></span></div></div></div><div class="back-to-top animated" role="button" aria-label="返回顶部"><i class="fa fa-arrow-up"></i> <span>0%</span></div></div><div class="sidebar-inner sidebar-blogroll"><div class="links-of-blogroll animated"><div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i> 链接</div><ul class="links-of-blogroll-list"><li class="links-of-blogroll-item"><a href="https://gatsby.icu/zh-cn/" title="https:&#x2F;&#x2F;gatsby.icu&#x2F;zh-cn&#x2F;" rel="noopener" target="_blank">gatsby.icu</a></li></ul></div></div><div class="pjax"></div></aside></div><div class="main-inner post posts-expand"><div class="post-block"><article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://josh-gao.top/posts/11cd1dc.html"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/meta/favicon-j.svg"><meta itemprop="name" content="Josh Gao"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Josh's Blog"><meta itemprop="description" content="我，搞通信的"></span><span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="name" content="Zynq MPSoC / RFSoC 动态配置 DIMM DDR | Josh's Blog"><meta itemprop="description" content=""></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Zynq MPSoC / RFSoC 动态配置 DIMM DDR</h1><div class="post-meta-container"><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2024-06-27 20:06:13" itemprop="dateCreated datePublished" datetime="2024-06-27T20:06:13+08:00">2024-06-27</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2024-06-28 10:39:08" itemprop="dateModified" datetime="2024-06-28T10:39:08+08:00">2024-06-28</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/%E8%B0%83%E8%AF%95%E8%AE%B0%E5%BD%95/" itemprop="url" rel="index"><span itemprop="name">调试记录</span></a> </span></span><span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv"><span class="post-meta-item-icon"><i class="far fa-eye"></i> </span><span class="post-meta-item-text">阅读次数：</span> <span id="busuanzi_value_page_pv"></span> </span><span class="post-meta-break"></span> <span class="post-meta-item" title="本文字数"><span class="post-meta-item-icon"><i class="far fa-file-word"></i> </span><span class="post-meta-item-text">本文字数：</span> <span>2.6k</span> </span><span class="post-meta-item" title="阅读时长"><span class="post-meta-item-icon"><i class="far fa-clock"></i> </span><span class="post-meta-item-text">阅读时长 &asymp;</span> <span>9 分钟</span></span></div></div></header><div class="post-body" itemprop="articleBody"><p>对于 DIMM 拓扑的 DDR，通常可以使用 I2C 对搭载在 DIMM 上的 SPD EEPROM 进行读取后获得配置参数，然后对 DDR 控制器进行配置。</p><p>AMD Xilinx UG1085 的 <a target="_blank" rel="noopener" href="https://docs.amd.com/r/en-US/ug1085-zynq-ultrascale-trm/Dynamic-DDR-Configuration">Dynamic DDR Configuration</a> 一节指出，当 DDR 控制器处于复位状态时，可以在运行时通过 FSBL 获取 DDR 参数并对 DDR 控制器进行初始化。</p><p>本文基于 Zynq RFSoC，对 PS 端的 SO-DIMM DDR 进行动态配置。</p><span id="more"></span><h1 id="名词释义">名词释义</h1><ul><li><a target="_blank" rel="noopener" href="https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842276/Standalone+Board+Support+Package+BSP">BSP</a>：Board Support Package，板级支持包</li><li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/EEPROM">EEPROM</a>：Electrically-Erasable Programmable Read-Only Memory，电子擦除式可复写只读存储器</li><li><a target="_blank" rel="noopener" href="https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842019/Zynq+UltraScale+FSBL#ZynqUltraScale+FSBL-WhatisFSBL?">FSBL</a>：First Stage Bootloader，第一阶段引导加载程序</li><li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/DDR_SDRAM">DDR DRAM</a>：Double Data Rate Synchronous Dynamic Random-Access Memory，双倍数据率同步动态随机存取存储器</li><li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/DIMM">DIMM</a>：Dual In-line Memory Modules，双列直插式存储模块</li><li>PCW：Processing System Configuration Wizard，处理系统配置向导</li><li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/DIMM#SO-DIMM">SO-DIMM</a>：Small Outline Dual In-line Memory Modules，小外形双列直插式内存模块</li><li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Serial_presence_detect">SPD</a>：Serial Presence Detect，串行存在检测</li></ul><h1 id="硬软件版本">硬软件版本</h1><table><thead><tr class="header"><th style="text-align:center">硬软件</th><th style="text-align:center">型号/版本</th></tr></thead><tbody><tr class="odd"><td style="text-align:center">FPGA</td><td style="text-align:center">Zynq RFSoC XCZU48DR-2-FSVG1517-I</td></tr><tr class="even"><td style="text-align:center">DDR4</td><td style="text-align:center">Micron MTA4ATF51264HZ-2G6E1</td></tr><tr class="odd"><td style="text-align:center">I2C Mux</td><td style="text-align:center">TI TCA9548APWR</td></tr><tr class="even"><td style="text-align:center">Vivado</td><td style="text-align:center">2024.1</td></tr><tr class="odd"><td style="text-align:center">Vitis Classic</td><td style="text-align:center">2024.1</td></tr></tbody></table><h1 id="zynq-mpsoc-rfsoc-动态-ddr-配置简介">Zynq MPSoC / RFSoC 动态 DDR 配置简介</h1><p>Zynq MPSoC / RFSoC 动态 DDR 配置具有如下特性：</p><ul><li>无需在 Vivado 中进行改动即可更换 DIMM，并使用动态 DDR 配置初始化 DDR；</li><li>支持 DDR3 和 DDR4 DIMM；</li><li>单一的 PetaLinux BSP 即可支持任何可安装的 DIMM 器件。</li></ul><div class="note warning"><p>动态 DDR 配置功能仅可用于 PS DIMM DDR，不支持颗粒 DDR。</p></div><h1 id="具体操作方法">具体操作方法</h1><h2 id="pcw-gui-配置">PCW GUI 配置</h2><p>在使用动态 DDR 配置之前，需要在如<a href="#图1">图 1</a> 的 Vivado 的 PCW GUI 中启用 DDR 控制器，且将“DDR Controller Options”部分设置为：</p><ul><li>Memory Type：DDR4 或 DDR3</li><li>Components：UDIMM 或 RDIMM</li><li>ECC：Enabled 或 Disabled</li><li>Effective DRAM Bus Width：64 Bit</li></ul><p><a id="图1"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-010-ZynqGui.png" alt="图 1. Zynq UltraScale+ MPSoC 配置 GUI"><figcaption aria-hidden="true">图 1. Zynq UltraScale+ MPSoC 配置 GUI</figcaption></figure><p>动态 DDR 配置将自动读取 SPD 表，并设置“DDR Memory Option”部分的所有参数，如下表。</p><table><colgroup><col style="width:30%"><col style="width:19%"><col style="width:30%"><col style="width:19%"></colgroup><thead><tr class="header"><th>Option</th><th>Value Example</th><th>Option</th><th>Value Example</th></tr></thead><tbody><tr class="odd"><td>Speed Bin (Use Tooltip)</td><td>DDR42133P</td><td>DRAM IC Bus Width (per die)</td><td>8 Bits</td></tr><tr class="even"><td>Cas Latency</td><td>15</td><td>DRAM Device Capacity(per die)</td><td>4096 MBits</td></tr><tr class="odd"><td>RAS to CAS Delay (Cycles)</td><td>15</td><td>Bank Group Address Count (Bits)</td><td>2</td></tr><tr class="even"><td>Pre-charge Time (Cycles)</td><td>15</td><td>Bank Address Count (Bits)</td><td>2</td></tr><tr class="odd"><td>Cas Write Latency (Cycles)</td><td>14</td><td>Row Address Count (Bits)</td><td>15</td></tr><tr class="even"><td>tRC (ns)</td><td>46.5</td><td>Column Address Count</td><td>10</td></tr><tr class="odd"><td>tRASmin (ns)</td><td>33</td><td>Dual Rank</td><td></td></tr><tr class="even"><td>tFAW (ns)</td><td>21</td><td>DDR Size (in hexa)</td><td>0XFFFFFFFF (4GB)</td></tr><tr class="odd"><td>Additive Latency (Cycles)</td><td>0</td><td></td><td></td></tr></tbody></table><p>而“Other Options”部分的所有值都需要用户根据需要设置，无法从 SPD 表中获得，如下表。</p><table><colgroup><col style="width:30%"><col style="width:19%"><col style="width:30%"><col style="width:19%"></colgroup><thead><tr class="header"><th>Option</th><th>Value Example</th><th>Option</th><th>Value Example</th></tr></thead><tbody><tr class="odd"><td>Memory Address Map</td><td>ROW BANK COL</td><td>Power Mode Settings</td><td>Power Down Enable</td></tr><tr class="even"><td>Data Mask and DBI</td><td>DM NO DBI</td><td>Clock Stop</td><td></td></tr><tr class="odd"><td>Address Mirroring</td><td></td><td><strong>Refresh Mode Settings</strong></td><td></td></tr><tr class="even"><td>2nd Clock</td><td></td><td>Lower-Power Auto Self-Refresh</td><td>Manual Normal</td></tr><tr class="odd"><td>Parity</td><td></td><td>Temp Controlled Refresh</td><td></td></tr><tr class="even"><td>2Tck Command Timing (2T)</td><td></td><td>Max. Operating Temperature</td><td>Normal (0-85)</td></tr><tr class="odd"><td></td><td></td><td>Fine Granularity Refresh Mode</td><td>1x</td></tr><tr class="even"><td></td><td></td><td>Self-Refresh Abort</td><td></td></tr></tbody></table><h2 id="启用动态-ddr-配置功能">启用动态 DDR 配置功能</h2><p>要启用动态 DDR 配置功能，需要在 Vivado 中使用 TCL 命令将参数 <code>CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN</code> 置为 1：</p><figure class="highlight tcl"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">set_property CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN <span class="number">1</span> [get_bd_cells /zynq_ultra_ps_e]</span><br></pre></td></tr></tbody></table></figure><p>这里的 <code>zynq_ultra_ps_e</code> 需要替换为实际 Block Design 中 Zynq UltraScale+ MPSoC IP 核的名称，如<a href="#图2">图 2</a>。</p><p><a id="图2"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-020-BlockDesign.png" alt="图 2. Block Design 整体"><figcaption aria-hidden="true">图 2. Block Design 整体</figcaption></figure><p>然后重新生成 Output Products 即可（若除 PS 处理器外还有其他逻辑，则需要重新生成比特流）。FSBL 将会在启动过程中使用该参数，并执行动态 DDR 配置。</p><div class="note info"><p>如果设置了上述参数却出现了如下警告，是因为 GUI 中 DDR 类型必须为 UDIMM 或 RDIMM，不能为 Component。</p><figure class="highlight plaintext"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'PSU_DYNAMIC_DDR_CONFIG_EN' of cell '/zynq_ultra_ps_e_0' is ignored</span><br></pre></td></tr></tbody></table></figure></div><h2 id="i2c-硬件要求">I2C 硬件要求</h2><p>由于动态 DDR 配置需要在 FSBL 中使用 I2C 读取 DDR SPD EEPROM 中的数据，而在 Xilinx 自动生成 FSBL 中，I2C 读取 DDR SPD EEPROM 的方式是固定的，因此<strong>若不想对生成的 FSBL 进行修改，则需要在硬件上适配 FSBL</strong>。</p><p>Xilinx FSBL 使用 I2C1（1 号 I2C 控制器），借助一个 I2C Mux 与 SPD EEPROM 进行通信，使用的地址为：</p><ul><li>I2C Mux 地址： 0x75</li><li>I2C Slave 地址： 0b1010001 (0x51)</li><li>SODIMM SA[2:0]： 0b001</li></ul><div class="note info"><p>从 Vivado 2019.1 开始，动态 DDR 配置对于所有使用 DIMM DDR 的 Zynq MPSoC / RFSoC 评估板均启用，在使用预置硬件配置时无需额外用户操作。</p></div><h2 id="根据硬件修改-fsbl">根据硬件修改 FSBL</h2><p>若 I2C 硬件连接不满足上述要求，还可以按照实际连接关系修改 FSBL。FSBL 中使用 I2C 读取 DDR SPD EEPROM 的函数为 <code>u32 XFsbl_IicReadSpdEeprom(u8 *SpdData)</code>。</p><figure class="highlight c"><figcaption><span>xfsbl_ddr_init.c</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">u32 <span class="title function_">XFsbl_DdrInit</span><span class="params">(<span class="type">void</span>)</span></span><br><span class="line">{</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">  <span class="comment">/* Get the Model Part Number from the SPD stored in EEPROM */</span></span><br><span class="line">  Status = XFsbl_IicReadSpdEeprom(SpdData);</span><br><span class="line">  <span class="keyword">if</span> (Status != XFSBL_SUCCESS) {</span><br><span class="line">    Status = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">}</span><br></pre></td></tr></tbody></table></figure><p>下面对函数进行拆解，结合注释可以更好理解操作的过程。</p><h3 id="初始化-i2c-控制器">初始化 I2C 控制器</h3><p>首先对 I2C 控制器 I2C1 进行初始化。值得一提的是，从 Vivado / Vitis 2023.2 版本开始，对设备进行寻址时，不再依赖于设备的 Device ID，而是直接使用基地址 Base Address，少了从 Device ID 到 Base Address 这一步操作，从开发的角度来看更为合理了。</p><div class="note info"><p>若设计使用了 I2C 控制器 I2C0，则可以改为使用基地址 <code>XPAR_I2C0_BASEADDR</code> 或 Device ID <code>XPAR_PSU_I2C_0_DEVICE_ID</code> 来寻找设备。</p></div><figure class="highlight c"><figcaption><span>xfsbl_ddr_init.c</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> u32 <span class="title function_">XFsbl_IicReadSpdEeprom</span><span class="params">(u8 *SpdData)</span></span><br><span class="line">{</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">  <span class="comment">/* Lookup for I2C-1U device */</span></span><br><span class="line"><span class="meta">#<span class="keyword">ifdef</span> SDT</span></span><br><span class="line">  ConfigIic = XIicPs_LookupConfig(XPAR_I2C1_BASEADDR);</span><br><span class="line"><span class="meta">#<span class="keyword">else</span></span></span><br><span class="line">  ConfigIic = XIicPs_LookupConfig(XPAR_PSU_I2C_1_DEVICE_ID);</span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">  <span class="keyword">if</span> (!ConfigIic) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/* Initialize the I2C device */</span></span><br><span class="line">  Status = XIicPs_CfgInitialize(&amp;IicInstance, ConfigIic,</span><br><span class="line">      ConfigIic-&gt;BaseAddress);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/* Set the Serial Clock for I2C */</span></span><br><span class="line">  Status = XIicPs_SetSClk(&amp;IicInstance, XFSBL_IIC_SCLK_RATE);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">}</span><br></pre></td></tr></tbody></table></figure><h3 id="选择-i2c-mux-的-slave">选择 I2C Mux 的 Slave</h3><p>由于开发板搭载了较多 I2C 外设，而 Zynq MPSoC / RFSoC 的 I2C 控制器数量有限，因此需要通过 I2C Mux 来扩展所连 I2C Slave 的数量。</p><p>本板卡 I2C1 原理图如<a href="#图3">图 3</a>，所用 I2C Mux 的型号为 TCA9548A，其地址配置方式如<a href="#图4">图 4</a>，Slave 选择方式如<a href="#图5">图 5</a>，这里均和评估板保持一致，因此可以与自动生成的 FSBL 兼容。</p><p>结合<a href="#图3">图 3</a> 和<a href="#图4">图 4</a> 可知 I2C Mux 的地址为 <code>0x75</code>，从<a href="#图3">图 3</a> 中可知 PS DDR4 SODIMM 的 I2C 连接在了第 3 号 Slave 的位置，因此按照<a href="#图5">图 5</a> 需要将 B3 置 1，也即需要向地址为 <code>0x75</code> 的 I2C Mux TCA9548A 的控制寄存器中写入 <code>0x08</code>。</p><p><a id="图3"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-030-I2C1Schematic.png" alt="图 3. I2C Mux 原理图"><figcaption aria-hidden="true">图 3. I2C Mux 原理图</figcaption></figure><p><a id="图4"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-040-tca9548aAddress.png" width="600" alt="图 4. TCA9548A 地址配置"><figcaption aria-hidden="true">图 4. TCA9548A 地址配置</figcaption></figure><p><a id="图5"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-050-tca9548aConfig.png" width="1000" alt="图 5. TCA9548A Slave选择"><figcaption aria-hidden="true">图 5. TCA9548A Slave选择</figcaption></figure><p>按照上述分析，下面的代码就不难理解了，首先向地址为 <code>XFSBL_MUX_ADDR</code>（默认为 <code>0x75</code>）的 I2C Mux 写入选通配置 <code>0x08</code>，然后从同样的地址回读，验证配置是否正确。</p><div class="note info"><ul><li>若设计中没有使用到 I2C Mux，而是直接将 I2C 控制器连接到了 DIMM，则可以删去这部分代码；</li><li>若设计中 I2C Mux 地址不同，则可以修改 <code>XFSBL_MUX_ADDR</code> 的宏定义；</li><li>若设计中 I2C Mux 连接的 Slave 不同，可以修改 I2C 发送的 <code>TxArray</code>。</li></ul></div><figure class="highlight c"><figcaption><span>xfsbl_ddr_init.c</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> u32 <span class="title function_">XFsbl_IicReadSpdEeprom</span><span class="params">(u8 *SpdData)</span></span><br><span class="line">{</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Configure I2C Mux to select DDR4 SODIMM Slave</span></span><br><span class="line"><span class="comment">   * 0x08U - Enable DDR4 SODIMM module</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  TxArray = <span class="number">0x08</span>U;</span><br><span class="line">  XIicPs_MasterSendPolled(&amp;IicInstance, &amp;TxArray, <span class="number">1U</span>, XFSBL_MUX_ADDR);</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Get Configuration to confirm the selection of the slave</span></span><br><span class="line"><span class="comment">   * device.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = XIicPs_MasterRecvPolled(&amp;IicInstance, SpdData, <span class="number">1U</span>,</span><br><span class="line">      XFSBL_MUX_ADDR);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">}</span><br></pre></td></tr></tbody></table></figure><h3 id="读取-eeprom-的第一页">读取 EEPROM 的第一页</h3><p>配置完 I2C Mux 后，即可开始读取 SPD EEPROM 中的内容了。<a href="#图6">图 6</a> 给出了 EEPROM 支持的指令表，由于 EEPROM 一次读的最大长度为一页，也即一个 Page，因此需要分两次对其中的两个 Page 进行读取。</p><p><a id="图6"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-060-DDR4SPDAddress.png" width="800" alt="图 6. DDR4 SPD EEPROM 指令表"><figcaption aria-hidden="true">图 6. DDR4 SPD EEPROM 指令表</figcaption></figure><p>首先设置 Page Address 为 0，也即向地址 <code>0x36</code> 中写入 <code>0x00</code>，表示从 Page 0 中进行读取，一次读取 256 Byte。</p><div class="note info"><p>通常 SPD EEPROM 的 Page 选择地址是固定的，如果 Page Address 0 的地址有变更，修改 <code>XFSBL_SODIMM_CONTROL_ADDR_LOW</code> 的宏定义即可。</p></div><figure class="highlight c"><figcaption><span>xfsbl_ddr_init.c</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> u32 <span class="title function_">XFsbl_IicReadSpdEeprom</span><span class="params">(u8 *SpdData)</span></span><br><span class="line">{</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Set SODIMM control address to enable access to lower</span></span><br><span class="line"><span class="comment">   * EEPROM page (0U to 255U Bytes).</span></span><br><span class="line"><span class="comment">   * 0x00U - Enable Read of Lower Page from EEPROM</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  TxArray = <span class="number">0x00</span>U;</span><br><span class="line">  XIicPs_MasterSendPolled(&amp;IicInstance, &amp;TxArray, <span class="number">1U</span>,</span><br><span class="line">      XFSBL_SODIMM_CONTROL_ADDR_LOW);</span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Configure SODIMM Slave address to select starting address of the</span></span><br><span class="line"><span class="comment">   * read bytes.</span></span><br><span class="line"><span class="comment">   * 0x00U - Set starting byte address of read Lowe Page from EEPROM</span></span><br><span class="line"><span class="comment">   * This will result in to starting address of 0x149U (0x100U + 0x49U) in</span></span><br><span class="line"><span class="comment">   * the EEPROM.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  TxArray = <span class="number">0x00</span>U;</span><br><span class="line">  XIicPs_MasterSendPolled(&amp;IicInstance, &amp;TxArray, <span class="number">1U</span>,</span><br><span class="line">      XFSBL_SODIMM_SLAVE_ADDR);</span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Receive the Data of 256U Bytes from SPD EEPROM via I2C.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = XIicPs_MasterRecvPolled(&amp;IicInstance, SpdData, <span class="number">256U</span>,</span><br><span class="line">      XFSBL_SODIMM_SLAVE_ADDR);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">}</span><br></pre></td></tr></tbody></table></figure><h3 id="读取-eeprom-的第二页">读取 EEPROM 的第二页</h3><p>然后设置 Page Address 为 1，也即向地址 <code>0x37</code> 中写入 <code>0x00</code>，表示从 Page 0 中进行读取，一次读取 256 Byte。</p><div class="note info"><p>通常 SPD EEPROM 的 Page 选择地址是固定的，如果 Page Address 1 的地址有变更，修改 <code>XFSBL_SODIMM_CONTROL_ADDR_HIGH</code> 的宏定义即可。</p></div><figure class="highlight c"><figcaption><span>xfsbl_ddr_init.c</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> u32 <span class="title function_">XFsbl_IicReadSpdEeprom</span><span class="params">(u8 *SpdData)</span></span><br><span class="line">{</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Set SODIMM control address to enable access to upper</span></span><br><span class="line"><span class="comment">   * EEPROM page (256U to 511U Bytes).</span></span><br><span class="line"><span class="comment">   * 0x01U - Enable Read of Upper Page from EEPROM</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  TxArray = <span class="number">0x01</span>U;</span><br><span class="line">  XIicPs_MasterSendPolled(&amp;IicInstance, &amp;TxArray, <span class="number">1U</span>,</span><br><span class="line">      XFSBL_SODIMM_CONTROL_ADDR_HIGH);</span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Configure SODIMM Slave address to select starting address of the</span></span><br><span class="line"><span class="comment">   * read bytes.</span></span><br><span class="line"><span class="comment">   * 0x00U - Set starting byte address of read Upper Page from EEPROM</span></span><br><span class="line"><span class="comment">   * This will result in to starting address of 0x149U (0x100U + 0x49U) in</span></span><br><span class="line"><span class="comment">   * the EEPROM.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  TxArray = <span class="number">0x00</span>U;</span><br><span class="line">  XIicPs_MasterSendPolled(&amp;IicInstance, &amp;TxArray, <span class="number">1U</span>,</span><br><span class="line">      XFSBL_SODIMM_SLAVE_ADDR);</span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle to start another transfer.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Receive the Data of 256U Bytes from SPD EEPROM via I2C.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = XIicPs_MasterRecvPolled(&amp;IicInstance, &amp;SpdData[<span class="number">256U</span>], <span class="number">256U</span>,</span><br><span class="line">      XFSBL_SODIMM_SLAVE_ADDR);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line"></span><br><span class="line">  <span class="comment">/*</span></span><br><span class="line"><span class="comment">   * Wait until bus is idle.</span></span><br><span class="line"><span class="comment">   */</span></span><br><span class="line">  Status = Xil_WaitForEvent(IicInstance.Config.BaseAddress +</span><br><span class="line">      XIICPS_SR_OFFSET, XIICPS_SR_BA_MASK, <span class="number">0U</span>, XFSBL_IIC_BUS_TIMEOUT);</span><br><span class="line">  <span class="keyword">if</span> (Status != XST_SUCCESS) {</span><br><span class="line">    UStatus = XFSBL_FAILURE;</span><br><span class="line">    <span class="keyword">goto</span> END;</span><br><span class="line">  }</span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">}</span><br></pre></td></tr></tbody></table></figure><h1 id="调试">调试</h1><p>配置完成后可以实测了，这里对 FSBL 进行 Debug，观察整个读写的过程。在单独调试 FSBL 的时候，可以不勾选“Program FPGA”和“Initialize using FSBL”，如<a href="#图7">图 7</a>。</p><p><a id="图7"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-070-DebugConfig.png" alt="图 7. Debug 配置"><figcaption aria-hidden="true">图 7. Debug 配置</figcaption></figure><p>将断点设置在函数 <code>XFsbl_IicReadSpdEeprom()</code> 被调用的地方。</p><p><a id="图8"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-080-Breakpoint.png" alt="图 8. XFsbl_IicReadSpdEeprom() 函数断点"><figcaption aria-hidden="true">图 8. <code>XFsbl_IicReadSpdEeprom()</code> 函数断点</figcaption></figure><p>观察 I2C Mux 回读的数据。回读的数据存储在 <code>SpdData</code> 数组中，可以观察到数组的第 0 个字节为 <code>0x08</code>，与写入的数据一致。</p><p><a id="图9"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-090-IICMuxRead.png" alt="图 9. I2C Mux 回读"><figcaption aria-hidden="true">图 9. I2C Mux 回读</figcaption></figure><p>然后观察 I2C EEPROM 回读的数据，并与 Micron 给出的 <a target="_blank" rel="noopener" href="https://www.micron.com/products/memory/dram-modules/sodimm/part-catalog/part-detail/spd-data/mta4atf51264hz-2g6e1">MTA4ATF51264HZ-2G6E1 的 SPD 数据</a>进行对比，可以观察到数据是一致的。</p><p><a id="图10"></a></p><figure><img data-src="../images/post/2024-06-27-zynq-mpsoc-ddr-spd/2024-06-27-zynq-mpsoc-ddr-spd-100-IICEEPROMRead.png" alt="图 10. I2C EEPROM 回读"><figcaption aria-hidden="true">图 10. I2C EEPROM 回读</figcaption></figure><p>最后，<code>XFsbl_DdrInit()</code> 函数的剩余部分会完成 DDR 参数的解析与 DDR 控制器的初始化。</p><h1 id="参考文档">参考文档</h1><p><a target="_blank" rel="noopener" href="https://support.xilinx.com/s/article/75768">75768 - Zynq MPSoC Dynamic DDR Configuration Support for DIMM Devices</a></p><p><a target="_blank" rel="noopener" href="https://electronics.stackexchange.com/questions/554703/spd-i2c-address-for-ddr4-sodimm">SPD I2c Address for DDR4 SODIMM</a></p></div><footer class="post-footer"><div class="post-copyright"><ul><li class="post-copyright-author"><strong>本文作者： </strong>Josh Gao</li><li class="post-copyright-link"><strong>本文链接：</strong> <a href="https://josh-gao.top/posts/11cd1dc.html" title="Zynq MPSoC &#x2F; RFSoC 动态配置 DIMM DDR">https://josh-gao.top/posts/11cd1dc.html</a></li><li class="post-copyright-license"><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li></ul></div><div class="post-tags"><a href="/tags/%E8%B0%83%E8%AF%95%E8%AE%B0%E5%BD%95/" rel="tag"><i class="fa fa-tag"></i> 调试记录</a> <a href="/tags/DDR/" rel="tag"><i class="fa fa-tag"></i> DDR</a> <a href="/tags/MPSoC/" rel="tag"><i class="fa fa-tag"></i> MPSoC</a> <a href="/tags/RFSoC/" rel="tag"><i class="fa fa-tag"></i> RFSoC</a> <a href="/tags/SPD/" rel="tag"><i class="fa fa-tag"></i> SPD</a> <a href="/tags/Zynq/" rel="tag"><i class="fa fa-tag"></i> Zynq</a></div><div class="post-nav"><div class="post-nav-item"><a href="/posts/320f661c.html" rel="prev" title="Josh's Note — 凸优化<br>Part 2.1 凸函数—基本性质和例子"><i class="fa fa-angle-left"></i> Josh's Note — 凸优化<br>Part 2.1 凸函数—基本性质和例子</a></div><div class="post-nav-item"><a href="/posts/c3476904.html" rel="next" title="Josh's Note — 凸优化<br>Part 2.1 凸函数—保凸运算">Josh's Note — 凸优化<br>Part 2.1 凸函数—保凸运算 <i class="fa fa-angle-right"></i></a></div></div></footer></article></div><div class="comments gitalk-container"></div></div></main><footer class="footer"><div class="footer-inner"><div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">京ICP备2022006859号-1 </a><img src="/images/misc/%E5%A4%87%E6%A1%88%E5%9B%BE%E6%A0%87.png" alt=""><a href="https://beian.mps.gov.cn/#/query/webSearch?code=11010802039063" rel="noopener" target="_blank">京公网安备11010802039063号</a></div><div class="copyright">&copy; 2020 – <span itemprop="copyrightYear">2024</span> <span class="with-love"><i class="fa fa-heart"></i> </span><span class="author" itemprop="copyrightHolder">Josh Gao</span></div><div class="wordcount"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-chart-line"></i> </span><span>站点总字数：</span> <span title="站点总字数">257k</span> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-coffee"></i> </span><span>站点阅读时长 &asymp;</span> <span title="站点阅读时长">15:34</span></span></div><div class="busuanzi-count"><span class="post-meta-item" id="busuanzi_container_site_uv"><span class="post-meta-item-icon"><i class="fa fa-user"></i> </span><span class="site-uv" title="总访客量"><span id="busuanzi_value_site_uv"></span> </span></span><span class="post-meta-item" id="busuanzi_container_site_pv"><span class="post-meta-item-icon"><i class="fa fa-eye"></i> </span><span class="site-pv" title="总访问量"><span id="busuanzi_value_site_pv"></span></span></span></div><div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动</div></div></footer><div class="toggle sidebar-toggle" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div><div class="sidebar-dimmer"></div><div class="reading-progress-bar"></div><a role="button" class="book-mark-link book-mark-link-fixed"></a><noscript><div class="noscript-warning">Theme NexT works best with JavaScript enabled</div></noscript><script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script><script src="https://cdn.jsdelivr.net/npm/@next-theme/pjax@0.6.0/pjax.min.js" integrity="sha256-vxLn1tSKWD4dqbMRyv940UYw4sXgMtYcK6reefzZrao=" crossorigin="anonymous"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.31/dist/fancybox/fancybox.umd.js" integrity="sha256-a+H7FYzJv6oU2hfsfDGM2Ohw/cR9v+hPfxHCLdmCrE8=" crossorigin="anonymous"></script><script src="https://cdn.jsdelivr.net/npm/lozad@1.16.0/dist/lozad.min.js" integrity="sha256-mOFREFhqmHeQbXpK2lp4nA3qooVgACfh88fpJftLBbc=" crossorigin="anonymous"></script><script src="https://cdn.jsdelivr.net/npm/pangu@4.0.7/dist/browser/pangu.min.js" integrity="sha256-j+yj56cdEY2CwkVtGyz18fNybFGpMGJ8JxG3GSyO2+I=" crossorigin="anonymous"></script><script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/sidebar.js"></script><script src="/js/next-boot.js"></script><script src="/js/bookmark.js"></script><script src="/js/pjax.js"></script><script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.1/dist/search.js" integrity="sha256-1kfA5uHPf65M5cphT2dvymhkuyHPQp5A53EGZOnOLmc=" crossorigin="anonymous"></script><script src="/js/third-party/search/local-search.js"></script><script class="next-config" data-name="mermaid" type="application/json">{"enable":true,"theme":{"light":"forest","dark":"dark"},"js":{"url":"https://cdn.jsdelivr.net/npm/mermaid@10.9.0/dist/mermaid.min.js","integrity":"sha256-stuqcu2FrjYCXDOytWFA5SoUE/r3nkp6gTglzNSlavU="}}</script><script src="/js/third-party/tags/mermaid.js"></script><script src="/js/third-party/fancybox.js"></script><script src="/js/third-party/pace.js"></script><script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script><script src="/js/third-party/math/mathjax.js"></script><script src="https://cdn.jsdelivr.net/npm/quicklink@2.3.0/dist/quicklink.umd.js" integrity="sha256-yvJQOINiH9fWemHn0vCA5lsHWJaHs6/ZmO+1Ft04SvM=" crossorigin="anonymous"></script><script class="next-config" data-name="quicklink" type="application/json">{"enable":true,"home":true,"archive":true,"delay":true,"timeout":3000,"priority":true,"url":"https://josh-gao.top/posts/11cd1dc.html"}</script><script src="/js/third-party/quicklink.js"></script><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.css" integrity="sha256-AJnUHL7dBv6PGaeyPQJcgQPDjt/Hn/PvYZde1iqfp8U=" crossorigin="anonymous"><script class="next-config" data-name="gitalk" type="application/json">{"enable":true,"github_id":"joshgao22","repo":"Josh-Blog-Comment","client_id":"eb4dc2ea750519598663","client_secret":"4fe0fb49aeb8fac49c609796b214a99a6df044cf","admin_user":"joshgao22","distraction_free_mode":true,"proxy":"https://cors-anywhere.azm.workers.dev/https://github.com/login/oauth/access_token","language":"en | es-ES | fr | ru | zh-CN | zh-TW","js":{"url":"https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js","integrity":"sha256-MVK9MGD/XJaGyIghSVrONSnoXoGh3IFxLw0zfvzpxR4="},"path_md5":"b14d5520f66978ea2f343670f69c27d2"}</script><script src="/js/third-party/comments/gitalk.js"></script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({pluginRootPath:"live2dw/",pluginJsPath:"lib/",pluginModelPath:"assets/",tagMode:!1,log:!1,model:{jsonPath:"/live2dw/assets/assets/wanko.model.json"},display:{position:"right",width:200,height:250},mobile:{show:!0},react:{opacity:1}})</script></body></html>