Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 05:17:51 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {vga_driver/vga_clock/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          20.475 ns |         48.840 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.06604%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   19.325 ns |   16   |   20.475 ns |  48.840 MHz |       32       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   71.255 ns |    5   |   20.830 ns |  48.008 MHz |       29       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i1/D                 |   19.326 ns 
vga_driver/v_count__i2/D                 |   19.326 ns 
vga_driver/v_count__i3/D                 |   19.326 ns 
vga_driver/v_count__i4/D                 |   19.326 ns 
vga_driver/v_count__i5/D                 |   19.326 ns 
vga_driver/v_count__i6/D                 |   19.326 ns 
vga_driver/v_count__i7/D                 |   19.326 ns 
vga_driver/v_count__i8/D                 |   19.326 ns 
vga_driver/v_count__i9/D                 |   19.326 ns 
vga_driver/vga_vsync/D                   |   19.326 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       32       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       29       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_399__i9/D             |    4.196 ns 
vga_driver/h_count_399__i8/D             |    4.196 ns 
vga_driver/h_count_399__i7/D             |    4.196 ns 
vga_driver/h_count_399__i6/D             |    4.196 ns 
vga_driver/h_count_399__i5/D             |    4.196 ns 
vga_driver/h_count_399__i4/D             |    4.196 ns 
vga_driver/h_count_399__i3/D             |    4.196 ns 
vga_driver/h_count_399__i2/D             |    4.196 ns 
vga_driver/h_count_399__i1/D             |    4.196 ns 
vga_driver/h_count_399__i0/D             |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
paddle_one/timer_401__i7/Q              |    No arrival or required
paddle_one/timer_401__i6/Q              |    No arrival or required
paddle_one/timer_401__i5/Q              |    No arrival or required
paddle_one/timer_401__i4/Q              |    No arrival or required
paddle_one/timer_401__i3/Q              |    No arrival or required
paddle_one/timer_401__i2/Q              |    No arrival or required
paddle_one/timer_401__i1/Q              |    No arrival or required
paddle_one/timer_401__i0/Q              |    No arrival or required
paddle_two/timer_402__i7/Q              |    No arrival or required
paddle_two/timer_402__i6/Q              |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        98
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
paddle_one/timer_401__i7/D              |    No arrival or required
paddle_one/timer_401__i6/D              |    No arrival or required
paddle_one/timer_401__i5/D              |    No arrival or required
paddle_one/timer_401__i4/D              |    No arrival or required
paddle_one/timer_401__i3/D              |    No arrival or required
paddle_one/timer_401__i2/D              |    No arrival or required
paddle_one/timer_401__i1/D              |    No arrival or required
paddle_one/timer_401__i0/D              |    No arrival or required
paddle_one/pos_y_i9/D                   |    No arrival or required
paddle_one/pos_y_i8/D                   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       221
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
enter                                   |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
32 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3259_2_lut/A->i3259_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4748                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3293_2_lut/A->i3293_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4782                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i23_4_lut_4_lut/C->vga_driver/i23_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n12                                            NET DELAY         2.075        19.472  1       
vga_driver/i6_4_lut_adj_103/D->vga_driver/i6_4_lut_adj_103/Z
                                          LUT4            D_TO_Z_DELAY      0.477        19.949  1       
n13392                                                    NET DELAY         2.075        22.024  1       
i3266_4_lut/D->i3266_4_lut/Z              LUT4            D_TO_Z_DELAY      0.477        22.501  1       
n4755                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3296_2_lut/A->i3296_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4785                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3297_2_lut/A->i3297_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4786                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3298_2_lut/A->i3298_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4787                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3299_2_lut/A->i3299_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4788                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3300_2_lut/A->i3300_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4789                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3301_2_lut/A->i3301_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4790                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.325 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY         0.280         5.971  1       
vga_driver/i2_2_lut_4_lut/C->vga_driver/i2_2_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n10                                            NET DELAY         2.075         8.523  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477         9.000  2       
vga_driver/vga_hsync_N_167                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n9566                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n19101                                         NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n9568                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n19104                                         NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n9570                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n19107                                         NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n9572                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n19110                                         NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n9574                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  3       
vga_vsync_N_183[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n17                                            NET DELAY         2.075        19.472  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.949  10      
n4747                                                     NET DELAY         2.075        22.024  1       
i3302_2_lut/A->i3302_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        22.501  1       
n4791                                                     NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 71.255 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.879
-------------------------------------   ------
End-of-path arrival time( ns )          13.954

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         9.327  15      
n4702                                                     NET DELAY      2.075        11.402  1       
i9_2_lut/A->i9_2_lut/Z                    LUT4            A_TO_Z_DELAY   0.477        11.879  1       
n5738                                                     NET DELAY      2.075        13.954  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 71.591 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.543
-------------------------------------   ------
End-of-path arrival time( ns )          13.618

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n9487                                                     NET DELAY         0.280         4.370  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n18972                                                    NET DELAY         0.280         4.928  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n9489                                                     NET DELAY         0.280         5.486  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n18975                                                    NET DELAY         0.280         6.044  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n9491                                                     NET DELAY         0.280         6.602  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n18978                                                    NET DELAY         0.280         7.160  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n9493                                                     NET DELAY         0.280         7.718  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n18981                                                    NET DELAY         0.280         8.276  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n9495                                                     NET DELAY         0.280         8.834  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n18984                                                    NET DELAY         0.280         9.392  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n9497                                                     NET DELAY         0.280         9.950  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.228  2       
n18987                                                    NET DELAY         0.280        10.508  1       
timer_clock_398_add_4_13/CI1->timer_clock_398_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.786  2       
n9499                                                     NET DELAY         0.280        11.066  1       
timer_clock_398_add_4_15/D0->timer_clock_398_add_4_15/S0
                                          FA2             D0_TO_S0_DELAY    0.477        11.543  1       
n62_2                                                     NET DELAY         2.075        13.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.149 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       10.985
-------------------------------------   ------
End-of-path arrival time( ns )          13.060

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n9487                                                     NET DELAY         0.280         4.370  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n18972                                                    NET DELAY         0.280         4.928  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n9489                                                     NET DELAY         0.280         5.486  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n18975                                                    NET DELAY         0.280         6.044  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n9491                                                     NET DELAY         0.280         6.602  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n18978                                                    NET DELAY         0.280         7.160  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n9493                                                     NET DELAY         0.280         7.718  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n18981                                                    NET DELAY         0.280         8.276  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n9495                                                     NET DELAY         0.280         8.834  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n18984                                                    NET DELAY         0.280         9.392  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n9497                                                     NET DELAY         0.280         9.950  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.228  2       
n18987                                                    NET DELAY         0.280        10.508  1       
timer_clock_398_add_4_13/D1->timer_clock_398_add_4_13/S1
                                          FA2             D1_TO_S1_DELAY    0.477        10.985  1       
n63                                                       NET DELAY         2.075        13.060  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 52.1% (route), 47.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.707 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       10.427
-------------------------------------   ------
End-of-path arrival time( ns )          12.502

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n9487                                                     NET DELAY         0.280         4.370  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n18972                                                    NET DELAY         0.280         4.928  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n9489                                                     NET DELAY         0.280         5.486  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n18975                                                    NET DELAY         0.280         6.044  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n9491                                                     NET DELAY         0.280         6.602  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n18978                                                    NET DELAY         0.280         7.160  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n9493                                                     NET DELAY         0.280         7.718  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n18981                                                    NET DELAY         0.280         8.276  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n9495                                                     NET DELAY         0.280         8.834  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n18984                                                    NET DELAY         0.280         9.392  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n9497                                                     NET DELAY         0.280         9.950  1       
timer_clock_398_add_4_13/D0->timer_clock_398_add_4_13/S0
                                          FA2             D0_TO_S0_DELAY    0.477        10.427  1       
n64                                                       NET DELAY         2.075        12.502  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 52.2% (route), 47.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.265 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.869
-------------------------------------   ------
End-of-path arrival time( ns )          11.944

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n9487                                                     NET DELAY         0.280         4.370  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n18972                                                    NET DELAY         0.280         4.928  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n9489                                                     NET DELAY         0.280         5.486  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n18975                                                    NET DELAY         0.280         6.044  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n9491                                                     NET DELAY         0.280         6.602  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n18978                                                    NET DELAY         0.280         7.160  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n9493                                                     NET DELAY         0.280         7.718  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n18981                                                    NET DELAY         0.280         8.276  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n9495                                                     NET DELAY         0.280         8.834  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n18984                                                    NET DELAY         0.280         9.392  1       
timer_clock_398_add_4_11/D1->timer_clock_398_add_4_11/S1
                                          FA2             D1_TO_S1_DELAY    0.477         9.869  1       
n65                                                       NET DELAY         2.075        11.944  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : timer_clock_398__i12/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.300
-------------------------------------   ------
End-of-path arrival time( ns )          11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n4702                                                     NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : timer_clock_398__i13/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.300
-------------------------------------   ------
End-of-path arrival time( ns )          11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n4702                                                     NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : timer_clock_398__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.300
-------------------------------------   ------
End-of-path arrival time( ns )          11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n4702                                                     NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : timer_clock_398__i2/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.300
-------------------------------------   ------
End-of-path arrival time( ns )          11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n4702                                                     NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i13/Q
Path End         : timer_clock_398__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                        9.300
-------------------------------------   ------
End-of-path arrival time( ns )          11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_398__i13/CK->timer_clock_398__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/A->i9_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n23                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/A->i12_4_lut/Z                  LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n26                                                       NET DELAY      2.075         8.850  1       
i13_4_lut/B->i13_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n4702                                                     NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
32 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/h_count_399__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  12      
h_count[0]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_1/C1->vga_driver/h_count_399_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i1/Q
Path End         : vga_driver/h_count_399__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i1/CK->vga_driver/h_count_399__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  12      
h_count[1]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_3/C0->vga_driver/h_count_399_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[1]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i2/Q
Path End         : vga_driver/h_count_399__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i2/CK->vga_driver/h_count_399__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  13      
h_count[2]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_3/C1->vga_driver/h_count_399_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[2]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i3/Q
Path End         : vga_driver/h_count_399__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i3/CK->vga_driver/h_count_399__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
h_count[3]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_5/C0->vga_driver/h_count_399_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[3]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i4/Q
Path End         : vga_driver/h_count_399__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i4/CK->vga_driver/h_count_399__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  6       
vga_driver/h_count[4]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_5/C1->vga_driver/h_count_399_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[4]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/h_count_399__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i5/CK->vga_driver/h_count_399__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_7/C0->vga_driver/h_count_399_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[5]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i6/Q
Path End         : vga_driver/h_count_399__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i6/CK->vga_driver/h_count_399__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  7       
vga_driver/h_count[6]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_7/C1->vga_driver/h_count_399_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[6]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/h_count_399__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i7/CK->vga_driver/h_count_399__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_9/C0->vga_driver/h_count_399_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[7]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i8/Q
Path End         : vga_driver/h_count_399__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i8/CK->vga_driver/h_count_399__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  7       
vga_driver/h_count[8]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_9/C1->vga_driver/h_count_399_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[8]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i9/Q
Path End         : vga_driver/h_count_399__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_399__i9/CK->vga_driver/h_count_399__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  5       
vga_driver/h_count[9]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_399_add_4_11/C0->vga_driver/h_count_399_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[9]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[0]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n75                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i1/Q
Path End         : timer_clock_398__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i1/CK->timer_clock_398__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[1]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_3/C0->timer_clock_398_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n74                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i2/Q
Path End         : timer_clock_398__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i2/CK->timer_clock_398__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[2]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_3/C1->timer_clock_398_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n73                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i3/Q
Path End         : timer_clock_398__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i3/CK->timer_clock_398__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[3]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_5/C0->timer_clock_398_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n72                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i4/Q
Path End         : timer_clock_398__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i4/CK->timer_clock_398__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[4]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_5/C1->timer_clock_398_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n71                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i5/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i5/CK->timer_clock_398__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[5]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_7/C0->timer_clock_398_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n70                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i6/CK->timer_clock_398__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[6]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_7/C1->timer_clock_398_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n69                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i7/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i7/CK->timer_clock_398__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[7]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_9/C0->timer_clock_398_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n68                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i8/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i8/CK->timer_clock_398__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[8]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_9/C1->timer_clock_398_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n67_2                                                     NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i9/Q
Path End         : timer_clock_398__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_398__i9/CK->timer_clock_398__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[9]                                            NET DELAY       0.280         3.746  1       
timer_clock_398_add_4_11/C0->timer_clock_398_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n66                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

