VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2021-01-14T13:13:16
Compiler: GNU 9.3.0 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /storage/emulated/0/Download/blink/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 26.9 MiB, delta_rss +23.6 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 33.6 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 34.2 MiB, delta_rss +0.6 MiB)
# Clean circuit
Absorbed 569 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 144
# Clean circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 102
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      10
    C_FRAG    :       7
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      25
    T_FRAG    :      46
    VCC       :       1
  Nets  : 92
    Avg Fanout:     8.6
    Max Fanout:   396.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 884
  Timing Graph Edges: 1353
  Timing Graph Levels: 20
# Build Timing Graph took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 25 pins (2.8%), 25 blocks (24.5%)
# Load Timing Constraints

SDC file '/storage/emulated/0/Download/blink/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /storage/emulated/0/Download/blink/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.020892 seconds).
# Load Packing took 0.02 seconds (max_rss 35.0 MiB, delta_rss +0.9 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #42 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #43 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 58
Netlist num_blocks: 44
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 31.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 30


Pb types usage...
  PB-LOGIC          : 31
   LOGIC            : 31
    FRAGS           : 31
     c_frag_modes   : 30
      SINGLE        : 7
       c_frag       : 7
      SPLIT         : 23
       b_frag       : 23
       t_frag       : 23
     f_frag         : 1
     q_frag_modes   : 25
      INT           : 24
       q_frag       : 24
      EXT           : 1
       q_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		31	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.03 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.03 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 35.2 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.56 seconds (max_rss 342.9 MiB, delta_rss +307.7 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.78 seconds (max_rss 390.6 MiB, delta_rss +355.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 26.02 seconds (max_rss 390.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 390.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 26.02 seconds (max_rss 390.6 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.10 seconds (max_rss 448.6 MiB, delta_rss +58.0 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 448.6 MiB, delta_rss +0.0 MiB)

There are 735 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3078

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 4.58333 td_cost: 7.3367e-07
Initial placement estimated Critical Path Delay (CPD): 76.3361 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1412.98 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -76.3361 ns

Initial placement estimated setup slack histogram:
[ -7.6e-08: -6.9e-08) 3 (  9.1%) |*********************
[ -6.9e-08: -6.2e-08) 1 (  3.0%) |*******
[ -6.2e-08: -5.5e-08) 7 ( 21.2%) |*************************************************
[ -5.5e-08: -4.8e-08) 2 (  6.1%) |**************
[ -4.8e-08: -4.1e-08) 4 ( 12.1%) |****************************
[ -4.1e-08: -3.4e-08) 6 ( 18.2%) |******************************************
[ -3.4e-08: -2.7e-08) 2 (  6.1%) |**************
[ -2.7e-08:   -2e-08) 5 ( 15.2%) |***********************************
[   -2e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08:   -6e-09) 3 (  9.1%) |*********************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 155
Warning 11: Starting t: 39 of 44 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.1e-01   1.112       4.57 6.494e-07   82.283  -1.45e+03  -82.283   0.903  0.0550   38.0     1.00       155  0.200
   2    0.0 6.4e-01   1.005       4.55 6.5925e-07  80.769  -1.41e+03  -80.769   0.916  0.0221   38.0     1.00       310  0.900
   3    0.0 5.7e-01   0.984       4.45 6.8376e-07  79.236  -1.43e+03  -79.236   0.910  0.0309   38.0     1.00       465  0.900
   4    0.0 5.2e-01   1.051       4.59 6.9832e-07  78.382  -1.36e+03  -78.382   0.897  0.0584   38.0     1.00       620  0.900
   5    0.0 4.6e-01   0.996       4.48 6.6931e-07  81.060  -1.53e+03  -81.060   0.897  0.0288   38.0     1.00       775  0.900
   6    0.0 4.2e-01   0.953       4.44 6.4485e-07  90.505  -1.58e+03  -90.505   0.903  0.0327   38.0     1.00       930  0.900
   7    0.0 3.8e-01   1.046       4.62 7.0978e-07  74.722  -1.27e+03  -74.722   0.935  0.0534   38.0     1.00      1085  0.900
   8    0.0 3.4e-01   1.043       4.53 7.0977e-07  70.192  -1.35e+03  -70.192   0.910  0.0374   38.0     1.00      1240  0.900
   9    0.0 3.0e-01   1.003       4.55 6.8292e-07  80.303  -1.47e+03  -80.303   0.916  0.0266   38.0     1.00      1395  0.900
  10    0.0 2.7e-01   0.993       4.52 6.9659e-07  81.244  -1.44e+03  -81.244   0.858  0.0302   38.0     1.00      1550  0.900
  11    0.0 2.5e-01   0.935       4.62 7.0659e-07  85.177   -1.5e+03  -85.177   0.871  0.0369   38.0     1.00      1705  0.900
  12    0.0 2.2e-01   0.999       4.48 7.1437e-07  71.313  -1.32e+03  -71.313   0.897  0.0382   38.0     1.00      1860  0.900
  13    0.0 2.0e-01   1.010       4.58 6.8727e-07  81.160  -1.52e+03  -81.160   0.910  0.0261   38.0     1.00      2015  0.900
  14    0.0 1.8e-01   0.940       4.51 6.8392e-07  80.167  -1.36e+03  -80.167   0.897  0.0389   38.0     1.00      2170  0.900
  15    0.0 1.6e-01   0.993       4.58 6.869e-07   82.704  -1.48e+03  -82.704   0.923  0.0230   38.0     1.00      2325  0.900
  16    0.0 1.5e-01   1.029       4.44 6.9254e-07  72.077   -1.3e+03  -72.077   0.910  0.0379   38.0     1.00      2480  0.900
  17    0.0 1.3e-01   0.981       4.54 6.5126e-07  93.116  -1.56e+03  -93.116   0.897  0.0357   38.0     1.00      2635  0.900
  18    0.0 1.2e-01   1.018       4.56 6.6973e-07  86.750  -1.59e+03  -86.750   0.890  0.0343   38.0     1.00      2790  0.900
  19    0.0 1.1e-01   0.958       4.48 6.5913e-07  82.917  -1.51e+03  -82.917   0.858  0.0261   38.0     1.00      2945  0.900
  20    0.0 9.6e-02   1.042       4.41 7.3689e-07  61.125  -1.32e+03  -61.125   0.865  0.0299   38.0     1.00      3100  0.900
  21    0.0 8.6e-02   0.956       4.55 7.0942e-07  73.332  -1.35e+03  -73.332   0.865  0.0434   38.0     1.00      3255  0.900
  22    0.0 7.7e-02   0.970       4.66 7.0629e-07  82.619  -1.57e+03  -82.619   0.845  0.0282   38.0     1.00      3410  0.900
  23    0.0 7.0e-02   0.919       4.48 6.2696e-07  96.137  -1.49e+03  -96.137   0.826  0.0433   38.0     1.00      3565  0.900
  24    0.0 6.3e-02   1.020       4.60 6.9268e-07  84.714  -1.57e+03  -84.714   0.858  0.0312   38.0     1.00      3720  0.900
  25    0.0 5.6e-02   1.007       4.61 7.4202e-07  73.484  -1.48e+03  -73.484   0.826  0.0260   38.0     1.00      3875  0.900
  26    0.0 5.1e-02   1.015       4.41 6.555e-07   80.150   -1.4e+03  -80.150   0.877  0.0383   38.0     1.00      4030  0.900
  27    0.0 4.6e-02   1.050       4.31 6.5255e-07  76.477  -1.31e+03  -76.477   0.839  0.0367   38.0     1.00      4185  0.900
  28    0.0 4.1e-02   0.958       4.38 6.8869e-07  72.600  -1.36e+03  -72.600   0.774  0.0303   38.0     1.00      4340  0.900
  29    0.0 3.9e-02   0.952       4.32 6.8694e-07  72.651  -1.36e+03  -72.651   0.794  0.0448   38.0     1.00      4495  0.950
  30    0.0 3.7e-02   0.966       4.26 6.8008e-07  75.882  -1.36e+03  -75.882   0.794  0.0348   38.0     1.00      4650  0.950
  31    0.0 3.5e-02   0.938       4.32 6.7483e-07  79.287  -1.49e+03  -79.287   0.806  0.0286   38.0     1.00      4805  0.950
  32    0.0 3.2e-02   0.987       4.43 7.2131e-07  68.595  -1.37e+03  -68.595   0.806  0.0298   38.0     1.00      4960  0.900
  33    0.0 2.9e-02   1.011       4.46 7.128e-07   69.349  -1.39e+03  -69.349   0.794  0.0157   38.0     1.00      5115  0.900
  34    0.0 2.7e-02   0.946       4.38 6.4678e-07  78.651  -1.53e+03  -78.651   0.748  0.0286   38.0     1.00      5270  0.950
  35    0.0 2.6e-02   0.944       4.24 6.2588e-07  81.314  -1.53e+03  -81.314   0.781  0.0391   38.0     1.00      5425  0.950
  36    0.0 2.5e-02   1.008       4.30 6.0298e-07  89.163  -1.53e+03  -89.163   0.735  0.0214   38.0     1.00      5580  0.950
  37    0.0 2.3e-02   0.942       4.18 6.4826e-07  74.339   -1.4e+03  -74.339   0.748  0.0327   38.0     1.00      5735  0.950
  38    0.0 2.2e-02   1.007       4.19 6.3914e-07  77.940  -1.41e+03  -77.940   0.677  0.0199   38.0     1.00      5890  0.950
  39    0.0 2.1e-02   0.980       4.25 6.5584e-07  75.349  -1.42e+03  -75.349   0.619  0.0238   38.0     1.00      6045  0.950
  40    0.0 2.0e-02   0.970       4.22 5.8923e-07  90.873  -1.46e+03  -90.873   0.716  0.0195   38.0     1.00      6200  0.950
  41    0.0 1.9e-02   0.976       4.20 6.8203e-07  64.452  -1.36e+03  -64.452   0.690  0.0293   38.0     1.00      6355  0.950
  42    0.0 1.8e-02   0.980       4.04 6.7706e-07  61.956  -1.31e+03  -61.956   0.703  0.0309   38.0     1.00      6510  0.950
  43    0.0 1.7e-02   1.022       4.04 6.0611e-07  67.286  -1.26e+03  -67.286   0.658  0.0364   38.0     1.00      6665  0.950
  44    0.0 1.6e-02   1.001       4.03 6.5374e-07  69.124  -1.32e+03  -69.124   0.561  0.0332   38.0     1.00      6820  0.950
  45    0.0 1.5e-02   1.074       4.10 6.1704e-07  72.046  -1.24e+03  -72.046   0.626  0.0232   38.0     1.00      6975  0.950
  46    0.0 1.5e-02   1.020       4.05 6.1742e-07  77.472  -1.43e+03  -77.472   0.626  0.0195   38.0     1.00      7130  0.950
  47    0.0 1.4e-02   0.957       3.91 6.2827e-07  69.311  -1.38e+03  -69.311   0.600  0.0277   38.0     1.00      7285  0.950
  48    0.0 1.3e-02   0.975       3.87 6.3425e-07  64.512  -1.28e+03  -64.512   0.516  0.0220   38.0     1.00      7440  0.950
  49    0.0 1.3e-02   1.058       4.02 6.6275e-07  63.960  -1.21e+03  -63.960   0.574  0.0311   38.0     1.00      7595  0.950
  50    0.0 1.2e-02   0.956       4.02 5.8337e-07  80.558   -1.4e+03  -80.558   0.510  0.0330   38.0     1.00      7750  0.950
  51    0.0 1.1e-02   0.968       3.91 6.2253e-07  61.836   -1.3e+03  -61.836   0.561  0.0174   38.0     1.00      7905  0.950
  52    0.0 1.1e-02   1.066       4.08 6.7145e-07  58.343   -1.2e+03  -58.343   0.516  0.0315   38.0     1.00      8060  0.950
  53    0.0 1.0e-02   0.932       3.85 6.0694e-07  65.673  -1.23e+03  -65.673   0.452  0.0425   38.0     1.00      8215  0.950
  54    0.0 9.7e-03   0.989       3.78 6.0617e-07  61.401  -1.25e+03  -61.401   0.490  0.0199   38.0     1.00      8370  0.950
  55    0.0 9.2e-03   0.986       3.68 6.1345e-07  58.215  -1.17e+03  -58.215   0.497  0.0365   38.0     1.00      8525  0.950
  56    0.0 8.8e-03   0.910       3.62 5.2561e-07  80.160  -1.33e+03  -80.160   0.387  0.0532   38.0     1.00      8680  0.950
  57    0.0 8.3e-03   0.995       3.31 4.9894e-07  53.349  -1.11e+03  -53.349   0.316  0.0235   36.0     1.38      8835  0.950
  58    0.0 7.9e-03   1.054       3.30 3.3183e-07  59.232  -1.13e+03  -59.232   0.323  0.0297   31.5     2.22      8990  0.950
  59    0.0 7.5e-03   1.000       3.40 3.1954e-07  56.230  -1.14e+03  -56.230   0.323  0.0199   27.8     2.92      9145  0.950
  60    0.0 7.2e-03   0.993       3.34 2.3779e-07  62.089  -1.15e+03  -62.089   0.316  0.0147   24.6     3.54      9300  0.950
  61    0.0 6.8e-03   0.963       3.18 2.3715e-07  58.566  -1.15e+03  -58.566   0.316  0.0188   21.5     4.12      9455  0.950
  62    0.0 6.5e-03   0.988       3.11 1.9255e-07  56.132  -1.11e+03  -56.132   0.194  0.0161   18.9     4.62      9610  0.950
  63    0.0 6.1e-03   0.939       3.04 1.8023e-07  54.408  -1.09e+03  -54.408   0.232  0.0423   14.2     5.50      9765  0.950
  64    0.0 5.8e-03   1.043       3.11 1.7143e-07  50.211  -1.01e+03  -50.211   0.271  0.0218   11.3     6.06      9920  0.950
  65    0.0 5.5e-03   0.977       2.97 1.8162e-07  48.215  -1.06e+03  -48.215   0.297  0.0138    9.4     6.42     10075  0.950
  66    0.0 5.3e-03   0.982       2.95 1.5804e-07  49.972  -1.04e+03  -49.972   0.329  0.0085    8.0     6.67     10230  0.950
  67    0.0 5.0e-03   0.988       2.94 1.4201e-07  51.766  -1.06e+03  -51.766   0.335  0.0173    7.1     6.84     10385  0.950
  68    0.0 4.7e-03   0.993       2.97 1.6386e-07  46.370  -1.03e+03  -46.370   0.381  0.0132    6.4     6.98     10540  0.950
  69    0.0 4.5e-03   0.997       2.95 1.6873e-07  47.331       -973  -47.331   0.252  0.0096    6.0     7.05     10695  0.950
  70    0.0 4.3e-03   0.981       2.89 1.428e-07   49.590  -1.01e+03  -49.590   0.490  0.0117    4.9     7.27     10850  0.950
  71    0.0 4.1e-03   0.974       2.86 1.3241e-07  52.649  -1.01e+03  -52.649   0.374  0.0110    5.1     7.22     11005  0.950
  72    0.0 3.9e-03   0.990       2.91 1.1649e-07  51.116  -1.02e+03  -51.116   0.419  0.0165    4.8     7.29     11160  0.950
  73    0.0 3.7e-03   0.996       2.88 1.1905e-07  48.637  -1.02e+03  -48.637   0.361  0.0097    4.7     7.30     11315  0.950
  74    0.0 3.5e-03   0.994       2.88 1.2413e-07  48.529  -1.05e+03  -48.529   0.439  0.0133    4.3     7.37     11470  0.950
  75    0.0 3.3e-03   0.999       2.85 1.4279e-07  46.310  -1.01e+03  -46.310   0.361  0.0059    4.3     7.37     11625  0.950
  76    0.0 3.1e-03   0.965       2.75 1.3175e-07  47.018  -1.01e+03  -47.018   0.400  0.0134    4.0     7.44     11780  0.950
  77    0.0 3.0e-03   0.993       2.79 1.4213e-07  43.100       -965  -43.100   0.452  0.0113    3.8     7.47     11935  0.950
  78    0.0 2.8e-03   0.965       2.76 1.6155e-07  42.927       -988  -42.927   0.335  0.0126    3.9     7.46     12090  0.950
  79    0.0 2.7e-03   0.972       2.60 1.3394e-07  43.891       -969  -43.891   0.355  0.0121    3.5     7.54     12245  0.950
  80    0.0 2.6e-03   0.982       2.59 1.0701e-07  46.337       -942  -46.337   0.348  0.0077    3.2     7.59     12400  0.950
  81    0.0 2.4e-03   0.978       2.57 1.2248e-07  41.484       -915  -41.484   0.277  0.0090    2.9     7.65     12555  0.950
  82    0.0 2.3e-03   0.984       2.51 1.4874e-07  40.027       -900  -40.027   0.329  0.0152    2.4     7.73     12710  0.950
  83    0.0 2.2e-03   0.978       2.44 1.0194e-07  42.664       -899  -42.664   0.265  0.0091    2.1     7.79     12865  0.950
  84    0.0 2.1e-03   1.004       2.41 1.3354e-07  39.515       -896  -39.515   0.284  0.0049    1.8     7.86     13020  0.950
  85    0.0 2.0e-03   0.990       2.40 1.2509e-07  39.225       -885  -39.225   0.381  0.0052    1.5     7.91     13175  0.950
  86    0.0 1.9e-03   1.001       2.40 1.2364e-07  39.843       -879  -39.843   0.368  0.0063    1.4     7.92     13330  0.950
  87    0.0 1.8e-03   0.989       2.41 1.2879e-07  38.710       -872  -38.710   0.348  0.0078    1.3     7.94     13485  0.950
  88    0.0 1.7e-03   0.988       2.39 1.1135e-07  41.049       -886  -41.049   0.277  0.0059    1.2     7.97     13640  0.950
  89    0.0 1.6e-03   0.989       2.41 1.1463e-07  40.258       -880  -40.258   0.252  0.0040    1.0     8.00     13795  0.950
  90    0.0 1.5e-03   0.982       2.39 1.1525e-07  38.884       -863  -38.884   0.252  0.0082    1.0     8.00     13950  0.950
  91    0.0 1.5e-03   0.994       2.35 1.2643e-07  37.721       -854  -37.721   0.103  0.0036    1.0     8.00     14105  0.950
  92    0.0 1.2e-03   0.998       2.34 1.2496e-07  36.769       -841  -36.769   0.090  0.0020    1.0     8.00     14260  0.800
  93    0.0 9.3e-04   0.994       2.34 1.2925e-07  36.722       -847  -36.722   0.090  0.0066    1.0     8.00     14415  0.800
  94    0.0 7.5e-04   0.997       2.32 1.1879e-07  37.072       -836  -37.072   0.045  0.0005    1.0     8.00     14570  0.800
  95    0.0 6.0e-04   0.996       2.31 1.2256e-07  37.072       -846  -37.072   0.084  0.0019    1.0     8.00     14725  0.800
  96    0.0 4.8e-04   0.999       2.32 1.2084e-07  37.097       -848  -37.097   0.058  0.0015    1.0     8.00     14880  0.800
  97    0.0 3.8e-04   1.000       2.32 1.2092e-07  36.722       -836  -36.722   0.019  0.0000    1.0     8.00     15035  0.800
  98    0.0 3.1e-04   1.001       2.32 1.2154e-07  36.697       -834  -36.697   0.032  0.0004    1.0     8.00     15190  0.800
  99    0.0 2.4e-04   1.000       2.31 1.2254e-07  36.697       -835  -36.697   0.045  0.0004    1.0     8.00     15345  0.800
 100    0.0 2.0e-04   0.995       2.30 1.2356e-07  36.697       -840  -36.697   0.013  0.0021    1.0     8.00     15500  0.800
 101    0.0 1.6e-04   1.000       2.31 1.2109e-07  36.722       -840  -36.722   0.019  0.0004    1.0     8.00     15655  0.800
 102    0.0 1.3e-04   1.000       2.30 1.2151e-07  36.722       -839  -36.722   0.006  0.0000    1.0     8.00     15810  0.800
 103    0.0 1.0e-04   1.000       2.31 1.2086e-07  36.722       -838  -36.722   0.006  0.0000    1.0     8.00     15965  0.800
 104    0.0 0.0e+00   1.000       2.30 1.1969e-07  36.722       -840  -36.722   0.006  0.0000    1.0     8.00     16120  0.800
## Placement Quench took 0.00 seconds (max_rss 448.6 MiB)

BB estimate of min-dist (placement) wire length: 1525

Completed placement consistency check successfully.

Swaps called: 16164

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 36.7218 ns, Fmax: 27.2318 MHz
Placement estimated setup Worst Negative Slack (sWNS): -36.7218 ns
Placement estimated setup Total Negative Slack (sTNS): -838.32 ns

Placement estimated setup slack histogram:
[ -3.7e-08: -3.4e-08) 4 ( 12.1%) |********************
[ -3.4e-08:   -3e-08) 7 ( 21.2%) |**********************************
[   -3e-08: -2.7e-08) 10 ( 30.3%) |*************************************************
[ -2.7e-08: -2.4e-08) 1 (  3.0%) |*****
[ -2.4e-08: -2.1e-08) 1 (  3.0%) |*****
[ -2.1e-08: -1.8e-08) 2 (  6.1%) |**********
[ -1.8e-08: -1.5e-08) 2 (  6.1%) |**********
[ -1.5e-08: -1.2e-08) 1 (  3.0%) |*****
[ -1.2e-08: -8.4e-09) 3 (  9.1%) |***************
[ -8.4e-09: -5.3e-09) 2 (  6.1%) |**********

Placement estimated geomean non-virtual intra-domain period: 36.7218 ns (27.2318 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 36.7218 ns (27.2318 MHz)

Placement cost: 0.999762, bb_cost: 2.30374, td_cost: 1.21157e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 31
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 10
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 104
Placement total # of swap attempts: 16164
	Swaps accepted:  8491 (52.5 %)
	Swaps rejected:  6208 (38.4 %)
	Swaps aborted :  1465 ( 9.1 %)
Placement Quench timing analysis took 0.000118385 seconds (9.0573e-05 STA, 2.7812e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0138143 seconds (0.0104699 STA, 0.00334442 slack) (106 full updates: 106 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 106 in 0.00100589 sec
Full Max Req/Worst Slack updates 79 in 0.000248648 sec
Incr Max Req/Worst Slack updates 27 in 8.8493e-05 sec
Incr Criticality updates 7 in 8.3906e-05 sec
Full Criticality updates 99 in 0.00124317 sec
# Placement took 1.17 seconds (max_rss 448.6 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0138143 seconds (0.0104699 STA, 0.00334442 slack) (106 full updates: 106 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 29.51 seconds (max_rss 448.6 MiB)
