module wideexpr_00802(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($unsigned(($signed($signed(s2)))&(-(s1))))<<<((((ctrl[7]?(s1)&(s2):(s5)<<(s7)))<<(((ctrl[7]?s1:3'sb000))<<<(s2)))&(s5));
  assign y1 = -(((ctrl[6]?s2:(ctrl[4]?+(+(5'sb10101)):((5'sb10011)+(6'sb100011))<<<(s1))))>>>((((ctrl[0]?-(1'sb1):(1'sb1)|(2'sb01)))!=(+({s4,1'sb0,s1,u6})))&(u1)));
  assign y2 = 5'sb00001;
  assign y3 = ((ctrl[2]?$signed($signed(1'sb0)):2'sb10))>=(s0);
  assign y4 = (ctrl[5]?(ctrl[3]?s0:1'sb0):-((s4)&({{((s0)<<<(s5))^~((4'sb0110)<<<(5'sb10000)),((1'sb1)^~(3'sb110))^((s4)>>>(s4))}})));
  assign y5 = {2{(((ctrl[5]?1'sb1:(1'sb0)<<($signed(((3'sb000)>>>(5'sb10001))<=((6'sb101100)<<<(s6))))))+((+(2'sb11))-((ctrl[7]?$signed(!({s1,4'sb1011,s1})):1'sb1))))>>>($signed({+(+($signed((1'sb0)>>(5'sb01011)))),((ctrl[6]?{(ctrl[6]?1'sb1:s4),s2}:($signed(s6))^((ctrl[4]?3'sb001:5'sb00100))))<<<((ctrl[1]?-((2'sb00)&(5'sb00001)):(s5)-(+(s5)))),$signed(|((ctrl[4]?(ctrl[1]?s5:2'sb00):(5'sb01011)+(3'sb000))))}))}};
  assign y6 = (ctrl[0]?$signed((ctrl[4]?$signed({(s3)^~($signed(s7)),+((ctrl[1]?s4:(s3)^~(u1))),2'sb01}):2'sb00)):1'sb1);
  assign y7 = u3;
endmodule
