Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May 15 09:32:43 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.962    -4561.498                   1920                14201        0.035        0.000                      0                14201        1.500        0.000                       0                  2540  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.962    -2662.582                   1439                13720        0.035        0.000                      0                13720        3.750        0.000                       0                  2373  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -2.908     -589.839                    317                  321        0.159        0.000                      0                  321        1.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -5.859    -1898.861                    481                  481        0.107        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1439  Failing Endpoints,  Worst Slack      -38.962ns,  Total Violation    -2662.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.962ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.260ns  (logic 15.827ns (34.213%)  route 30.433ns (65.786%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.924 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.734    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.260 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.260    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                4.813     7.298    
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                         -46.260    
  -------------------------------------------------------------------
                         slack                                -38.962    

Slack (VIOLATED) :        -38.732ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.274ns  (logic 15.841ns (34.233%)  route 30.433ns (65.767%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.924 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.734    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.274 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.274    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -46.274    
  -------------------------------------------------------------------
                         slack                                -38.732    

Slack (VIOLATED) :        -38.657ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.199ns  (logic 15.766ns (34.127%)  route 30.433ns (65.873%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.924 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.734    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.199 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.199    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -46.199    
  -------------------------------------------------------------------
                         slack                                -38.657    

Slack (VIOLATED) :        -38.571ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.113ns  (logic 15.680ns (34.004%)  route 30.433ns (65.996%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.924 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.734    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.113 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.113    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y74         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -46.113    
  -------------------------------------------------------------------
                         slack                                -38.571    

Slack (VIOLATED) :        -37.396ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.938ns  (logic 15.315ns (34.080%)  route 29.623ns (65.920%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.938 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.938    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -44.938    
  -------------------------------------------------------------------
                         slack                                -37.396    

Slack (VIOLATED) :        -37.321ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.863ns  (logic 15.240ns (33.970%)  route 29.623ns (66.030%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.863 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.863    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -44.863    
  -------------------------------------------------------------------
                         slack                                -37.321    

Slack (VIOLATED) :        -37.290ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.924ns  (logic 15.301ns (34.060%)  route 29.623ns (65.940%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.924 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.924    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.149     7.634    
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                         -44.924    
  -------------------------------------------------------------------
                         slack                                -37.290    

Slack (VIOLATED) :        -37.235ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.777ns  (logic 15.154ns (33.843%)  route 29.623ns (66.157%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.566 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    44.398    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.777 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.777    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -44.777    
  -------------------------------------------------------------------
                         slack                                -37.235    

Slack (VIOLATED) :        -36.036ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.580ns  (logic 14.789ns (33.935%)  route 28.791ns (66.065%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.580 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.580    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -43.580    
  -------------------------------------------------------------------
                         slack                                -36.036    

Slack (VIOLATED) :        -35.961ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.505ns  (logic 14.714ns (33.821%)  route 28.791ns (66.179%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        2.299     3.593    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.876    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     4.000 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.300    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.586    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.710 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.013    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.725    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.849 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.282     6.543    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.667 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.818    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.942 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.318     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.539    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.663 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.965    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.089 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.385    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.509 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.323     8.832    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.956 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.107    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.231 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.385    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.509 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.793    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     9.917 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.298    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.488    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.612 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.766    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.890 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.178    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.302 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.607    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    11.731 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.023    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.147 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.301    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.425 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.688    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.124    12.812 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.102    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.226 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.380    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    13.504 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.416    13.919    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y73         LUT1 (Prop_lut1_I0_O)        0.124    14.043 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.342    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.466 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.285    14.751    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.875 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.444    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.568 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.726    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.850 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.327    16.177    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.301 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.462    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124    16.587 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.886    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.010 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.168    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.292 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.437    17.730    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.854 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.005    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    18.129 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.332    18.461    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.585 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.743    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    18.867 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.162    19.029    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.153 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    19.642    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.766 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.920    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.044 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    20.326    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.450 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.453    20.903    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.027 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.181    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.305 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.443    21.748    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    21.872 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.023    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    22.147 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.438    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.562 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.713    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.991    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    23.115 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    23.435    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.559 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    23.866    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.990 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.148    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.272 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.286    24.558    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.682 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    24.984    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    25.407    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.814    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.938 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    26.229    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.353 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.504    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.628 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.915    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.039 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    27.389    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.915 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    28.755    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.281 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.670    29.951    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X43Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.477 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.317    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.843 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.831    32.674    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.200 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.989    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.515 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.839    35.354    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.880 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.700    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.250 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.058    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.584 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.223    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.749 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.813    41.868    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.394 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.646    43.040    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y77         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.505 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.505    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -43.505    
  -------------------------------------------------------------------
                         slack                                -35.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[52]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.158ns (44.098%)  route 0.200ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.545     0.881    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[52]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         LDCE (EnToQ_ldce_G_Q)        0.158     1.039 r  design_1_i/top_0/inst/tdc1/latches_reg[52]/Q
                         net (fo=1, routed)           0.200     1.239    design_1_i/top_0/inst/tdc1/latches[52]
    SLICE_X52Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.807     1.173    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[52]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.066     1.204    design_1_i/top_0/inst/tdc1/delay_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[49]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.105%)  route 0.217ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.545     0.881    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[49]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         LDCE (EnToQ_ldce_G_Q)        0.158     1.039 r  design_1_i/top_0/inst/tdc1/latches_reg[49]/Q
                         net (fo=1, routed)           0.217     1.256    design_1_i/top_0/inst/tdc1/latches[49]
    SLICE_X53Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.807     1.173    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[49]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.208    design_1_i/top_0/inst/tdc1/delay_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[36]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.158ns (41.599%)  route 0.222ns (58.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.543     0.879    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[36]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.158     1.037 r  design_1_i/top_0/inst/tdc1/latches_reg[36]/Q
                         net (fo=1, routed)           0.222     1.258    design_1_i/top_0/inst/tdc1/latches[36]
    SLICE_X52Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.804     1.170    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[36]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.070     1.205    design_1_i/top_0/inst/tdc1/delay_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[41]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.546     0.882    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[41]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.158     1.040 r  design_1_i/top_0/inst/tdc1/latches_reg[41]/Q
                         net (fo=1, routed)           0.227     1.267    design_1_i/top_0/inst/tdc1/latches[41]
    SLICE_X51Y76         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.805     1.171    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y76         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[41]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.072     1.208    design_1_i/top_0/inst/tdc1/delay_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[44]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.825%)  route 0.229ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.546     0.882    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[44]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.158     1.040 r  design_1_i/top_0/inst/tdc1/latches_reg[44]/Q
                         net (fo=1, routed)           0.229     1.269    design_1_i/top_0/inst/tdc1/latches[44]
    SLICE_X51Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.807     1.173    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[44]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.070     1.208    design_1_i/top_0/inst/tdc1/delay_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[37]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.043%)  route 0.227ns (58.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.544     0.880    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y76         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[37]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.158     1.038 r  design_1_i/top_0/inst/tdc1/latches_reg[37]/Q
                         net (fo=1, routed)           0.227     1.265    design_1_i/top_0/inst/tdc1/latches[37]
    SLICE_X50Y76         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.805     1.171    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y76         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[37]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.063     1.199    design_1_i/top_0/inst/tdc1/delay_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[48]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.158ns (39.633%)  route 0.241ns (60.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.546     0.882    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y77         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[48]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         LDCE (EnToQ_ldce_G_Q)        0.158     1.040 r  design_1_i/top_0/inst/tdc1/latches_reg[48]/Q
                         net (fo=1, routed)           0.241     1.280    design_1_i/top_0/inst/tdc1/latches[48]
    SLICE_X53Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.807     1.173    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[48]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.208    design_1_i/top_0/inst/tdc1/delay_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[35]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.158ns (36.363%)  route 0.277ns (63.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.543     0.879    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[35]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.158     1.037 r  design_1_i/top_0/inst/tdc1/latches_reg[35]/Q
                         net (fo=1, routed)           0.277     1.313    design_1_i/top_0/inst/tdc1/latches[35]
    SLICE_X51Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.804     1.170    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[35]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.075     1.210    design_1_i/top_0/inst/tdc1/delay_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[33]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.158ns (36.643%)  route 0.273ns (63.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.543     0.879    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y75         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[33]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.158     1.037 r  design_1_i/top_0/inst/tdc1/latches_reg[33]/Q
                         net (fo=1, routed)           0.273     1.310    design_1_i/top_0/inst/tdc1/latches[33]
    SLICE_X51Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.804     1.170    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y75         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[33]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.070     1.205    design_1_i/top_0/inst/tdc1/delay_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[42]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.158ns (38.787%)  route 0.249ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.546     0.882    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[42]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.158     1.040 r  design_1_i/top_0/inst/tdc1/latches_reg[42]/Q
                         net (fo=1, routed)           0.249     1.289    design_1_i/top_0/inst/tdc1/latches[42]
    SLICE_X51Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.807     1.173    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y77         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[42]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.046     1.184    design_1_i/top_0/inst/tdc1/delay_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y70    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y70    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y70    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y71    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          317  Failing Endpoints,  Worst Slack       -2.908ns,  Total Violation     -589.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.850ns (42.843%)  route 3.802ns (57.157%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893     8.298    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644     5.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/C
                         clock pessimism              0.014     5.661    
                         clock uncertainty           -0.065     5.596    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205     5.391    design_1_i/top_0/inst/virusEnQ_reg[103]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.850ns (42.843%)  route 3.802ns (57.157%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893     8.298    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644     5.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
                         clock pessimism              0.014     5.661    
                         clock uncertainty           -0.065     5.596    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205     5.391    design_1_i/top_0/inst/virusEnQ_reg[45]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.850ns (42.843%)  route 3.802ns (57.157%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893     8.298    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644     5.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.014     5.661    
                         clock uncertainty           -0.065     5.596    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205     5.391    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[17]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.850ns (43.955%)  route 3.634ns (56.045%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 5.483 - 4.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=132, routed)         1.749     3.851    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.975 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.975    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.525 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.525    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.639 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.639    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.867 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.867    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.981    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.095    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.323 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.551    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.665    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.779    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.893    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     7.281    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725     8.130    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480     5.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.014     5.497    
                         clock uncertainty           -0.065     5.431    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.226    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 -2.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.144%)  route 0.393ns (67.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=129, routed)         0.199     0.898    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.943 r  design_1_i/top_0/inst/virusEnQ[13]_i_1/O
                         net (fo=1, routed)           0.194     1.137    design_1_i/top_0/inst/virusEnQ[13]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.072     0.978    design_1_i/top_0/inst/virusEnQ_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.773%)  route 0.334ns (64.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[7]/Q
                         net (fo=132, routed)         0.334     1.035    design_1_i/top_0/inst/virusEnQ[7]
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.080 r  design_1_i/top_0/inst/virusEnQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.080    design_1_i/top_0/inst/virusEnQ[8]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.092     0.912    design_1_i/top_0/inst/virusEnQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.428%)  route 0.468ns (71.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[42]/Q
                         net (fo=132, routed)         0.468     1.169    design_1_i/top_0/inst/virusEnQ[42]
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  design_1_i/top_0/inst/virusEnQ[43]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/top_0/inst/virusEnQ[43]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[43]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.092     1.002    design_1_i/top_0/inst/virusEnQ_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         0.138     0.837    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X51Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  design_1_i/top_0/inst/virusEnQ[6]_i_1/O
                         net (fo=1, routed)           0.219     1.101    design_1_i/top_0/inst/virusEnQ[6]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.066     0.886    design_1_i/top_0/inst/virusEnQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.152%)  route 0.375ns (66.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=129, routed)         0.200     0.899    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.944 r  design_1_i/top_0/inst/virusEnQ[11]_i_1/O
                         net (fo=1, routed)           0.175     1.120    design_1_i/top_0/inst/virusEnQ[11]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.072     0.892    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.556%)  route 0.489ns (72.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[38]/Q
                         net (fo=132, routed)         0.489     1.190    design_1_i/top_0/inst/virusEnQ[38]
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  design_1_i/top_0/inst/virusEnQ[39]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/top_0/inst/virusEnQ[39]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.091     1.001    design_1_i/top_0/inst/virusEnQ_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.764%)  route 0.400ns (68.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[4]/Q
                         net (fo=132, routed)         0.236     0.933    design_1_i/top_0/inst/virusEnQ[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.978 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.164     1.142    design_1_i/top_0/inst/virusEnQ[5]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.070     0.893    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.226ns (36.527%)  route 0.393ns (63.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  design_1_i/top_0/inst/virusEnQ_reg[23]/Q
                         net (fo=132, routed)         0.275     0.960    design_1_i/top_0/inst/virusEnQ[23]
    SLICE_X48Y101        LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  design_1_i/top_0/inst/virusEnQ[24]_i_1/O
                         net (fo=1, routed)           0.117     1.175    design_1_i/top_0/inst/virusEnQ[24]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.072     0.896    design_1_i/top_0/inst/virusEnQ_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.121%)  route 0.376ns (66.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[40]/Q
                         net (fo=132, routed)         0.129     0.912    design_1_i/top_0/inst/virusEnQ[40]
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  design_1_i/top_0/inst/virusEnQ[41]_i_1/O
                         net (fo=1, routed)           0.247     1.204    design_1_i/top_0/inst/virusEnQ[41]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.066     0.890    design_1_i/top_0/inst/virusEnQ_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.702%)  route 0.462ns (71.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[15]/Q
                         net (fo=132, routed)         0.272     0.969    design_1_i/top_0/inst/virusEnQ[15]
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  design_1_i/top_0/inst/virusEnQ[16]_i_1/O
                         net (fo=1, routed)           0.190     1.205    design_1_i/top_0/inst/virusEnQ[16]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.066     0.890    design_1_i/top_0/inst/virusEnQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X44Y95     design_1_i/top_0/inst/virusCounterQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y95     design_1_i/top_0/inst/virusCounterQ_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[72]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[73]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[81]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[85]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[96]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[98]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y95     design_1_i/top_0/inst/virusCounterQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y95     design_1_i/top_0/inst/virusCounterQ_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y95     design_1_i/top_0/inst/virusCounterQ_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          481  Failing Endpoints,  Worst Slack       -5.859ns,  Total Violation    -1898.861ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.919ns  (logic 2.806ns (47.403%)  route 3.113ns (52.597%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 13.473 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.744    18.864    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470    13.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/C
                         clock pessimism              0.000    13.473    
                         clock uncertainty           -0.262    13.210    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.005    design_1_i/top_0/inst/virusEnQ_reg[106]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.919ns  (logic 2.806ns (47.403%)  route 3.113ns (52.597%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 13.473 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.744    18.864    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470    13.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/C
                         clock pessimism              0.000    13.473    
                         clock uncertainty           -0.262    13.210    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.005    design_1_i/top_0/inst/virusEnQ_reg[14]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.919ns  (logic 2.806ns (47.403%)  route 3.113ns (52.597%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 13.473 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.744    18.864    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470    13.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
                         clock pessimism              0.000    13.473    
                         clock uncertainty           -0.262    13.210    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.005    design_1_i/top_0/inst/virusEnQ_reg[15]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.919ns  (logic 2.806ns (47.403%)  route 3.113ns (52.597%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 13.473 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.744    18.864    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470    13.473    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.000    13.473    
                         clock uncertainty           -0.262    13.210    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    13.005    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.068ns  (logic 2.806ns (46.242%)  route 3.262ns (53.758%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 13.647 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893    19.013    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644    13.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.262    13.385    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205    13.180    design_1_i/top_0/inst/virusEnQ_reg[103]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.068ns  (logic 2.806ns (46.242%)  route 3.262ns (53.758%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 13.647 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893    19.013    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644    13.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.262    13.385    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205    13.180    design_1_i/top_0/inst/virusEnQ_reg[45]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.068ns  (logic 2.806ns (46.242%)  route 3.262ns (53.758%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 13.647 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.893    19.013    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.644    13.647    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.262    13.385    
    SLICE_X52Y101        FDRE (Setup_fdre_C_CE)      -0.205    13.180    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.830ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.997ns  (logic 2.806ns (46.792%)  route 3.191ns (53.208%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 13.543 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.821    18.942    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.540    13.543    design_1_i/top_0/inst/clk2
    SLICE_X54Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]/C
                         clock pessimism              0.000    13.543    
                         clock uncertainty           -0.262    13.280    
    SLICE_X54Y98         FDRE (Setup_fdre_C_CE)      -0.169    13.111    design_1_i/top_0/inst/virusEnQ_reg[68]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 -5.830    

Slack (VIOLATED) :        -5.830ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.997ns  (logic 2.806ns (46.792%)  route 3.191ns (53.208%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 13.543 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.821    18.942    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.540    13.543    design_1_i/top_0/inst/clk2
    SLICE_X54Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism              0.000    13.543    
                         clock uncertainty           -0.262    13.280    
    SLICE_X54Y98         FDRE (Setup_fdre_C_CE)      -0.169    13.111    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 -5.830    

Slack (VIOLATED) :        -5.829ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.900ns  (logic 2.806ns (47.561%)  route 3.094ns (52.439%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y94         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/top_0/inst/freqQ_reg[1]/Q
                         net (fo=2, routed)           0.640    14.041    design_1_i/top_0/inst/freqQ_reg_n_0_[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.548 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.548    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_78_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.662 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.662    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_77_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.776 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.776    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_68_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.890    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.004    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.118 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.001    15.119    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.233    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.567 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.736    16.303    design_1_i/top_0/inst/virusCounterD2[29]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.303    16.606 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4/CO[3]
                         net (fo=34, routed)          0.992    17.996    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_4_n_0
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.124    18.120 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.725    18.845    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -5.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.997%)  route 0.218ns (54.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X52Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/top_0/inst/virusMaskQ_reg[40]/Q
                         net (fo=4, routed)           0.218     1.330    design_1_i/top_0/inst/virusMaskQ[40]
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.375 r  design_1_i/top_0/inst/virusEnQ[40]_i_1/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/top_0/inst/virusEnQ[40]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     1.268    design_1_i/top_0/inst/virusEnQ_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.966%)  route 0.228ns (55.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[39]/Q
                         net (fo=4, routed)           0.228     1.343    design_1_i/top_0/inst/virusMaskQ[39]
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.388 r  design_1_i/top_0/inst/virusEnQ[39]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/top_0/inst/virusEnQ[39]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.091     1.268    design_1_i/top_0/inst/virusEnQ_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[52]/Q
                         net (fo=4, routed)           0.233     1.349    design_1_i/top_0/inst/virusMaskQ[52]
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.394 r  design_1_i/top_0/inst/virusEnQ[52]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/top_0/inst/virusEnQ[52]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.919%)  route 0.247ns (57.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[8]/Q
                         net (fo=4, routed)           0.247     1.277    design_1_i/top_0/inst/virusMaskQ[8]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.322 r  design_1_i/top_0/inst/virusEnQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/top_0/inst/virusEnQ[8]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.262     1.087    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.092     1.179    design_1_i/top_0/inst/virusEnQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.402%)  route 0.298ns (61.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[55]/Q
                         net (fo=4, routed)           0.298     1.413    design_1_i/top_0/inst/virusMaskQ[55]
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.458 r  design_1_i/top_0/inst/virusEnQ[55]_i_1/O
                         net (fo=1, routed)           0.000     1.458    design_1_i/top_0/inst/virusEnQ[55]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.305%)  route 0.275ns (59.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[32]/Q
                         net (fo=4, routed)           0.162     1.195    design_1_i/top_0/inst/virusMaskQ[32]
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.240 r  design_1_i/top_0/inst/virusEnQ[32]_i_1/O
                         net (fo=1, routed)           0.113     1.353    design_1_i/top_0/inst/virusEnQ[32]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.070     1.161    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.557%)  route 0.273ns (59.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/top_0/inst/virusMaskQ_reg[33]/Q
                         net (fo=4, routed)           0.174     1.286    design_1_i/top_0/inst/virusMaskQ[33]
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.331 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.098     1.430    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.060     1.233    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.330%)  route 0.312ns (62.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y94         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=185, routed)         0.312     1.345    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.390 r  design_1_i/top_0/inst/virusCounterQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/top_0/inst/virusCounterQ[8]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X44Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.129%)  route 0.315ns (62.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y94         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=185, routed)         0.315     1.348    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.393 r  design_1_i/top_0/inst/virusCounterQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/top_0/inst/virusCounterQ[7]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X44Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.853%)  route 0.319ns (63.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/virusMaskQ_reg[66]/Q
                         net (fo=4, routed)           0.131     1.242    design_1_i/top_0/inst/virusMaskQ[66]
    SLICE_X53Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.287 r  design_1_i/top_0/inst/virusEnQ[66]_i_1/O
                         net (fo=1, routed)           0.187     1.475    design_1_i/top_0/inst/virusEnQ[66]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.085     1.258    design_1_i/top_0/inst/virusEnQ_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.216    





