<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Performing Mixed-Language (Verilog and VHDL) Simulation with Cadence NCSim</title><link rel="Prev" href="Performing_Simulation_with_Cadence_NC_VHDL.htm" title="Previous" /><link rel="Next" href="Performing_Simulation_with_ModelSim_Questa.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pLha4Vvc08rv9_002bWjMEi8EDQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Performing%20Mixed-Language_with_Cadence_NC_Sim.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1025487">Simulating the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Third_Party_Simulators.htm#1025487">Third-Party Simulators</a> &gt; Performing Mixed-Language (Verilog and VHDL) Simulation with Cadence NCSim</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1025487" class="Heading2"><span></span>Performing Mixed-Language (Verilog and VHDL) Simulation with Cadence NCSim</h3><p id="ww1025488" class="BodyAfterHead"><span></span>The steps involved in performing Verilog/VHDL mixed-language simulation with Cadence NCSim are straightforward and use most of the information provided in the previous two sections (<span class="Hyperlink"><a href="../../User%20Guides/Simulation/Simulation_Library_Files.htm#ww1024755" title="Simulation Library Files">Simulation Library Files</a></span> and <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025363" title="Performing Simulation with Cadence NC-VHDL">Performing Simulation with Cadence NC-VHDL</a></span>):</p><div id="ww1025495" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Set up your local cds.lib and hdl.var files to include all the libraries that you use in your design. Each library can be Verilog only, VHDL only, or a mixed-language library containing both VHDL entities and Verilog modules. The libraries can be Lattice Semiconductor FPGA libraries, protected libraries (for example, special-block or IP libraries), or your own design libraries.</div><div id="ww1025496" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Compile your Verilog files, using the ncvlog command.</div><div id="ww1025497" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Compile your VHDL files, using the ncvhdl command.</div><div id="ww1025498" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Elaborate the top-level unit (or test bench) in your mixed-language design, using the ncelab command.</div><div id="ww1025499" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>5.	</span></span>Simulate the top-level unit (or test bench), using the ncsim command.</div><p id="ww1025500" class="Body"><span></span>Following is an example of the procedure used for simulating a mixed-language design that consists of your own VHDL design files, the LatticeSC VHDL source files, and the Lattice PCSA encrypted Verilog module:</p><div id="ww1025503" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Compile the LatticeSC VHDL source files into the LatticeSC VHLD library, as explained in <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025363" title="Performing Simulation with Cadence NC-VHDL">Performing Simulation with Cadence NC-VHDL</a></span>.</div><div id="ww1025505" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Compile the Lattice PCSA encrypted Verilog source file into the same LatticeSC VHDL library as follows:</div><pre id="ww1037260" class="CodeIndented">ncvlog -messages -work sc &lt;<span style="font-style: italic">install_dir</span>&gt;/cae_library/simulation/blackbox/pcsa-ncv.vp</pre><div id="ww1025507" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Create a local folder for the work library:</div><pre id="ww1025508" class="CodeIndented">mkdir work</pre><div id="ww1025509" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Add the following lines to your local hdl.var file:</div><pre id="ww1025510" class="CodeIndented">DEFINE WORK work</pre><div id="ww1025511" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>5.	</span></span>Add the following lines to your local cds.lib:</div><pre id="ww1025512" class="CodeIndented">DEFINE sc &lt;<span style="font-style: italic">Path to NCSim-compiled SC VHDL lib</span>&gt;</pre><pre id="ww1025514" class="CodeIndented">DEFINE work ./work</pre><div id="ww1025515" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>6.	</span></span>Compile your VHDL design and test bench files:</div><pre id="ww1025516" class="CodeIndented">ncvhdl <span style="font-style: italic">&lt;design_name&gt;</span>.vhd <span style="font-style: italic">&lt;test_bench&gt;</span>.vhd</pre><div id="ww1025517" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>7.	</span></span>Elaborate your top-level unit (test bench):</div><pre id="ww1025518" class="CodeIndented">ncelab -lib_binding –NOMXINDR –access +rwc <span style="font-style: italic">&lt;test_bench&gt;</span></pre><div id="ww1025519" class="Indented">The –NOMXINDR option is added to ncelab to avoid MXINDR errors. This option is necessary for mixed-language designs.</div><div id="ww1025520" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>8.	</span></span>Simulate your test bench:</div><pre id="ww1025521" class="CodeIndented">ncsim –GUI <span style="font-style: italic">&lt;test_bench&gt;</span></pre></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>