
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.3/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 644.383 ; gain = 391.699
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2018.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 651.223 ; gain = 2.695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11151958a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1202.781 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1202.781 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1202.781 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1202.781 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1202.781 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11151958a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1202.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1202.781 ; gain = 558.297
INFO: [Common 17-1381] The checkpoint 'R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2018.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.781 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 137b8addf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1236.102 ; gain = 33.320

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1cfd1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1236.102 ; gain = 33.320

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cfd1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1236.102 ; gain = 33.320
Phase 1 Placer Initialization | Checksum: 1cfd1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1236.102 ; gain = 33.320

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1709602b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.297 ; gain = 49.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1709602b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.297 ; gain = 49.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 223956180

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.297 ; gain = 49.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 211e81ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.297 ; gain = 49.516

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 211e81ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.297 ; gain = 49.516

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148
Phase 3 Detail Placement | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158b7a795

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148
Ending Placer Task | Checksum: e0a6b398

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.930 ; gain = 78.148
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.930 ; gain = 78.148
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1280.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1280.930 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1280.930 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.930 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2018.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 296839a9 ConstDB: 0 ShapeSum: b73e79ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e151078f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.152 ; gain = 368.223

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e151078f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 1652.777 ; gain = 371.848

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e151078f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 1652.777 ; gain = 371.848
Phase 2 Router Initialization | Checksum: e151078f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219
Phase 4 Rip-up And Reroute | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219
Phase 6 Post Hold Fix | Checksum: f260bc53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.69661e-05 %
  Global Horizontal Routing Utilization  = 4.1542e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
Phase 7 Route finalize | Checksum: f260bc53

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f260bc53

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 184d9141d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1673.148 ; gain = 392.219
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1673.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file R:/work/FORTE/FPGA/fabric/vivado_2/project_1.runs/impl_1/top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jul 05 12:42:12 2019...
