<module name="SR1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SRCONFIG" acronym="SRCONFIG" offset="0x0" width="32" description="This register contains configuration bits for the sensor core and digital processing">
    <bitfield id="ACCUMDATA" width="10" begin="31" end="22" resetval="0x080" description="Number of values to accumulate" range="" rwaccess="RW"/>
    <bitfield id="SRCLKLENGTH" width="10" begin="21" end="12" resetval="0x200" description="Determines the frequency of SRClk" range="" rwaccess="RW"/>
    <bitfield id="SRENABLE" width="1" begin="11" end="11" resetval="0x0" description="0x0: Asynchronously resets MinMaxAvgAccumValid, MinMaxAvgValid, ErrorGeneratorValid, AccumData sensor, SRClk counter, and MinMaxAvg registers. Also gates the clock for power savings and disables all the digital logic." range="" rwaccess="RW">
      <bitenum value="1" token="SRENABLE_1" description="Enables the module"/>
    </bitfield>
    <bitfield id="SENENABLE" width="1" begin="10" end="10" resetval="0x1" description="Sensor module enable" range="" rwaccess="RW">
      <bitenum value="0" token="SENENABLE_0" description="Disable all sensors"/>
      <bitenum value="1" token="SENENABLE_1" description="Enable sensors"/>
    </bitfield>
    <bitfield id="ERRORGENERATORENABLE" width="1" begin="9" end="9" resetval="0x0" description="Error generator module enable" range="" rwaccess="RW">
      <bitenum value="0" token="ERRORGENERATORENABLE_0" description="Disable error generator module"/>
      <bitenum value="1" token="ERRORGENERATORENABLE_1" description="Enable error generator module"/>
    </bitfield>
    <bitfield id="MINMAXAVGENABLE" width="1" begin="8" end="8" resetval="0x0" description="Min/Max/Avg detector module enable" range="" rwaccess="RW">
      <bitenum value="0" token="MINMAXAVGENABLE_0" description="Disable min max avg detector module"/>
      <bitenum value="1" token="MINMAXAVGENABLE_1" description="Enable min max avg detector module"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SENNENABLE" width="1" begin="1" end="1" resetval="0x1" description="Enable/disable SenN sensor" range="" rwaccess="RW">
      <bitenum value="0" token="SENNENABLE_0" description="Disable SenN sensor"/>
      <bitenum value="1" token="SENNENABLE_1" description="Enable SenN sensor"/>
    </bitfield>
    <bitfield id="SENPENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable/disable SenP sensor" range="" rwaccess="RW">
      <bitenum value="0" token="SENPENABLE_0" description="Disable SenP sensor"/>
      <bitenum value="1" token="SENPENABLE_1" description="Enable SenP sensor"/>
    </bitfield>
  </register>
  <register id="SRSTATUS" acronym="SRSTATUS" offset="0x4" width="32" description="This register contains status bits that indicate that the values in the register are valid or events have occured">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="AVGERRVALID" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R">
      <bitenum value="0" token="AVGERRVALID_0" description="SenAvg register are not valid"/>
      <bitenum value="1" token="AVGERRVALID_1" description="SenAvg register are valid"/>
    </bitfield>
    <bitfield id="MINMAXAVGVALID" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R">
      <bitenum value="0" token="MINMAXAVGVALID_0" description="SenVal, SenMin, SenMax, SenAvg registers are not valid"/>
      <bitenum value="1" token="MINMAXAVGVALID_1" description="SenVal, SenMin, SenMax, SenAvg registers are valid"/>
    </bitfield>
    <bitfield id="ERRORGENERATORVALID" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R">
      <bitenum value="0" token="ERRORGENERATORVALID_0" description="SenErr register do not have valid data"/>
      <bitenum value="1" token="ERRORGENERATORVALID_1" description="SenErr register have valid data"/>
    </bitfield>
    <bitfield id="MINMAXAVGACCUMVALID" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R">
      <bitenum value="0" token="MINMAXAVGACCUMVALID_0" description="SenVal, SenMin, SenMax, SenAvg registers do not have final data"/>
      <bitenum value="1" token="MINMAXAVGACCUMVALID_1" description="SenVal, SenMin, SenMax, SenAvg registers have final data"/>
    </bitfield>
  </register>
  <register id="SENVAL" acronym="SENVAL" offset="0x8" width="32" description="This register gives the sensor value for the sensor core">
    <bitfield id="SENPVAL" width="16" begin="31" end="16" resetval="0x0000" description="Latest Value of SenP from sensor Core" range="" rwaccess="R"/>
    <bitfield id="SENNVAL" width="16" begin="15" end="0" resetval="0x0000" description="Latest Value of SenN from Sensor Core" range="" rwaccess="R"/>
  </register>
  <register id="SENMIN" acronym="SENMIN" offset="0xC" width="32" description="This register gives the minimum sensor value">
    <bitfield id="SENPMIN" width="16" begin="31" end="16" resetval="0xFFFF" description="Minimum value of SenP" range="" rwaccess="R"/>
    <bitfield id="SENNMIN" width="16" begin="15" end="0" resetval="0xFFFF" description="Minimum value of SenN" range="" rwaccess="R"/>
  </register>
  <register id="SENMAX" acronym="SENMAX" offset="0x10" width="32" description="This register give the maximum sensor value">
    <bitfield id="SENPMAX" width="16" begin="31" end="16" resetval="0x0000" description="Maximum Value of SenP" range="" rwaccess="R"/>
    <bitfield id="SENNMAX" width="16" begin="15" end="0" resetval="0x0000" description="Maximum value of SenN" range="" rwaccess="R"/>
  </register>
  <register id="SENAVG" acronym="SENAVG" offset="0x14" width="32" description="This register gives the average sensor values">
    <bitfield id="SENPAVG" width="16" begin="31" end="16" resetval="0x0000" description="Running average of the SenP values" range="" rwaccess="R"/>
    <bitfield id="SENNAVG" width="16" begin="15" end="0" resetval="0x0000" description="Running average of the SenN values" range="" rwaccess="R"/>
  </register>
  <register id="AVGWEIGHT" acronym="AVGWEIGHT" offset="0x18" width="32" description="This register gives the weighing factor in the average computation">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits" range="" rwaccess="R"/>
    <bitfield id="SENPAVGWEIGHT" width="2" begin="3" end="2" resetval="0x0" description="The weighting factor for the SenP Averager" range="" rwaccess="RW"/>
    <bitfield id="SENNAVGWEIGHT" width="2" begin="1" end="0" resetval="0x0" description="The weighting factor for the SenN Averager" range="" rwaccess="RW"/>
  </register>
  <register id="NVALUERECIPROCAL" acronym="NVALUERECIPROCAL" offset="0x1C" width="32" description="This Register contain the reciprocal of the SenN and SenP values used in the error generation">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SENPGAIN" width="4" begin="23" end="20" resetval="0x0" description="Gain Value Of reciprocal SenP" range="" rwaccess="RW"/>
    <bitfield id="SENNGAIN" width="4" begin="19" end="16" resetval="0x0" description="Gain Value of reciprocal SenN" range="" rwaccess="RW"/>
    <bitfield id="RNSENP" width="8" begin="15" end="8" resetval="0x00" description="The Scale value of the SenP RN reciprocal value" range="" rwaccess="RW"/>
    <bitfield id="RNSENN" width="8" begin="7" end="0" resetval="0x00" description="The Scale value of the SenN RN reciprocal value" range="" rwaccess="RW"/>
  </register>
  <register id="IRQSTATUS_RAW" acronym="IRQSTATUS_RAW" offset="0x24" width="32" description="MCU raw interrupt status and set">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTSTATRAW" width="1" begin="3" end="3" resetval="0" description="0: Accum interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUACCUMINTSTATRAW_1" description="Accum interrupt status is set ."/>
    </bitfield>
    <bitfield id="MCUVALIDINTSTATRAW" width="1" begin="2" end="2" resetval="0" description="0: Valid interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUVALIDINTSTATRAW_1" description="Valid interrupt status is set."/>
    </bitfield>
    <bitfield id="MCUBOUNDSINTSTATRAW" width="1" begin="1" end="1" resetval="0" description="0: Bounds interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUBOUNDSINTSTATRAW_1" description="Bounds interrupt status is set."/>
    </bitfield>
    <bitfield id="MCUDISABLEACKINTSTATRAW" width="1" begin="0" end="0" resetval="0" description="0: MCU Disable acknowledge status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUDISABLEACKINTSTATRAW_1" description="MCU Disable acknowledge status is set."/>
    </bitfield>
  </register>
  <register id="IRQSTATUS" acronym="IRQSTATUS" offset="0x28" width="32" description="MCU masked interrupt status and clear">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTSTATENA" width="1" begin="3" end="3" resetval="0" description="Read 0: Accum interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUACCUMINTSTATENA_1_r" description="Accum interrupt status is set."/>
      <bitenum value="0" token="MCUACCUMINTSTATENA_0_w" description="Accum interrupt status is unchanged."/>
      <bitenum value="1" token="MCUACCUMINTSTATENA_1_w" description="Accum interrupt status is cleared."/>
    </bitfield>
    <bitfield id="MCUVALIDINTSTATENA" width="1" begin="2" end="2" resetval="0" description="Read 0: Valid interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUVALIDINTSTATENA_1_r" description="Valid interrupt status is set."/>
      <bitenum value="0" token="MCUVALIDINTSTATENA_0_w" description="Valid interrupt status is unchanged."/>
      <bitenum value="1" token="MCUVALIDINTSTATENA_1_w" description="Valid interrupt status is cleared."/>
    </bitfield>
    <bitfield id="MCUBOUNDSINTSTATENA" width="1" begin="1" end="1" resetval="0" description="Read 0: Bounds interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUBOUNDSINTSTATENA_1_r" description="Bounds interrupt status is set."/>
      <bitenum value="0" token="MCUBOUNDSINTSTATENA_0_w" description="Bounds interrupt status is unchanged."/>
      <bitenum value="1" token="MCUBOUNDSINTSTATENA_1_w" description="Bounds interrupt status is cleared."/>
    </bitfield>
    <bitfield id="MCUDISABLEACKINTSTATENA" width="1" begin="0" end="0" resetval="0" description="Read 0: MCUDisable acknowledge status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="MCUDISABLEACKINTSTATENA_1_r" description="MCUDisable acknowledge status is set."/>
      <bitenum value="0" token="MCUDISABLEACKINTSTATENA_0_w" description="MCUDisable interrupt status is unchanged."/>
      <bitenum value="1" token="MCUDISABLEACKINTSTATENA_1_w" description="MCUDisable interrupt status is cleared."/>
    </bitfield>
  </register>
  <register id="IRQENABLE_SET" acronym="IRQENABLE_SET" offset="0x2C" width="32" description="MCU interrupt enable flag and set">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTENASET" width="1" begin="3" end="3" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUACCUMINTENASET_0" description="Accum interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUACCUMINTENASET_1" description="Accum interrupt generation is enabled."/>
      <bitenum value="0" token="MCUACCUMINTENASET_0" description="No change to Accum interrupt enable."/>
      <bitenum value="1" token="MCUACCUMINTENASET_1" description="Enable Accum interrupt generation."/>
    </bitfield>
    <bitfield id="MCUVALIDINTENASET" width="1" begin="2" end="2" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUVALIDINTENASET_0" description="Valid interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUVALIDINTENASET_1" description="Valid interrupt generation is enabled."/>
      <bitenum value="0" token="MCUVALIDINTENASET_0" description="No change to valid interrupt enable."/>
      <bitenum value="1" token="MCUVALIDINTENASET_1" description="Enable valid interrupt generation."/>
    </bitfield>
    <bitfield id="MCUBOUNDSINTENASET" width="1" begin="1" end="1" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUBOUNDSINTENASET_0" description="Bounds interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUBOUNDSINTENASET_1" description="Bounds interrupt generation is enabled."/>
      <bitenum value="0" token="MCUBOUNDSINTENASET_0" description="No change to bounds interrupt enable."/>
      <bitenum value="1" token="MCUBOUNDSINTENASET_1" description="Enable bounds interrupt generation."/>
    </bitfield>
    <bitfield id="MCUDISABLEACKINTSTATENA" width="1" begin="0" end="0" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUDISABLEACKINTSTATENA_0" description="MCUDisableAck interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUDISABLEACKINTSTATENA_1" description="MCUDisableAck interrupt generation is enabled."/>
      <bitenum value="0" token="MCUDISABLEACKINTSTATENA_0" description="No change to MCUDisAck interrupt enable."/>
      <bitenum value="1" token="MCUDISABLEACKINTSTATENA_1" description="Enable MCUDisableAck interrupt generation."/>
    </bitfield>
  </register>
  <register id="IRQENABLE_CLR" acronym="IRQENABLE_CLR" offset="0x30" width="32" description="MCU interrup enable flag and clear">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTENACLR" width="1" begin="3" end="3" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUACCUMINTENACLR_0" description="Accum interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUACCUMINTENACLR_1" description="Accum interrupt generation is enabled."/>
      <bitenum value="0" token="MCUACCUMINTENACLR_0" description="No change to accum interrupt enable."/>
      <bitenum value="1" token="MCUACCUMINTENACLR_1" description="Disable accum interrupt generation."/>
    </bitfield>
    <bitfield id="MCUVALIDINTENACLR" width="1" begin="2" end="2" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUVALIDINTENACLR_0" description="Valid interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUVALIDINTENACLR_1" description="Valid interrupt generation is enabled."/>
      <bitenum value="0" token="MCUVALIDINTENACLR_0" description="No change to valid interrupt enable."/>
      <bitenum value="1" token="MCUVALIDINTENACLR_1" description="Disable valid interrupt generation."/>
    </bitfield>
    <bitfield id="MCUBOUNDSINTENACLR" width="1" begin="1" end="1" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUBOUNDSINTENACLR_0" description="Bounds interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUBOUNDSINTENACLR_1" description="Bounds interrupt generation is enabled."/>
      <bitenum value="0" token="MCUBOUNDSINTENACLR_0" description="No change to bounds interrupt enable."/>
      <bitenum value="1" token="MCUBOUNDSINTENACLR_1" description="Disable bounds interrupt generation."/>
    </bitfield>
    <bitfield id="MCUDISABLEACKINTENACLR" width="1" begin="0" end="0" resetval="0" description="Read mode:Write mode: ." range="" rwaccess="RW">
      <bitenum value="0" token="MCUDISABLEACKINTENACLR_0" description="MCUDisableAck interrupt generation is disabled/masked."/>
      <bitenum value="1" token="MCUDISABLEACKINTENACLR_1" description="MCUDisableAck interrupt generation is enabled."/>
      <bitenum value="0" token="MCUDISABLEACKINTENACLR_0" description="No change to MCUDisAck interrupt enable,"/>
      <bitenum value="1" token="MCUDISABLEACKINTENACLR_1" description="Disable MCUDisableAck interrupt generation."/>
    </bitfield>
  </register>
  <register id="SENERROR_REG" acronym="SENERROR_REG" offset="0x34" width="32" description="This register gives the sensor error from the error generator">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reseved" range="" rwaccess="R"/>
    <bitfield id="AVGERROR" width="8" begin="15" end="8" resetval="0x00" description="Average sensor error" range="" rwaccess="R"/>
    <bitfield id="SENERROR" width="8" begin="7" end="0" resetval="0x00" description="Percentage of sensor error" range="" rwaccess="R"/>
  </register>
  <register id="ERRCONFIG" acronym="ERRCONFIG" offset="0x38" width="32" description="This register is used for error configuration">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEUPENABLE" width="1" begin="26" end="26" resetval="0x0" description="Wakeup from MCU Interrupts enable." range="" rwaccess="RW">
      <bitenum value="0" token="WAKEUPENABLE_0" description="Disables wakeup from MCU interrupts"/>
      <bitenum value="1" token="WAKEUPENABLE_1" description="Enables wakeup from MCU interrupts"/>
    </bitfield>
    <bitfield id="IDLEMODE" width="2" begin="25" end="24" resetval="0x0" description="0x0: Force-idle mode" range="" rwaccess="RW">
      <bitenum value="1" token="IDLEMODE_1" description="No-idle mode"/>
      <bitenum value="2" token="IDLEMODE_2" description="Smart-idle mode 2"/>
      <bitenum value="3" token="IDLEMODE_3" description="Smart-idle-wakeup mode"/>
    </bitfield>
    <bitfield id="VPBOUNDSINTSTATENA" width="1" begin="23" end="23" resetval="0x0" description="0x0: Bounds interrupt status is unchanged." range="" rwaccess="RW">
      <bitenum value="1" token="VPBOUNDSINTSTATENA_1" description="Bounds interrupt status is cleared."/>
    </bitfield>
    <bitfield id="VPBOUNDSINTENABLE" width="1" begin="22" end="22" resetval="0x0" description="0x0: Bounds interrupt disabled" range="" rwaccess="RW">
      <bitenum value="1" token="VPBOUNDSINTENABLE_1" description="Bounds interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ERRWEIGHT" width="3" begin="18" end="16" resetval="0x0" description="Average Sensor Error weight" range="" rwaccess="RW"/>
    <bitfield id="ERRMAXLIMIT" width="8" begin="15" end="8" resetval="0x7F" description="Upper limit of sensor error for interrupt generation" range="" rwaccess="RW"/>
    <bitfield id="ERRMINLIMIT" width="8" begin="7" end="0" resetval="0x80" description="Lower limit of sensor error for interrupt generation" range="" rwaccess="RW"/>
  </register>
</module>
