#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 18 14:41:51 2024
# Process ID: 92970
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3440.326 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :20871 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:hdmi_ctrl:1.0 hdmi_ctrl_0
endgroup
set_property location {6 3145 1516} [get_bd_cells hdmi_ctrl_0]
set_property location {7.5 3747 1124} [get_bd_cells hdmi_ctrl_0]
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_de]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_int]
endgroup
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_idck]
endgroup
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
connect_bd_net [get_bd_pins hdmi_ctrl_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins hdmi_ctrl_0/s01_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins hdmi_ctrl_0/s01_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins hdmi_ctrl_0/s00_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
reset_run main_design_xbar_1_synth_1
reset_run main_design_xbar_2_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_xbar_2] }
catch { config_ip_cache -export [get_ips -all main_design_hdmi_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_auto_us_df_0_synth_1 main_design_auto_us_df_1_synth_1 main_design_auto_us_df_2_synth_1 main_design_hdmi_ctrl_0_0_synth_1 main_design_xbar_2_synth_1 -jobs 4
wait_on_run main_design_auto_us_df_0_synth_1
wait_on_run main_design_auto_us_df_1_synth_1
wait_on_run main_design_auto_us_df_2_synth_1
wait_on_run main_design_hdmi_ctrl_0_0_synth_1
wait_on_run main_design_xbar_2_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports {hdmi_data_0[15]} Y19
set_property package_pin "" [get_ports [list  {hdmi_data_0[15]}]]
close_design
set_property name hdmi_data [get_bd_ports hdmi_data_0]
set_property name hdmi_de [get_bd_ports hdmi_de_0]
set_property name hdmi_hsync [get_bd_ports hdmi_hsync_0]
set_property name hdmi_idck [get_bd_ports hdmi_idck_0]
set_property name hdmi_int [get_bd_ports hdmi_int_0]
delete_bd_objs [get_bd_nets hdmi_idck_0_1] [get_bd_ports hdmi_idck]
connect_bd_net [get_bd_pins hdmi_ctrl_0/hdmi_idck] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
create_bd_port -dir O -type clk hdmi_idck
connect_bd_net [get_bd_ports hdmi_idck] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
set_property name hdmi_vsync [get_bd_ports hdmi_vsync_0]
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
reset_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_ip_user_files -of_objects  [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_xbar_1] }
catch { config_ip_cache -export [get_ips -all main_design_util_ds_buf_0_2] }
catch { config_ip_cache -export [get_ips -all main_design_xbar_2] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_xbar_3] }
catch { config_ip_cache -export [get_ips -all main_design_xbar_4] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_clkin_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_sync_0_ibuf1_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout0_0_ibuf_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout0_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout1_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_clkin_0_ibuf_4] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout0_0_ibuf_3] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout1_0_ibuf_3] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout2_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_dout3_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_sync_0_ibuf_1] }
catch { config_ip_cache -export [get_ips -all main_design_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_data_0_inverter_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_data_1_inverter_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_sync_1_inverter_0] }
catch { config_ip_cache -export [get_ips -all main_design_hdmi_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 main_design_processing_system7_0_0_synth_1 -jobs 4
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
wait_on_run main_design_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
report_ip_status -name ip_status 
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 -jobs 4
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {hdmi_data[15]} {hdmi_data[14]} {hdmi_data[13]} {hdmi_data[12]} {hdmi_data[11]} {hdmi_data[10]} {hdmi_data[9]} {hdmi_data[8]} {hdmi_data[7]} {hdmi_data[6]} {hdmi_data[5]} {hdmi_data[4]} {hdmi_data[3]} {hdmi_data[2]} {hdmi_data[1]} {hdmi_data[0]}]]
set_property package_pin "" [get_ports [list  {hdmi_data[1]}]]
place_ports {hdmi_data[0]} T16
place_ports {hdmi_data[1]} U17
place_ports {hdmi_data[2]} V15
place_ports {hdmi_data[3]} W15
place_ports {hdmi_data[4]} U18
place_ports {hdmi_data[5]} U19
place_ports {hdmi_data[6]} N18
place_ports {hdmi_data[7]} P19
set_property package_pin "" [get_ports [list  {hdmi_data[9]}]]
place_ports {hdmi_data[8]} N20
place_ports {hdmi_data[9]} P20
place_ports {hdmi_data[10]} T20
place_ports {hdmi_data[11]} U20
place_ports {hdmi_data[12]} V20
place_ports {hdmi_data[13]} W20
place_ports {hdmi_data[14]} Y18
place_ports {hdmi_data[15]} Y19
save_constraints
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
close_bd_design [get_bd_designs main_design]
place_ports hdmi_vsync V16
set_property package_pin "" [get_ports [list  hdmi_int]]
place_ports hdmi_hsync W16
place_ports hdmi_de R16
set_property package_pin "" [get_ports [list  hdmi_int]]
save_constraints
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:hdmi_ctrl:1.0 [get_ips  main_design_hdmi_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_hdmi_ctrl_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
undo
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_ports hdmi_idck]
connect_bd_net [get_bd_ports hdmi_idck] [get_bd_pins hdmi_ctrl_0/hdmi_pclk]
save_bd_design
delete_bd_objs [get_bd_nets hdmi_int_0_1] [get_bd_ports hdmi_int]
startgroup
make_bd_pins_external  [get_bd_pins hdmi_ctrl_0/hdmi_int]
endgroup
set_property name hdmi_int [get_bd_ports hdmi_int_0]
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_hdmi_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_hdmi_ctrl_0_0_synth_1 -jobs 4
wait_on_run main_design_hdmi_ctrl_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:hdmi_ctrl:1.0 [get_ips  main_design_hdmi_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_hdmi_ctrl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
report_ip_status -name ip_status 
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_hdmi_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_hdmi_ctrl_0_0_synth_1 -jobs 4
wait_on_run main_design_hdmi_ctrl_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
set_property name hdmi_ctrl_0_hdmi_pcl [get_bd_nets hdmi_ctrl_0_hdmi_pclk]
set_property name hdmi_pclk [get_bd_ports hdmi_idck]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports hdmi_pclk R17
place_ports hdmi_int W19
save_constraints
