ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"mSPI_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.mSPI_SpiPostEnable,"ax",%progbits
  20              		.align	2
  21              		.global	mSPI_SpiPostEnable
  22              		.code	16
  23              		.thumb_func
  24              		.type	mSPI_SpiPostEnable, %function
  25              	mSPI_SpiPostEnable:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\mSPI_SPI.c"
   1:Generated_Source\PSoC4/mSPI_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/mSPI_SPI.c **** * \file mSPI_SPI.c
   3:Generated_Source\PSoC4/mSPI_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/mSPI_SPI.c **** *
   5:Generated_Source\PSoC4/mSPI_SPI.c **** * \brief
   6:Generated_Source\PSoC4/mSPI_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/mSPI_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/mSPI_SPI.c **** *
   9:Generated_Source\PSoC4/mSPI_SPI.c **** * Note:
  10:Generated_Source\PSoC4/mSPI_SPI.c **** *
  11:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/mSPI_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/mSPI_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/mSPI_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/mSPI_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/mSPI_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/mSPI_SPI.c **** 
  19:Generated_Source\PSoC4/mSPI_SPI.c **** #include "mSPI_PVT.h"
  20:Generated_Source\PSoC4/mSPI_SPI.c **** #include "mSPI_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/mSPI_SPI.c **** 
  22:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/mSPI_SPI.c **** 
  24:Generated_Source\PSoC4/mSPI_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/mSPI_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/mSPI_SPI.c **** 
  28:Generated_Source\PSoC4/mSPI_SPI.c ****     const mSPI_SPI_INIT_STRUCT mSPI_configSpi =
  29:Generated_Source\PSoC4/mSPI_SPI.c ****     {
  30:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_MODE,
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 2


  31:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/mSPI_SPI.c ****         0u,
  42:Generated_Source\PSoC4/mSPI_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/mSPI_SPI.c ****         0u,
  44:Generated_Source\PSoC4/mSPI_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint32) mSPI_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/mSPI_SPI.c ****     };
  54:Generated_Source\PSoC4/mSPI_SPI.c **** 
  55:Generated_Source\PSoC4/mSPI_SPI.c **** 
  56:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiInit
  58:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  60:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configures the mSPI for SPI operation.
  61:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  62:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function is intended specifically to be used when the mSPI 
  63:Generated_Source\PSoC4/mSPI_SPI.c ****     *  configuration is set to “Unconfigured mSPI” in the customizer. 
  64:Generated_Source\PSoC4/mSPI_SPI.c ****     *  After initializing the mSPI in SPI mode using this function, 
  65:Generated_Source\PSoC4/mSPI_SPI.c ****     *  the component can be enabled using the mSPI_Start() or 
  66:Generated_Source\PSoC4/mSPI_SPI.c ****     * mSPI_Enable() function.
  67:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/mSPI_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/mSPI_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  71:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/mSPI_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/mSPI_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  75:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiInit(const mSPI_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/mSPI_SPI.c ****     {
  78:Generated_Source\PSoC4/mSPI_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/mSPI_SPI.c ****         {
  80:Generated_Source\PSoC4/mSPI_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/mSPI_SPI.c ****         }
  82:Generated_Source\PSoC4/mSPI_SPI.c ****         else
  83:Generated_Source\PSoC4/mSPI_SPI.c ****         {
  84:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SetPins(mSPI_SCB_MODE_SPI, config->mode, mSPI_DUMMY_PARAM);
  86:Generated_Source\PSoC4/mSPI_SPI.c **** 
  87:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 3


  88:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbMode       = (uint8) mSPI_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/mSPI_SPI.c **** 
  92:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/mSPI_SPI.c **** 
  97:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/mSPI_SPI.c **** 
 102:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_CTRL_REG     = mSPI_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_CTRL_SPI;
 107:Generated_Source\PSoC4/mSPI_SPI.c **** 
 108:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG = mSPI_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/mSPI_SPI.c ****                                                                           mSPI_SPI_MODE_TI_PRECEDES
 111:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 112:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 113:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 114:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 115:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 116:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/mSPI_SPI.c **** 
 118:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_RX_CTRL_REG     =  mSPI_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 121:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 122:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/mSPI_SPI.c **** 
 124:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_RX_FIFO_CTRL_REG = mSPI_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/mSPI_SPI.c **** 
 126:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_TX_CTRL_REG      = mSPI_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/mSPI_SPI.c **** 
 131:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_TX_FIFO_CTRL_REG = mSPI_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/mSPI_SPI.c **** 
 133:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntDisable    (mSPI_ISR_NUMBER);
 135:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntSetPriority(mSPI_ISR_NUMBER, mSPI_ISR_PRIORITY);
 136:Generated_Source\PSoC4/mSPI_SPI.c ****             (void) CyIntSetVector(mSPI_ISR_NUMBER, &mSPI_SPI_UART_ISR);
 137:Generated_Source\PSoC4/mSPI_SPI.c **** 
 138:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_I2C_EC_MASK_REG = mSPI_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_SPI_EC_MASK_REG = mSPI_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_SLAVE_MASK_REG  = mSPI_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_MASTER_MASK_REG = mSPI_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_RX_MASK_REG     = mSPI_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_TX_MASK_REG     = mSPI_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 4


 145:Generated_Source\PSoC4/mSPI_SPI.c ****             
 146:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_IntrTxMask = LO16(mSPI_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/mSPI_SPI.c **** 
 149:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SpiSetActiveSlaveSelect(mSPI_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/mSPI_SPI.c **** 
 152:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/mSPI_SPI.c **** 
 157:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferHead = 0u;
 159:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferTail = 0u;
 160:Generated_Source\PSoC4/mSPI_SPI.c ****         }
 161:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 162:Generated_Source\PSoC4/mSPI_SPI.c **** 
 163:Generated_Source\PSoC4/mSPI_SPI.c **** #else
 164:Generated_Source\PSoC4/mSPI_SPI.c **** 
 165:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiInit
 167:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 169:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 171:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiInit(void)
 173:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 174:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_CTRL_REG     = mSPI_SPI_DEFAULT_CTRL;
 176:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = mSPI_SPI_DEFAULT_SPI_CTRL;
 177:Generated_Source\PSoC4/mSPI_SPI.c **** 
 178:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_CTRL_REG      = mSPI_SPI_DEFAULT_RX_CTRL;
 180:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_RX_FIFO_CTRL;
 181:Generated_Source\PSoC4/mSPI_SPI.c **** 
 182:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_CTRL_REG      = mSPI_SPI_DEFAULT_TX_CTRL;
 184:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_TX_FIFO_CTRL;
 185:Generated_Source\PSoC4/mSPI_SPI.c **** 
 186:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntDisable    (mSPI_ISR_NUMBER);
 189:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntSetPriority(mSPI_ISR_NUMBER, mSPI_ISR_PRIORITY);
 190:Generated_Source\PSoC4/mSPI_SPI.c ****             (void) CyIntSetVector(mSPI_ISR_NUMBER, &mSPI_SPI_UART_ISR);
 191:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/mSPI_SPI.c **** 
 193:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_I2C_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SPI_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SLAVE_MASK_REG  = mSPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_MASTER_MASK_REG = mSPI_SPI_DEFAULT_INTR_MASTER_MASK;
 198:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_RX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_RX_MASK;
 199:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_TX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_TX_MASK;
 200:Generated_Source\PSoC4/mSPI_SPI.c **** 
 201:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 5


 202:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_INTR_TX_MASK_REG);
 203:Generated_Source\PSoC4/mSPI_SPI.c ****             
 204:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SpiSetActiveSlaveSelect(mSPI_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/mSPI_SPI.c **** 
 209:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/mSPI_SPI.c **** 
 215:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_txBufferHead = 0u;
 217:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_txBufferTail = 0u;
 218:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 220:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/mSPI_SPI.c **** 
 222:Generated_Source\PSoC4/mSPI_SPI.c **** 
 223:Generated_Source\PSoC4/mSPI_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/mSPI_SPI.c **** * Function Name: mSPI_SpiPostEnable
 225:Generated_Source\PSoC4/mSPI_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/mSPI_SPI.c **** *
 227:Generated_Source\PSoC4/mSPI_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/mSPI_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/mSPI_SPI.c **** *
 230:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/mSPI_SPI.c **** void mSPI_SpiPostEnable(void)
 232:Generated_Source\PSoC4/mSPI_SPI.c **** {
  28              		.loc 1 232 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 233:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/mSPI_SPI.c **** 
 235:Generated_Source\PSoC4/mSPI_SPI.c ****     if (mSPI_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 237:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_CTS_SCLK_HSIOM_REG, mSPI_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_CTS_SCLK_HSIOM_POS, mSPI_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/mSPI_SPI.c **** 
 243:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_RTS_SS0_HSIOM_REG, mSPI_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_RTS_SS0_HSIOM_POS, mSPI_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/mSPI_SPI.c **** 
 249:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS1_PIN)
 250:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_HSIOM_REG, mSPI_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_HSIOM_POS, mSPI_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS1_PIN) */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 6


 254:Generated_Source\PSoC4/mSPI_SPI.c **** 
 255:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS2_PIN)
 256:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_HSIOM_REG, mSPI_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_HSIOM_POS, mSPI_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS2_PIN) */
 260:Generated_Source\PSoC4/mSPI_SPI.c **** 
 261:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS3_PIN)
 262:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_HSIOM_REG, mSPI_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_HSIOM_POS, mSPI_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS3_PIN) */
 266:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 267:Generated_Source\PSoC4/mSPI_SPI.c **** 
 268:Generated_Source\PSoC4/mSPI_SPI.c **** #else
 269:Generated_Source\PSoC4/mSPI_SPI.c **** 
 270:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SCLK_M_HSIOM_REG, mSPI_SCLK_M_HSIOM_MASK,
  33              		.loc 1 272 0
  34 0000 074B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 F021     		movs	r1, #240
  37 0006 0901     		lsls	r1, r1, #4
  38 0008 0A43     		orrs	r2, r1
  39 000a 1A60     		str	r2, [r3]
 273:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/mSPI_SPI.c **** 
 276:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS0_M_HSIOM_REG, mSPI_SS0_M_HSIOM_MASK,
  40              		.loc 1 278 0
  41 000c 1A68     		ldr	r2, [r3]
  42 000e F021     		movs	r1, #240
  43 0010 0902     		lsls	r1, r1, #8
  44 0012 0A43     		orrs	r2, r1
  45 0014 1A60     		str	r2, [r3]
 279:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/mSPI_SPI.c **** 
 282:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_M_HSIOM_REG, mSPI_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_M_HSIOM_POS, mSPI_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/mSPI_SPI.c **** 
 288:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_M_HSIOM_REG, mSPI_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_M_HSIOM_POS, mSPI_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/mSPI_SPI.c **** 
 294:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_M_HSIOM_REG, mSPI_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_M_HSIOM_POS, mSPI_SS3_M_HSIOM_SEL_SPI);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 7


 298:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/mSPI_SPI.c **** 
 300:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/mSPI_SPI.c **** 
 302:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SetTxInterruptMode(mSPI_IntrTxMask);
  46              		.loc 1 303 0
  47 0016 034B     		ldr	r3, .L2+4
  48 0018 1A88     		ldrh	r2, [r3]
  49 001a 034B     		ldr	r3, .L2+8
  50 001c 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/mSPI_SPI.c **** }
  51              		.loc 1 304 0
  52              		@ sp needed
  53 001e 7047     		bx	lr
  54              	.L3:
  55              		.align	2
  56              	.L2:
  57 0020 00020240 		.word	1073873408
  58 0024 00000000 		.word	mSPI_IntrTxMask
  59 0028 880F0940 		.word	1074335624
  60              		.cfi_endproc
  61              	.LFE2:
  62              		.size	mSPI_SpiPostEnable, .-mSPI_SpiPostEnable
  63              		.section	.text.mSPI_SpiStop,"ax",%progbits
  64              		.align	2
  65              		.global	mSPI_SpiStop
  66              		.code	16
  67              		.thumb_func
  68              		.type	mSPI_SpiStop, %function
  69              	mSPI_SpiStop:
  70              	.LFB3:
 305:Generated_Source\PSoC4/mSPI_SPI.c **** 
 306:Generated_Source\PSoC4/mSPI_SPI.c **** 
 307:Generated_Source\PSoC4/mSPI_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/mSPI_SPI.c **** * Function Name: mSPI_SpiStop
 309:Generated_Source\PSoC4/mSPI_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/mSPI_SPI.c **** *
 311:Generated_Source\PSoC4/mSPI_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/mSPI_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/mSPI_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/mSPI_SPI.c **** *
 315:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/mSPI_SPI.c **** void mSPI_SpiStop(void)
 317:Generated_Source\PSoC4/mSPI_SPI.c **** {
  71              		.loc 1 317 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75 0000 70B5     		push	{r4, r5, r6, lr}
  76              		.cfi_def_cfa_offset 16
  77              		.cfi_offset 4, -16
  78              		.cfi_offset 5, -12
  79              		.cfi_offset 6, -8
  80              		.cfi_offset 14, -4
 318:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/mSPI_SPI.c **** 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 8


 320:Generated_Source\PSoC4/mSPI_SPI.c ****     if (mSPI_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 322:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_uart_cts_spi_sclk_Write(mSPI_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/mSPI_SPI.c **** 
 326:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_CTS_SCLK_HSIOM_REG, mSPI_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_CTS_SCLK_HSIOM_POS, mSPI_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/mSPI_SPI.c **** 
 331:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_uart_rts_spi_ss0_Write(mSPI_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/mSPI_SPI.c **** 
 335:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_RTS_SS0_HSIOM_REG, mSPI_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_RTS_SS0_HSIOM_POS, mSPI_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_uart_rts_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/mSPI_SPI.c **** 
 340:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS1_PIN)
 341:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss1_Write(mSPI_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/mSPI_SPI.c **** 
 344:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_HSIOM_REG, mSPI_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_HSIOM_POS, mSPI_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS1_PIN) */
 348:Generated_Source\PSoC4/mSPI_SPI.c **** 
 349:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS2_PIN)
 350:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss2_Write(mSPI_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/mSPI_SPI.c **** 
 353:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_HSIOM_REG, mSPI_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_HSIOM_POS, mSPI_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS2_PIN) */
 357:Generated_Source\PSoC4/mSPI_SPI.c **** 
 358:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS3_PIN)
 359:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss3_Write(mSPI_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/mSPI_SPI.c **** 
 362:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_HSIOM_REG, mSPI_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_HSIOM_POS, mSPI_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS3_PIN) */
 366:Generated_Source\PSoC4/mSPI_SPI.c ****     
 367:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 370:Generated_Source\PSoC4/mSPI_SPI.c ****     else
 371:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 372:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 375:Generated_Source\PSoC4/mSPI_SPI.c **** 
 376:Generated_Source\PSoC4/mSPI_SPI.c **** #else
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 9


 377:Generated_Source\PSoC4/mSPI_SPI.c **** 
 378:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_sclk_m_Write(mSPI_GET_SPI_SCLK_INACTIVE);
  81              		.loc 1 380 0
  82 0002 114D     		ldr	r5, .L5
  83 0004 2B68     		ldr	r3, [r5]
  84 0006 0820     		movs	r0, #8
  85 0008 1840     		ands	r0, r3
  86 000a 431E     		subs	r3, r0, #1
  87 000c 9841     		sbcs	r0, r0, r3
  88 000e C0B2     		uxtb	r0, r0
  89 0010 FFF7FEFF 		bl	mSPI_sclk_m_Write
  90              	.LVL0:
 381:Generated_Source\PSoC4/mSPI_SPI.c **** 
 382:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SCLK_M_HSIOM_REG, mSPI_SCLK_M_HSIOM_MASK,
  91              		.loc 1 383 0
  92 0014 0D4C     		ldr	r4, .L5+4
  93 0016 2268     		ldr	r2, [r4]
  94 0018 0D4B     		ldr	r3, .L5+8
  95 001a 1340     		ands	r3, r2
  96 001c 2360     		str	r3, [r4]
 384:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/mSPI_SPI.c **** 
 387:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss0_m_Write(mSPI_GET_SPI_SS0_INACTIVE);
  97              		.loc 1 389 0
  98 001e 2868     		ldr	r0, [r5]
  99 0020 8023     		movs	r3, #128
 100 0022 5B00     		lsls	r3, r3, #1
 101 0024 1840     		ands	r0, r3
 102 0026 4342     		rsbs	r3, r0, #0
 103 0028 5841     		adcs	r0, r0, r3
 104 002a C0B2     		uxtb	r0, r0
 105 002c FFF7FEFF 		bl	mSPI_ss0_m_Write
 106              	.LVL1:
 390:Generated_Source\PSoC4/mSPI_SPI.c **** 
 391:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS0_M_HSIOM_REG, mSPI_SS0_M_HSIOM_MASK,
 107              		.loc 1 392 0
 108 0030 2268     		ldr	r2, [r4]
 109 0032 084B     		ldr	r3, .L5+12
 110 0034 1340     		ands	r3, r2
 111 0036 2360     		str	r3, [r4]
 393:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/mSPI_SPI.c **** 
 396:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss1_m_Write(mSPI_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/mSPI_SPI.c **** 
 400:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS1_M_HSIOM_REG, mSPI_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS1_M_HSIOM_POS, mSPI_SS1_M_HSIOM_SEL_GPIO);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 10


 403:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/mSPI_SPI.c **** 
 405:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss2_m_Write(mSPI_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/mSPI_SPI.c **** 
 409:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS2_M_HSIOM_REG, mSPI_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS2_M_HSIOM_POS, mSPI_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/mSPI_SPI.c **** 
 414:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss3_m_Write(mSPI_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/mSPI_SPI.c **** 
 418:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS3_M_HSIOM_REG, mSPI_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS3_M_HSIOM_POS, mSPI_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/mSPI_SPI.c **** 
 423:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIM_TX_RESTORE);
 112              		.loc 1 425 0
 113 0038 074B     		ldr	r3, .L5+16
 114 003a 1B68     		ldr	r3, [r3]
 115 003c 2022     		movs	r2, #32
 116 003e 1340     		ands	r3, r2
 117 0040 064A     		ldr	r2, .L5+20
 118 0042 1380     		strh	r3, [r2]
 426:Generated_Source\PSoC4/mSPI_SPI.c ****     #else
 427:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/mSPI_SPI.c **** 
 431:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/mSPI_SPI.c **** }
 119              		.loc 1 432 0
 120              		@ sp needed
 121 0044 70BD     		pop	{r4, r5, r6, pc}
 122              	.L6:
 123 0046 C046     		.align	2
 124              	.L5:
 125 0048 20000940 		.word	1074331680
 126 004c 00020240 		.word	1073873408
 127 0050 FFF0FFFF 		.word	-3841
 128 0054 FF0FFFFF 		.word	-61441
 129 0058 880F0940 		.word	1074335624
 130 005c 00000000 		.word	mSPI_IntrTxMask
 131              		.cfi_endproc
 132              	.LFE3:
 133              		.size	mSPI_SpiStop, .-mSPI_SpiStop
 134              		.section	.text.mSPI_SpiSetActiveSlaveSelect,"ax",%progbits
 135              		.align	2
 136              		.global	mSPI_SpiSetActiveSlaveSelect
 137              		.code	16
 138              		.thumb_func
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 11


 139              		.type	mSPI_SpiSetActiveSlaveSelect, %function
 140              	mSPI_SpiSetActiveSlaveSelect:
 141              	.LFB4:
 433:Generated_Source\PSoC4/mSPI_SPI.c **** 
 434:Generated_Source\PSoC4/mSPI_SPI.c **** 
 435:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 440:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/mSPI_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/mSPI_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/mSPI_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/mSPI_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 448:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 451:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/mSPI_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 458:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 142              		.loc 1 460 0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147              	.LVL2:
 461:Generated_Source\PSoC4/mSPI_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/mSPI_SPI.c **** 
 463:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl = mSPI_SPI_CTRL_REG;
 148              		.loc 1 463 0
 149 0000 0549     		ldr	r1, .L8
 150 0002 0A68     		ldr	r2, [r1]
 151              	.LVL3:
 464:Generated_Source\PSoC4/mSPI_SPI.c **** 
 465:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl &= (uint32) ~mSPI_SPI_CTRL_SLAVE_SELECT_MASK;
 152              		.loc 1 465 0
 153 0004 054B     		ldr	r3, .L8+4
 154 0006 1A40     		ands	r2, r3
 155              	.LVL4:
 466:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl |= (uint32)  mSPI_GET_SPI_CTRL_SS(slaveSelect);
 156              		.loc 1 466 0
 157 0008 8006     		lsls	r0, r0, #26
 158              	.LVL5:
 159 000a C023     		movs	r3, #192
 160 000c 1B05     		lsls	r3, r3, #20
 161 000e 1840     		ands	r0, r3
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 12


 162 0010 1043     		orrs	r0, r2
 163              	.LVL6:
 467:Generated_Source\PSoC4/mSPI_SPI.c **** 
 468:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = spiCtrl;
 164              		.loc 1 468 0
 165 0012 0860     		str	r0, [r1]
 469:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 166              		.loc 1 469 0
 167              		@ sp needed
 168 0014 7047     		bx	lr
 169              	.L9:
 170 0016 C046     		.align	2
 171              	.L8:
 172 0018 20000940 		.word	1074331680
 173 001c FFFFFFF3 		.word	-201326593
 174              		.cfi_endproc
 175              	.LFE4:
 176              		.size	mSPI_SpiSetActiveSlaveSelect, .-mSPI_SpiSetActiveSlaveSelect
 177              		.section	.text.mSPI_SpiInit,"ax",%progbits
 178              		.align	2
 179              		.global	mSPI_SpiInit
 180              		.code	16
 181              		.thumb_func
 182              		.type	mSPI_SpiInit, %function
 183              	mSPI_SpiInit:
 184              	.LFB1:
 173:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure SPI interface */
 185              		.loc 1 173 0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 10B5     		push	{r4, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 175:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = mSPI_SPI_DEFAULT_SPI_CTRL;
 193              		.loc 1 175 0
 194 0002 124A     		ldr	r2, .L11
 195 0004 124B     		ldr	r3, .L11+4
 196 0006 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/mSPI_SPI.c **** 
 197              		.loc 1 176 0
 198 0008 124A     		ldr	r2, .L11+8
 199 000a 134B     		ldr	r3, .L11+12
 200 000c 1A60     		str	r2, [r3]
 179:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_RX_FIFO_CTRL;
 201              		.loc 1 179 0
 202 000e 134B     		ldr	r3, .L11+16
 203 0010 134A     		ldr	r2, .L11+20
 204 0012 1360     		str	r3, [r2]
 180:Generated_Source\PSoC4/mSPI_SPI.c **** 
 205              		.loc 1 180 0
 206 0014 0721     		movs	r1, #7
 207 0016 134A     		ldr	r2, .L11+24
 208 0018 1160     		str	r1, [r2]
 183:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_TX_FIFO_CTRL;
 209              		.loc 1 183 0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 13


 210 001a 134A     		ldr	r2, .L11+28
 211 001c 1360     		str	r3, [r2]
 184:Generated_Source\PSoC4/mSPI_SPI.c **** 
 212              		.loc 1 184 0
 213 001e 0023     		movs	r3, #0
 214 0020 124A     		ldr	r2, .L11+32
 215 0022 1360     		str	r3, [r2]
 194:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SPI_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 216              		.loc 1 194 0
 217 0024 124A     		ldr	r2, .L11+36
 218 0026 1360     		str	r3, [r2]
 195:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SLAVE_MASK_REG  = mSPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 219              		.loc 1 195 0
 220 0028 124A     		ldr	r2, .L11+40
 221 002a 1360     		str	r3, [r2]
 196:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_MASTER_MASK_REG = mSPI_SPI_DEFAULT_INTR_MASTER_MASK;
 222              		.loc 1 196 0
 223 002c 124A     		ldr	r2, .L11+44
 224 002e 1360     		str	r3, [r2]
 197:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_RX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_RX_MASK;
 225              		.loc 1 197 0
 226 0030 124A     		ldr	r2, .L11+48
 227 0032 1360     		str	r3, [r2]
 198:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_TX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_TX_MASK;
 228              		.loc 1 198 0
 229 0034 124A     		ldr	r2, .L11+52
 230 0036 1360     		str	r3, [r2]
 199:Generated_Source\PSoC4/mSPI_SPI.c **** 
 231              		.loc 1 199 0
 232 0038 124A     		ldr	r2, .L11+56
 233 003a 1360     		str	r3, [r2]
 202:Generated_Source\PSoC4/mSPI_SPI.c ****             
 234              		.loc 1 202 0
 235 003c 1268     		ldr	r2, [r2]
 236 003e 124B     		ldr	r3, .L11+60
 237 0040 1A80     		strh	r2, [r3]
 206:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 238              		.loc 1 206 0
 239 0042 0020     		movs	r0, #0
 240 0044 FFF7FEFF 		bl	mSPI_SpiSetActiveSlaveSelect
 241              	.LVL7:
 219:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 242              		.loc 1 219 0
 243              		@ sp needed
 244 0048 10BD     		pop	{r4, pc}
 245              	.L12:
 246 004a C046     		.align	2
 247              	.L11:
 248 004c 0F000001 		.word	16777231
 249 0050 00000940 		.word	1074331648
 250 0054 0D000080 		.word	-2147483635
 251 0058 20000940 		.word	1074331680
 252 005c 07010080 		.word	-2147483385
 253 0060 00030940 		.word	1074332416
 254 0064 04030940 		.word	1074332420
 255 0068 00020940 		.word	1074332160
 256 006c 04020940 		.word	1074332164
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 14


 257 0070 880E0940 		.word	1074335368
 258 0074 C80E0940 		.word	1074335432
 259 0078 480F0940 		.word	1074335560
 260 007c 080F0940 		.word	1074335496
 261 0080 C80F0940 		.word	1074335688
 262 0084 880F0940 		.word	1074335624
 263 0088 00000000 		.word	mSPI_IntrTxMask
 264              		.cfi_endproc
 265              	.LFE1:
 266              		.size	mSPI_SpiInit, .-mSPI_SpiInit
 267              		.section	.text.mSPI_SpiSetSlaveSelectPolarity,"ax",%progbits
 268              		.align	2
 269              		.global	mSPI_SpiSetSlaveSelectPolarity
 270              		.code	16
 271              		.thumb_func
 272              		.type	mSPI_SpiSetSlaveSelectPolarity, %function
 273              	mSPI_SpiSetSlaveSelectPolarity:
 274              	.LFB5:
 470:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/mSPI_SPI.c **** 
 472:Generated_Source\PSoC4/mSPI_SPI.c **** 
 473:Generated_Source\PSoC4/mSPI_SPI.c **** #if !(mSPI_CY_SCBIP_V0 || mSPI_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
 477:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 478:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/mSPI_SPI.c ****     *  The component should be in one of the following states to change the active
 480:Generated_Source\PSoC4/mSPI_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/mSPI_SPI.c ****     *  
 484:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 486:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 492:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 496:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 275              		.loc 1 498 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280              	.LVL8:
 499:Generated_Source\PSoC4/mSPI_SPI.c ****         uint32 ssPolarity;
 500:Generated_Source\PSoC4/mSPI_SPI.c **** 
 501:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/mSPI_SPI.c ****         ssPolarity = mSPI_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 15


 281              		.loc 1 502 0
 282 0000 0123     		movs	r3, #1
 283 0002 8340     		lsls	r3, r3, r0
 284 0004 1B02     		lsls	r3, r3, #8
 285 0006 F022     		movs	r2, #240
 286 0008 1201     		lsls	r2, r2, #4
 287 000a 1340     		ands	r3, r2
 288              	.LVL9:
 503:Generated_Source\PSoC4/mSPI_SPI.c **** 
 504:Generated_Source\PSoC4/mSPI_SPI.c ****         if (0u != polarity)
 289              		.loc 1 504 0
 290 000c 0029     		cmp	r1, #0
 291 000e 04D0     		beq	.L14
 505:Generated_Source\PSoC4/mSPI_SPI.c ****         {
 506:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG |= (uint32)  ssPolarity;
 292              		.loc 1 506 0
 293 0010 0449     		ldr	r1, .L16
 294              	.LVL10:
 295 0012 0A68     		ldr	r2, [r1]
 296 0014 1343     		orrs	r3, r2
 297              	.LVL11:
 298 0016 0B60     		str	r3, [r1]
 299 0018 03E0     		b	.L13
 300              	.LVL12:
 301              	.L14:
 507:Generated_Source\PSoC4/mSPI_SPI.c ****         }
 508:Generated_Source\PSoC4/mSPI_SPI.c ****         else
 509:Generated_Source\PSoC4/mSPI_SPI.c ****         {
 510:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 302              		.loc 1 510 0
 303 001a 0249     		ldr	r1, .L16
 304              	.LVL13:
 305 001c 0A68     		ldr	r2, [r1]
 306 001e 9A43     		bics	r2, r3
 307 0020 0A60     		str	r2, [r1]
 308              	.LVL14:
 309              	.L13:
 511:Generated_Source\PSoC4/mSPI_SPI.c ****         }
 512:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 310              		.loc 1 512 0
 311              		@ sp needed
 312 0022 7047     		bx	lr
 313              	.L17:
 314              		.align	2
 315              	.L16:
 316 0024 20000940 		.word	1074331680
 317              		.cfi_endproc
 318              	.LFE5:
 319              		.size	mSPI_SpiSetSlaveSelectPolarity, .-mSPI_SpiSetSlaveSelectPolarity
 320              		.text
 321              	.Letext0:
 322              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 323              		.file 3 "Generated_Source\\PSoC4\\mSPI_sclk_m.h"
 324              		.file 4 "Generated_Source\\PSoC4\\mSPI_ss0_m.h"
 325              		.file 5 "Generated_Source\\PSoC4\\mSPI_PVT.h"
 326              		.section	.debug_info,"",%progbits
 327              	.Ldebug_info0:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 16


 328 0000 B0010000 		.4byte	0x1b0
 329 0004 0400     		.2byte	0x4
 330 0006 00000000 		.4byte	.Ldebug_abbrev0
 331 000a 04       		.byte	0x4
 332 000b 01       		.uleb128 0x1
 333 000c B6010000 		.4byte	.LASF27
 334 0010 0C       		.byte	0xc
 335 0011 28010000 		.4byte	.LASF28
 336 0015 35000000 		.4byte	.LASF29
 337 0019 00000000 		.4byte	.Ldebug_ranges0+0
 338 001d 00000000 		.4byte	0
 339 0021 00000000 		.4byte	.Ldebug_line0
 340 0025 02       		.uleb128 0x2
 341 0026 01       		.byte	0x1
 342 0027 06       		.byte	0x6
 343 0028 48020000 		.4byte	.LASF0
 344 002c 02       		.uleb128 0x2
 345 002d 01       		.byte	0x1
 346 002e 08       		.byte	0x8
 347 002f 9F000000 		.4byte	.LASF1
 348 0033 02       		.uleb128 0x2
 349 0034 02       		.byte	0x2
 350 0035 05       		.byte	0x5
 351 0036 8A010000 		.4byte	.LASF2
 352 003a 02       		.uleb128 0x2
 353 003b 02       		.byte	0x2
 354 003c 07       		.byte	0x7
 355 003d CC000000 		.4byte	.LASF3
 356 0041 02       		.uleb128 0x2
 357 0042 04       		.byte	0x4
 358 0043 05       		.byte	0x5
 359 0044 A1010000 		.4byte	.LASF4
 360 0048 02       		.uleb128 0x2
 361 0049 04       		.byte	0x4
 362 004a 07       		.byte	0x7
 363 004b AD000000 		.4byte	.LASF5
 364 004f 02       		.uleb128 0x2
 365 0050 08       		.byte	0x8
 366 0051 05       		.byte	0x5
 367 0052 6F010000 		.4byte	.LASF6
 368 0056 02       		.uleb128 0x2
 369 0057 08       		.byte	0x8
 370 0058 07       		.byte	0x7
 371 0059 11010000 		.4byte	.LASF7
 372 005d 03       		.uleb128 0x3
 373 005e 04       		.byte	0x4
 374 005f 05       		.byte	0x5
 375 0060 696E7400 		.ascii	"int\000"
 376 0064 02       		.uleb128 0x2
 377 0065 04       		.byte	0x4
 378 0066 07       		.byte	0x7
 379 0067 04010000 		.4byte	.LASF8
 380 006b 04       		.uleb128 0x4
 381 006c E6000000 		.4byte	.LASF9
 382 0070 02       		.byte	0x2
 383 0071 FC01     		.2byte	0x1fc
 384 0073 3A000000 		.4byte	0x3a
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 17


 385 0077 04       		.uleb128 0x4
 386 0078 ED000000 		.4byte	.LASF10
 387 007c 02       		.byte	0x2
 388 007d FD01     		.2byte	0x1fd
 389 007f 48000000 		.4byte	0x48
 390 0083 02       		.uleb128 0x2
 391 0084 04       		.byte	0x4
 392 0085 04       		.byte	0x4
 393 0086 99000000 		.4byte	.LASF11
 394 008a 02       		.uleb128 0x2
 395 008b 08       		.byte	0x8
 396 008c 04       		.byte	0x4
 397 008d DF000000 		.4byte	.LASF12
 398 0091 02       		.uleb128 0x2
 399 0092 01       		.byte	0x1
 400 0093 08       		.byte	0x8
 401 0094 7D010000 		.4byte	.LASF13
 402 0098 04       		.uleb128 0x4
 403 0099 00000000 		.4byte	.LASF14
 404 009d 02       		.byte	0x2
 405 009e A702     		.2byte	0x2a7
 406 00a0 A4000000 		.4byte	0xa4
 407 00a4 05       		.uleb128 0x5
 408 00a5 77000000 		.4byte	0x77
 409 00a9 02       		.uleb128 0x2
 410 00aa 08       		.byte	0x8
 411 00ab 04       		.byte	0x4
 412 00ac AA010000 		.4byte	.LASF15
 413 00b0 02       		.uleb128 0x2
 414 00b1 04       		.byte	0x4
 415 00b2 07       		.byte	0x7
 416 00b3 53010000 		.4byte	.LASF16
 417 00b7 06       		.uleb128 0x6
 418 00b8 5C010000 		.4byte	.LASF30
 419 00bc 01       		.byte	0x1
 420 00bd E7       		.byte	0xe7
 421 00be 00000000 		.4byte	.LFB2
 422 00c2 2C000000 		.4byte	.LFE2-.LFB2
 423 00c6 01       		.uleb128 0x1
 424 00c7 9C       		.byte	0x9c
 425 00c8 07       		.uleb128 0x7
 426 00c9 94010000 		.4byte	.LASF17
 427 00cd 01       		.byte	0x1
 428 00ce 3C01     		.2byte	0x13c
 429 00d0 00000000 		.4byte	.LFB3
 430 00d4 60000000 		.4byte	.LFE3-.LFB3
 431 00d8 01       		.uleb128 0x1
 432 00d9 9C       		.byte	0x9c
 433 00da F1000000 		.4byte	0xf1
 434 00de 08       		.uleb128 0x8
 435 00df 14000000 		.4byte	.LVL0
 436 00e3 9D010000 		.4byte	0x19d
 437 00e7 08       		.uleb128 0x8
 438 00e8 30000000 		.4byte	.LVL1
 439 00ec A8010000 		.4byte	0x1a8
 440 00f0 00       		.byte	0
 441 00f1 07       		.uleb128 0x7
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 18


 442 00f2 71000000 		.4byte	.LASF18
 443 00f6 01       		.byte	0x1
 444 00f7 CB01     		.2byte	0x1cb
 445 00f9 00000000 		.4byte	.LFB4
 446 00fd 20000000 		.4byte	.LFE4-.LFB4
 447 0101 01       		.uleb128 0x1
 448 0102 9C       		.byte	0x9c
 449 0103 28010000 		.4byte	0x128
 450 0107 09       		.uleb128 0x9
 451 0108 06000000 		.4byte	.LASF21
 452 010c 01       		.byte	0x1
 453 010d CB01     		.2byte	0x1cb
 454 010f 77000000 		.4byte	0x77
 455 0113 00000000 		.4byte	.LLST0
 456 0117 0A       		.uleb128 0xa
 457 0118 82010000 		.4byte	.LASF23
 458 011c 01       		.byte	0x1
 459 011d CD01     		.2byte	0x1cd
 460 011f 77000000 		.4byte	0x77
 461 0123 21000000 		.4byte	.LLST1
 462 0127 00       		.byte	0
 463 0128 0B       		.uleb128 0xb
 464 0129 BF000000 		.4byte	.LASF19
 465 012d 01       		.byte	0x1
 466 012e AC       		.byte	0xac
 467 012f 00000000 		.4byte	.LFB1
 468 0133 8C000000 		.4byte	.LFE1-.LFB1
 469 0137 01       		.uleb128 0x1
 470 0138 9C       		.byte	0x9c
 471 0139 4D010000 		.4byte	0x14d
 472 013d 0C       		.uleb128 0xc
 473 013e 48000000 		.4byte	.LVL7
 474 0142 F1000000 		.4byte	0xf1
 475 0146 0D       		.uleb128 0xd
 476 0147 01       		.uleb128 0x1
 477 0148 50       		.byte	0x50
 478 0149 01       		.uleb128 0x1
 479 014a 30       		.byte	0x30
 480 014b 00       		.byte	0
 481 014c 00       		.byte	0
 482 014d 07       		.uleb128 0x7
 483 014e 54020000 		.4byte	.LASF20
 484 0152 01       		.byte	0x1
 485 0153 F101     		.2byte	0x1f1
 486 0155 00000000 		.4byte	.LFB5
 487 0159 28000000 		.4byte	.LFE5-.LFB5
 488 015d 01       		.uleb128 0x1
 489 015e 9C       		.byte	0x9c
 490 015f 92010000 		.4byte	0x192
 491 0163 0E       		.uleb128 0xe
 492 0164 06000000 		.4byte	.LASF21
 493 0168 01       		.byte	0x1
 494 0169 F101     		.2byte	0x1f1
 495 016b 77000000 		.4byte	0x77
 496 016f 01       		.uleb128 0x1
 497 0170 50       		.byte	0x50
 498 0171 09       		.uleb128 0x9
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 19


 499 0172 4A010000 		.4byte	.LASF22
 500 0176 01       		.byte	0x1
 501 0177 F101     		.2byte	0x1f1
 502 0179 77000000 		.4byte	0x77
 503 017d 3F000000 		.4byte	.LLST2
 504 0181 0A       		.uleb128 0xa
 505 0182 8E000000 		.4byte	.LASF24
 506 0186 01       		.byte	0x1
 507 0187 F301     		.2byte	0x1f3
 508 0189 77000000 		.4byte	0x77
 509 018d 79000000 		.4byte	.LLST3
 510 0191 00       		.byte	0
 511 0192 0F       		.uleb128 0xf
 512 0193 F4000000 		.4byte	.LASF31
 513 0197 05       		.byte	0x5
 514 0198 5B       		.byte	0x5b
 515 0199 6B000000 		.4byte	0x6b
 516 019d 10       		.uleb128 0x10
 517 019e 12000000 		.4byte	.LASF25
 518 01a2 12000000 		.4byte	.LASF25
 519 01a6 03       		.byte	0x3
 520 01a7 33       		.byte	0x33
 521 01a8 10       		.uleb128 0x10
 522 01a9 24000000 		.4byte	.LASF26
 523 01ad 24000000 		.4byte	.LASF26
 524 01b1 04       		.byte	0x4
 525 01b2 33       		.byte	0x33
 526 01b3 00       		.byte	0
 527              		.section	.debug_abbrev,"",%progbits
 528              	.Ldebug_abbrev0:
 529 0000 01       		.uleb128 0x1
 530 0001 11       		.uleb128 0x11
 531 0002 01       		.byte	0x1
 532 0003 25       		.uleb128 0x25
 533 0004 0E       		.uleb128 0xe
 534 0005 13       		.uleb128 0x13
 535 0006 0B       		.uleb128 0xb
 536 0007 03       		.uleb128 0x3
 537 0008 0E       		.uleb128 0xe
 538 0009 1B       		.uleb128 0x1b
 539 000a 0E       		.uleb128 0xe
 540 000b 55       		.uleb128 0x55
 541 000c 17       		.uleb128 0x17
 542 000d 11       		.uleb128 0x11
 543 000e 01       		.uleb128 0x1
 544 000f 10       		.uleb128 0x10
 545 0010 17       		.uleb128 0x17
 546 0011 00       		.byte	0
 547 0012 00       		.byte	0
 548 0013 02       		.uleb128 0x2
 549 0014 24       		.uleb128 0x24
 550 0015 00       		.byte	0
 551 0016 0B       		.uleb128 0xb
 552 0017 0B       		.uleb128 0xb
 553 0018 3E       		.uleb128 0x3e
 554 0019 0B       		.uleb128 0xb
 555 001a 03       		.uleb128 0x3
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 20


 556 001b 0E       		.uleb128 0xe
 557 001c 00       		.byte	0
 558 001d 00       		.byte	0
 559 001e 03       		.uleb128 0x3
 560 001f 24       		.uleb128 0x24
 561 0020 00       		.byte	0
 562 0021 0B       		.uleb128 0xb
 563 0022 0B       		.uleb128 0xb
 564 0023 3E       		.uleb128 0x3e
 565 0024 0B       		.uleb128 0xb
 566 0025 03       		.uleb128 0x3
 567 0026 08       		.uleb128 0x8
 568 0027 00       		.byte	0
 569 0028 00       		.byte	0
 570 0029 04       		.uleb128 0x4
 571 002a 16       		.uleb128 0x16
 572 002b 00       		.byte	0
 573 002c 03       		.uleb128 0x3
 574 002d 0E       		.uleb128 0xe
 575 002e 3A       		.uleb128 0x3a
 576 002f 0B       		.uleb128 0xb
 577 0030 3B       		.uleb128 0x3b
 578 0031 05       		.uleb128 0x5
 579 0032 49       		.uleb128 0x49
 580 0033 13       		.uleb128 0x13
 581 0034 00       		.byte	0
 582 0035 00       		.byte	0
 583 0036 05       		.uleb128 0x5
 584 0037 35       		.uleb128 0x35
 585 0038 00       		.byte	0
 586 0039 49       		.uleb128 0x49
 587 003a 13       		.uleb128 0x13
 588 003b 00       		.byte	0
 589 003c 00       		.byte	0
 590 003d 06       		.uleb128 0x6
 591 003e 2E       		.uleb128 0x2e
 592 003f 00       		.byte	0
 593 0040 3F       		.uleb128 0x3f
 594 0041 19       		.uleb128 0x19
 595 0042 03       		.uleb128 0x3
 596 0043 0E       		.uleb128 0xe
 597 0044 3A       		.uleb128 0x3a
 598 0045 0B       		.uleb128 0xb
 599 0046 3B       		.uleb128 0x3b
 600 0047 0B       		.uleb128 0xb
 601 0048 27       		.uleb128 0x27
 602 0049 19       		.uleb128 0x19
 603 004a 11       		.uleb128 0x11
 604 004b 01       		.uleb128 0x1
 605 004c 12       		.uleb128 0x12
 606 004d 06       		.uleb128 0x6
 607 004e 40       		.uleb128 0x40
 608 004f 18       		.uleb128 0x18
 609 0050 9742     		.uleb128 0x2117
 610 0052 19       		.uleb128 0x19
 611 0053 00       		.byte	0
 612 0054 00       		.byte	0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 21


 613 0055 07       		.uleb128 0x7
 614 0056 2E       		.uleb128 0x2e
 615 0057 01       		.byte	0x1
 616 0058 3F       		.uleb128 0x3f
 617 0059 19       		.uleb128 0x19
 618 005a 03       		.uleb128 0x3
 619 005b 0E       		.uleb128 0xe
 620 005c 3A       		.uleb128 0x3a
 621 005d 0B       		.uleb128 0xb
 622 005e 3B       		.uleb128 0x3b
 623 005f 05       		.uleb128 0x5
 624 0060 27       		.uleb128 0x27
 625 0061 19       		.uleb128 0x19
 626 0062 11       		.uleb128 0x11
 627 0063 01       		.uleb128 0x1
 628 0064 12       		.uleb128 0x12
 629 0065 06       		.uleb128 0x6
 630 0066 40       		.uleb128 0x40
 631 0067 18       		.uleb128 0x18
 632 0068 9742     		.uleb128 0x2117
 633 006a 19       		.uleb128 0x19
 634 006b 01       		.uleb128 0x1
 635 006c 13       		.uleb128 0x13
 636 006d 00       		.byte	0
 637 006e 00       		.byte	0
 638 006f 08       		.uleb128 0x8
 639 0070 898201   		.uleb128 0x4109
 640 0073 00       		.byte	0
 641 0074 11       		.uleb128 0x11
 642 0075 01       		.uleb128 0x1
 643 0076 31       		.uleb128 0x31
 644 0077 13       		.uleb128 0x13
 645 0078 00       		.byte	0
 646 0079 00       		.byte	0
 647 007a 09       		.uleb128 0x9
 648 007b 05       		.uleb128 0x5
 649 007c 00       		.byte	0
 650 007d 03       		.uleb128 0x3
 651 007e 0E       		.uleb128 0xe
 652 007f 3A       		.uleb128 0x3a
 653 0080 0B       		.uleb128 0xb
 654 0081 3B       		.uleb128 0x3b
 655 0082 05       		.uleb128 0x5
 656 0083 49       		.uleb128 0x49
 657 0084 13       		.uleb128 0x13
 658 0085 02       		.uleb128 0x2
 659 0086 17       		.uleb128 0x17
 660 0087 00       		.byte	0
 661 0088 00       		.byte	0
 662 0089 0A       		.uleb128 0xa
 663 008a 34       		.uleb128 0x34
 664 008b 00       		.byte	0
 665 008c 03       		.uleb128 0x3
 666 008d 0E       		.uleb128 0xe
 667 008e 3A       		.uleb128 0x3a
 668 008f 0B       		.uleb128 0xb
 669 0090 3B       		.uleb128 0x3b
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 22


 670 0091 05       		.uleb128 0x5
 671 0092 49       		.uleb128 0x49
 672 0093 13       		.uleb128 0x13
 673 0094 02       		.uleb128 0x2
 674 0095 17       		.uleb128 0x17
 675 0096 00       		.byte	0
 676 0097 00       		.byte	0
 677 0098 0B       		.uleb128 0xb
 678 0099 2E       		.uleb128 0x2e
 679 009a 01       		.byte	0x1
 680 009b 3F       		.uleb128 0x3f
 681 009c 19       		.uleb128 0x19
 682 009d 03       		.uleb128 0x3
 683 009e 0E       		.uleb128 0xe
 684 009f 3A       		.uleb128 0x3a
 685 00a0 0B       		.uleb128 0xb
 686 00a1 3B       		.uleb128 0x3b
 687 00a2 0B       		.uleb128 0xb
 688 00a3 27       		.uleb128 0x27
 689 00a4 19       		.uleb128 0x19
 690 00a5 11       		.uleb128 0x11
 691 00a6 01       		.uleb128 0x1
 692 00a7 12       		.uleb128 0x12
 693 00a8 06       		.uleb128 0x6
 694 00a9 40       		.uleb128 0x40
 695 00aa 18       		.uleb128 0x18
 696 00ab 9742     		.uleb128 0x2117
 697 00ad 19       		.uleb128 0x19
 698 00ae 01       		.uleb128 0x1
 699 00af 13       		.uleb128 0x13
 700 00b0 00       		.byte	0
 701 00b1 00       		.byte	0
 702 00b2 0C       		.uleb128 0xc
 703 00b3 898201   		.uleb128 0x4109
 704 00b6 01       		.byte	0x1
 705 00b7 11       		.uleb128 0x11
 706 00b8 01       		.uleb128 0x1
 707 00b9 31       		.uleb128 0x31
 708 00ba 13       		.uleb128 0x13
 709 00bb 00       		.byte	0
 710 00bc 00       		.byte	0
 711 00bd 0D       		.uleb128 0xd
 712 00be 8A8201   		.uleb128 0x410a
 713 00c1 00       		.byte	0
 714 00c2 02       		.uleb128 0x2
 715 00c3 18       		.uleb128 0x18
 716 00c4 9142     		.uleb128 0x2111
 717 00c6 18       		.uleb128 0x18
 718 00c7 00       		.byte	0
 719 00c8 00       		.byte	0
 720 00c9 0E       		.uleb128 0xe
 721 00ca 05       		.uleb128 0x5
 722 00cb 00       		.byte	0
 723 00cc 03       		.uleb128 0x3
 724 00cd 0E       		.uleb128 0xe
 725 00ce 3A       		.uleb128 0x3a
 726 00cf 0B       		.uleb128 0xb
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 23


 727 00d0 3B       		.uleb128 0x3b
 728 00d1 05       		.uleb128 0x5
 729 00d2 49       		.uleb128 0x49
 730 00d3 13       		.uleb128 0x13
 731 00d4 02       		.uleb128 0x2
 732 00d5 18       		.uleb128 0x18
 733 00d6 00       		.byte	0
 734 00d7 00       		.byte	0
 735 00d8 0F       		.uleb128 0xf
 736 00d9 34       		.uleb128 0x34
 737 00da 00       		.byte	0
 738 00db 03       		.uleb128 0x3
 739 00dc 0E       		.uleb128 0xe
 740 00dd 3A       		.uleb128 0x3a
 741 00de 0B       		.uleb128 0xb
 742 00df 3B       		.uleb128 0x3b
 743 00e0 0B       		.uleb128 0xb
 744 00e1 49       		.uleb128 0x49
 745 00e2 13       		.uleb128 0x13
 746 00e3 3F       		.uleb128 0x3f
 747 00e4 19       		.uleb128 0x19
 748 00e5 3C       		.uleb128 0x3c
 749 00e6 19       		.uleb128 0x19
 750 00e7 00       		.byte	0
 751 00e8 00       		.byte	0
 752 00e9 10       		.uleb128 0x10
 753 00ea 2E       		.uleb128 0x2e
 754 00eb 00       		.byte	0
 755 00ec 3F       		.uleb128 0x3f
 756 00ed 19       		.uleb128 0x19
 757 00ee 3C       		.uleb128 0x3c
 758 00ef 19       		.uleb128 0x19
 759 00f0 6E       		.uleb128 0x6e
 760 00f1 0E       		.uleb128 0xe
 761 00f2 03       		.uleb128 0x3
 762 00f3 0E       		.uleb128 0xe
 763 00f4 3A       		.uleb128 0x3a
 764 00f5 0B       		.uleb128 0xb
 765 00f6 3B       		.uleb128 0x3b
 766 00f7 0B       		.uleb128 0xb
 767 00f8 00       		.byte	0
 768 00f9 00       		.byte	0
 769 00fa 00       		.byte	0
 770              		.section	.debug_loc,"",%progbits
 771              	.Ldebug_loc0:
 772              	.LLST0:
 773 0000 00000000 		.4byte	.LVL2
 774 0004 0A000000 		.4byte	.LVL5
 775 0008 0100     		.2byte	0x1
 776 000a 50       		.byte	0x50
 777 000b 0A000000 		.4byte	.LVL5
 778 000f 20000000 		.4byte	.LFE4
 779 0013 0400     		.2byte	0x4
 780 0015 F3       		.byte	0xf3
 781 0016 01       		.uleb128 0x1
 782 0017 50       		.byte	0x50
 783 0018 9F       		.byte	0x9f
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 24


 784 0019 00000000 		.4byte	0
 785 001d 00000000 		.4byte	0
 786              	.LLST1:
 787 0021 04000000 		.4byte	.LVL3
 788 0025 12000000 		.4byte	.LVL6
 789 0029 0100     		.2byte	0x1
 790 002b 52       		.byte	0x52
 791 002c 12000000 		.4byte	.LVL6
 792 0030 20000000 		.4byte	.LFE4
 793 0034 0100     		.2byte	0x1
 794 0036 50       		.byte	0x50
 795 0037 00000000 		.4byte	0
 796 003b 00000000 		.4byte	0
 797              	.LLST2:
 798 003f 00000000 		.4byte	.LVL8
 799 0043 12000000 		.4byte	.LVL10
 800 0047 0100     		.2byte	0x1
 801 0049 51       		.byte	0x51
 802 004a 12000000 		.4byte	.LVL10
 803 004e 1A000000 		.4byte	.LVL12
 804 0052 0400     		.2byte	0x4
 805 0054 F3       		.byte	0xf3
 806 0055 01       		.uleb128 0x1
 807 0056 51       		.byte	0x51
 808 0057 9F       		.byte	0x9f
 809 0058 1A000000 		.4byte	.LVL12
 810 005c 1C000000 		.4byte	.LVL13
 811 0060 0100     		.2byte	0x1
 812 0062 51       		.byte	0x51
 813 0063 1C000000 		.4byte	.LVL13
 814 0067 28000000 		.4byte	.LFE5
 815 006b 0400     		.2byte	0x4
 816 006d F3       		.byte	0xf3
 817 006e 01       		.uleb128 0x1
 818 006f 51       		.byte	0x51
 819 0070 9F       		.byte	0x9f
 820 0071 00000000 		.4byte	0
 821 0075 00000000 		.4byte	0
 822              	.LLST3:
 823 0079 0C000000 		.4byte	.LVL9
 824 007d 16000000 		.4byte	.LVL11
 825 0081 0100     		.2byte	0x1
 826 0083 53       		.byte	0x53
 827 0084 16000000 		.4byte	.LVL11
 828 0088 1A000000 		.4byte	.LVL12
 829 008c 0B00     		.2byte	0xb
 830 008e 31       		.byte	0x31
 831 008f 70       		.byte	0x70
 832 0090 00       		.sleb128 0
 833 0091 24       		.byte	0x24
 834 0092 38       		.byte	0x38
 835 0093 24       		.byte	0x24
 836 0094 0A       		.byte	0xa
 837 0095 000F     		.2byte	0xf00
 838 0097 1A       		.byte	0x1a
 839 0098 9F       		.byte	0x9f
 840 0099 1A000000 		.4byte	.LVL12
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 25


 841 009d 22000000 		.4byte	.LVL14
 842 00a1 0100     		.2byte	0x1
 843 00a3 53       		.byte	0x53
 844 00a4 22000000 		.4byte	.LVL14
 845 00a8 28000000 		.4byte	.LFE5
 846 00ac 0B00     		.2byte	0xb
 847 00ae 31       		.byte	0x31
 848 00af 70       		.byte	0x70
 849 00b0 00       		.sleb128 0
 850 00b1 24       		.byte	0x24
 851 00b2 38       		.byte	0x38
 852 00b3 24       		.byte	0x24
 853 00b4 0A       		.byte	0xa
 854 00b5 000F     		.2byte	0xf00
 855 00b7 1A       		.byte	0x1a
 856 00b8 9F       		.byte	0x9f
 857 00b9 00000000 		.4byte	0
 858 00bd 00000000 		.4byte	0
 859              		.section	.debug_aranges,"",%progbits
 860 0000 3C000000 		.4byte	0x3c
 861 0004 0200     		.2byte	0x2
 862 0006 00000000 		.4byte	.Ldebug_info0
 863 000a 04       		.byte	0x4
 864 000b 00       		.byte	0
 865 000c 0000     		.2byte	0
 866 000e 0000     		.2byte	0
 867 0010 00000000 		.4byte	.LFB2
 868 0014 2C000000 		.4byte	.LFE2-.LFB2
 869 0018 00000000 		.4byte	.LFB3
 870 001c 60000000 		.4byte	.LFE3-.LFB3
 871 0020 00000000 		.4byte	.LFB4
 872 0024 20000000 		.4byte	.LFE4-.LFB4
 873 0028 00000000 		.4byte	.LFB1
 874 002c 8C000000 		.4byte	.LFE1-.LFB1
 875 0030 00000000 		.4byte	.LFB5
 876 0034 28000000 		.4byte	.LFE5-.LFB5
 877 0038 00000000 		.4byte	0
 878 003c 00000000 		.4byte	0
 879              		.section	.debug_ranges,"",%progbits
 880              	.Ldebug_ranges0:
 881 0000 00000000 		.4byte	.LFB2
 882 0004 2C000000 		.4byte	.LFE2
 883 0008 00000000 		.4byte	.LFB3
 884 000c 60000000 		.4byte	.LFE3
 885 0010 00000000 		.4byte	.LFB4
 886 0014 20000000 		.4byte	.LFE4
 887 0018 00000000 		.4byte	.LFB1
 888 001c 8C000000 		.4byte	.LFE1
 889 0020 00000000 		.4byte	.LFB5
 890 0024 28000000 		.4byte	.LFE5
 891 0028 00000000 		.4byte	0
 892 002c 00000000 		.4byte	0
 893              		.section	.debug_line,"",%progbits
 894              	.Ldebug_line0:
 895 0000 F9000000 		.section	.debug_str,"MS",%progbits,1
 895      02007400 
 895      00000201 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 26


 895      FB0E0D00 
 895      01010101 
 896              	.LASF14:
 897 0000 72656733 		.ascii	"reg32\000"
 897      3200
 898              	.LASF21:
 899 0006 736C6176 		.ascii	"slaveSelect\000"
 899      6553656C 
 899      65637400 
 900              	.LASF25:
 901 0012 6D535049 		.ascii	"mSPI_sclk_m_Write\000"
 901      5F73636C 
 901      6B5F6D5F 
 901      57726974 
 901      6500
 902              	.LASF26:
 903 0024 6D535049 		.ascii	"mSPI_ss0_m_Write\000"
 903      5F737330 
 903      5F6D5F57 
 903      72697465 
 903      00
 904              	.LASF29:
 905 0035 433A5C55 		.ascii	"C:\\Users\\PC\\Documents\\PSoC Creator\\yellowChip\\"
 905      73657273 
 905      5C50435C 
 905      446F6375 
 905      6D656E74 
 906 0063 54657374 		.ascii	"TestLed.cydsn\000"
 906      4C65642E 
 906      63796473 
 906      6E00
 907              	.LASF18:
 908 0071 6D535049 		.ascii	"mSPI_SpiSetActiveSlaveSelect\000"
 908      5F537069 
 908      53657441 
 908      63746976 
 908      65536C61 
 909              	.LASF24:
 910 008e 7373506F 		.ascii	"ssPolarity\000"
 910      6C617269 
 910      747900
 911              	.LASF11:
 912 0099 666C6F61 		.ascii	"float\000"
 912      7400
 913              	.LASF1:
 914 009f 756E7369 		.ascii	"unsigned char\000"
 914      676E6564 
 914      20636861 
 914      7200
 915              	.LASF5:
 916 00ad 6C6F6E67 		.ascii	"long unsigned int\000"
 916      20756E73 
 916      69676E65 
 916      6420696E 
 916      7400
 917              	.LASF19:
 918 00bf 6D535049 		.ascii	"mSPI_SpiInit\000"
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 27


 918      5F537069 
 918      496E6974 
 918      00
 919              	.LASF3:
 920 00cc 73686F72 		.ascii	"short unsigned int\000"
 920      7420756E 
 920      7369676E 
 920      65642069 
 920      6E7400
 921              	.LASF12:
 922 00df 646F7562 		.ascii	"double\000"
 922      6C6500
 923              	.LASF9:
 924 00e6 75696E74 		.ascii	"uint16\000"
 924      313600
 925              	.LASF10:
 926 00ed 75696E74 		.ascii	"uint32\000"
 926      333200
 927              	.LASF31:
 928 00f4 6D535049 		.ascii	"mSPI_IntrTxMask\000"
 928      5F496E74 
 928      7254784D 
 928      61736B00 
 929              	.LASF8:
 930 0104 756E7369 		.ascii	"unsigned int\000"
 930      676E6564 
 930      20696E74 
 930      00
 931              	.LASF7:
 932 0111 6C6F6E67 		.ascii	"long long unsigned int\000"
 932      206C6F6E 
 932      6720756E 
 932      7369676E 
 932      65642069 
 933              	.LASF28:
 934 0128 47656E65 		.ascii	"Generated_Source\\PSoC4\\mSPI_SPI.c\000"
 934      72617465 
 934      645F536F 
 934      75726365 
 934      5C50536F 
 935              	.LASF22:
 936 014a 706F6C61 		.ascii	"polarity\000"
 936      72697479 
 936      00
 937              	.LASF16:
 938 0153 73697A65 		.ascii	"sizetype\000"
 938      74797065 
 938      00
 939              	.LASF30:
 940 015c 6D535049 		.ascii	"mSPI_SpiPostEnable\000"
 940      5F537069 
 940      506F7374 
 940      456E6162 
 940      6C6500
 941              	.LASF6:
 942 016f 6C6F6E67 		.ascii	"long long int\000"
 942      206C6F6E 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccODU5lb.s 			page 28


 942      6720696E 
 942      7400
 943              	.LASF13:
 944 017d 63686172 		.ascii	"char\000"
 944      00
 945              	.LASF23:
 946 0182 73706943 		.ascii	"spiCtrl\000"
 946      74726C00 
 947              	.LASF2:
 948 018a 73686F72 		.ascii	"short int\000"
 948      7420696E 
 948      7400
 949              	.LASF17:
 950 0194 6D535049 		.ascii	"mSPI_SpiStop\000"
 950      5F537069 
 950      53746F70 
 950      00
 951              	.LASF4:
 952 01a1 6C6F6E67 		.ascii	"long int\000"
 952      20696E74 
 952      00
 953              	.LASF15:
 954 01aa 6C6F6E67 		.ascii	"long double\000"
 954      20646F75 
 954      626C6500 
 955              	.LASF27:
 956 01b6 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 956      43313120 
 956      352E342E 
 956      31203230 
 956      31363036 
 957 01e9 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 957      20726576 
 957      6973696F 
 957      6E203233 
 957      37373135 
 958 021c 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 958      67202D66 
 958      66756E63 
 958      74696F6E 
 958      2D736563 
 959              	.LASF0:
 960 0248 7369676E 		.ascii	"signed char\000"
 960      65642063 
 960      68617200 
 961              	.LASF20:
 962 0254 6D535049 		.ascii	"mSPI_SpiSetSlaveSelectPolarity\000"
 962      5F537069 
 962      53657453 
 962      6C617665 
 962      53656C65 
 963              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
