.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UART_Amulet_IntClock */
.set UART_Amulet_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_Amulet_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_Amulet_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_Amulet_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Amulet_IntClock__INDEX, 0x01
.set UART_Amulet_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Amulet_IntClock__PM_ACT_MSK, 0x02
.set UART_Amulet_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Amulet_IntClock__PM_STBY_MSK, 0x02

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* UART_Amulet_BUART */
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Amulet_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Amulet_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_Amulet_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_Amulet_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_Amulet_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_Amulet_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_Amulet_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_Amulet_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_Amulet_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_Amulet_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_Amulet_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Amulet_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_Amulet_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_Amulet_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_Amulet_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Amulet_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_Amulet_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Amulet_BUART_sRX_RxSts__3__POS, 3
.set UART_Amulet_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Amulet_BUART_sRX_RxSts__4__POS, 4
.set UART_Amulet_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Amulet_BUART_sRX_RxSts__5__POS, 5
.set UART_Amulet_BUART_sRX_RxSts__MASK, 0x38
.set UART_Amulet_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_Amulet_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Amulet_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_Amulet_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_Amulet_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_Amulet_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_Amulet_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_Amulet_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_Amulet_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_Amulet_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_Amulet_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_Amulet_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_Amulet_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_Amulet_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_Amulet_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Amulet_BUART_sTX_TxSts__0__POS, 0
.set UART_Amulet_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_Amulet_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_Amulet_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Amulet_BUART_sTX_TxSts__1__POS, 1
.set UART_Amulet_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Amulet_BUART_sTX_TxSts__2__POS, 2
.set UART_Amulet_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Amulet_BUART_sTX_TxSts__3__POS, 3
.set UART_Amulet_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Amulet_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_Amulet_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_Amulet_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_Amulet_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC1_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x04
.set ADC_SAR_1_IRQ__INTC_NUMBER, 2
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* rx_int_Amulet */
.set rx_int_Amulet__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_int_Amulet__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_int_Amulet__INTC_MASK, 0x10
.set rx_int_Amulet__INTC_NUMBER, 4
.set rx_int_Amulet__INTC_PRIOR_NUM, 7
.set rx_int_Amulet__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set rx_int_Amulet__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_int_Amulet__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1

/* Clock_ISR */
.set Clock_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Clock_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Clock_ISR__INTC_MASK, 0x01
.set Clock_ISR__INTC_NUMBER, 0
.set Clock_ISR__INTC_PRIOR_NUM, 0
.set Clock_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Clock_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Clock_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX_Amulet */
.set RX_Amulet__0__MASK, 0x04
.set RX_Amulet__0__PC, CYREG_PRT12_PC2
.set RX_Amulet__0__PORT, 12
.set RX_Amulet__0__SHIFT, 2
.set RX_Amulet__AG, CYREG_PRT12_AG
.set RX_Amulet__BIE, CYREG_PRT12_BIE
.set RX_Amulet__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX_Amulet__BYP, CYREG_PRT12_BYP
.set RX_Amulet__DM0, CYREG_PRT12_DM0
.set RX_Amulet__DM1, CYREG_PRT12_DM1
.set RX_Amulet__DM2, CYREG_PRT12_DM2
.set RX_Amulet__DR, CYREG_PRT12_DR
.set RX_Amulet__INP_DIS, CYREG_PRT12_INP_DIS
.set RX_Amulet__MASK, 0x04
.set RX_Amulet__PORT, 12
.set RX_Amulet__PRT, CYREG_PRT12_PRT
.set RX_Amulet__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX_Amulet__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX_Amulet__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX_Amulet__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX_Amulet__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX_Amulet__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX_Amulet__PS, CYREG_PRT12_PS
.set RX_Amulet__SHIFT, 2
.set RX_Amulet__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX_Amulet__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX_Amulet__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX_Amulet__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX_Amulet__SLW, CYREG_PRT12_SLW

/* TX_Amulet */
.set TX_Amulet__0__MASK, 0x08
.set TX_Amulet__0__PC, CYREG_PRT12_PC3
.set TX_Amulet__0__PORT, 12
.set TX_Amulet__0__SHIFT, 3
.set TX_Amulet__AG, CYREG_PRT12_AG
.set TX_Amulet__BIE, CYREG_PRT12_BIE
.set TX_Amulet__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_Amulet__BYP, CYREG_PRT12_BYP
.set TX_Amulet__DM0, CYREG_PRT12_DM0
.set TX_Amulet__DM1, CYREG_PRT12_DM1
.set TX_Amulet__DM2, CYREG_PRT12_DM2
.set TX_Amulet__DR, CYREG_PRT12_DR
.set TX_Amulet__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_Amulet__MASK, 0x08
.set TX_Amulet__PORT, 12
.set TX_Amulet__PRT, CYREG_PRT12_PRT
.set TX_Amulet__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_Amulet__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_Amulet__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_Amulet__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_Amulet__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_Amulet__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_Amulet__PS, CYREG_PRT12_PS
.set TX_Amulet__SHIFT, 3
.set TX_Amulet__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_Amulet__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_Amulet__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_Amulet__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_Amulet__SLW, CYREG_PRT12_SLW

/* PGA_1_SC */
.set PGA_1_SC__BST, CYREG_SC2_BST
.set PGA_1_SC__CLK, CYREG_SC2_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CR0, CYREG_SC2_CR0
.set PGA_1_SC__CR1, CYREG_SC2_CR1
.set PGA_1_SC__CR2, CYREG_SC2_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x04
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x04
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SW0, CYREG_SC2_SW0
.set PGA_1_SC__SW10, CYREG_SC2_SW10
.set PGA_1_SC__SW2, CYREG_SC2_SW2
.set PGA_1_SC__SW3, CYREG_SC2_SW3
.set PGA_1_SC__SW4, CYREG_SC2_SW4
.set PGA_1_SC__SW6, CYREG_SC2_SW6
.set PGA_1_SC__SW7, CYREG_SC2_SW7
.set PGA_1_SC__SW8, CYREG_SC2_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x03
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x08
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x08

/* FFT_ISR */
.set FFT_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FFT_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FFT_ISR__INTC_MASK, 0x02
.set FFT_ISR__INTC_NUMBER, 1
.set FFT_ISR__INTC_PRIOR_NUM, 7
.set FFT_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set FFT_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FFT_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_In */
.set ADC_In__0__MASK, 0x02
.set ADC_In__0__PC, CYREG_PRT0_PC1
.set ADC_In__0__PORT, 0
.set ADC_In__0__SHIFT, 1
.set ADC_In__AG, CYREG_PRT0_AG
.set ADC_In__AMUX, CYREG_PRT0_AMUX
.set ADC_In__BIE, CYREG_PRT0_BIE
.set ADC_In__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_In__BYP, CYREG_PRT0_BYP
.set ADC_In__CTL, CYREG_PRT0_CTL
.set ADC_In__DM0, CYREG_PRT0_DM0
.set ADC_In__DM1, CYREG_PRT0_DM1
.set ADC_In__DM2, CYREG_PRT0_DM2
.set ADC_In__DR, CYREG_PRT0_DR
.set ADC_In__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_In__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_In__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_In__MASK, 0x02
.set ADC_In__PORT, 0
.set ADC_In__PRT, CYREG_PRT0_PRT
.set ADC_In__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_In__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_In__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_In__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_In__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_In__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_In__PS, CYREG_PRT0_PS
.set ADC_In__SHIFT, 1
.set ADC_In__SLW, CYREG_PRT0_SLW

/* rx_int */
.set rx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_int__INTC_MASK, 0x08
.set rx_int__INTC_NUMBER, 3
.set rx_int__INTC_PRIOR_NUM, 7
.set rx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set rx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* tx_int */
.set tx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tx_int__INTC_MASK, 0x20
.set tx_int__INTC_NUMBER, 5
.set tx_int__INTC_PRIOR_NUM, 7
.set tx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set tx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX */
.set RX__0__MASK, 0x01
.set RX__0__PC, CYREG_PRT6_PC0
.set RX__0__PORT, 6
.set RX__0__SHIFT, 0
.set RX__AG, CYREG_PRT6_AG
.set RX__AMUX, CYREG_PRT6_AMUX
.set RX__BIE, CYREG_PRT6_BIE
.set RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RX__BYP, CYREG_PRT6_BYP
.set RX__CTL, CYREG_PRT6_CTL
.set RX__DM0, CYREG_PRT6_DM0
.set RX__DM1, CYREG_PRT6_DM1
.set RX__DM2, CYREG_PRT6_DM2
.set RX__DR, CYREG_PRT6_DR
.set RX__INP_DIS, CYREG_PRT6_INP_DIS
.set RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT6_LCD_EN
.set RX__MASK, 0x01
.set RX__PORT, 6
.set RX__PRT, CYREG_PRT6_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RX__PS, CYREG_PRT6_PS
.set RX__SHIFT, 0
.set RX__SLW, CYREG_PRT6_SLW

/* TX */
.set TX__0__MASK, 0x40
.set TX__0__PC, CYREG_PRT6_PC6
.set TX__0__PORT, 6
.set TX__0__SHIFT, 6
.set TX__AG, CYREG_PRT6_AG
.set TX__AMUX, CYREG_PRT6_AMUX
.set TX__BIE, CYREG_PRT6_BIE
.set TX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TX__BYP, CYREG_PRT6_BYP
.set TX__CTL, CYREG_PRT6_CTL
.set TX__DM0, CYREG_PRT6_DM0
.set TX__DM1, CYREG_PRT6_DM1
.set TX__DM2, CYREG_PRT6_DM2
.set TX__DR, CYREG_PRT6_DR
.set TX__INP_DIS, CYREG_PRT6_INP_DIS
.set TX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TX__LCD_EN, CYREG_PRT6_LCD_EN
.set TX__MASK, 0x40
.set TX__PORT, 6
.set TX__PRT, CYREG_PRT6_PRT
.set TX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TX__PS, CYREG_PRT6_PS
.set TX__SHIFT, 6
.set TX__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_FORCE_ROUTE, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
