{"sha": "7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2ZjYWJhMWE5YTM0MGY2ZmEwODc5ZjNjOThhYjUyN2RjM2ZhZDIxNw==", "commit": {"author": {"name": "Matthew Wahab", "email": "matthew.wahab@arm.com", "date": "2015-12-16T12:16:13Z"}, "committer": {"name": "Matthew Wahab", "email": "mwahab@gcc.gnu.org", "date": "2015-12-16T12:16:13Z"}, "message": "[ARM] Add ACLE intrinsics vqrdmlah and vqrdmlsh\n\n\t* config/arm/arm_neon.h (vqrdmlah_s16, vqrdmlah_s32): New.\n\t(vqrdmlahq_s16, vqrdmlahq_s32): New.\n\t(vqrdmlsh_s16, vqrdmlsh_s32): New.\n\t(vqrdmlahq_s16, vqrdmlshq_s32): New.\n\t* config/arm/arm_neon_builtins.def: Add \"vqrdmlah\" and \"vqrdmlsh\".\n\nFrom-SVN: r231685", "tree": {"sha": "4a45a99d12386dc50174747b5ce08bb30bd12fd3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4a45a99d12386dc50174747b5ce08bb30bd12fd3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/comments", "author": null, "committer": null, "parents": [{"sha": "4c2e0828c18c6a377be41bc5f0ddef25a1865f45", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4c2e0828c18c6a377be41bc5f0ddef25a1865f45", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4c2e0828c18c6a377be41bc5f0ddef25a1865f45"}], "stats": {"total": 60, "additions": 60, "deletions": 0}, "files": [{"sha": "3a6df36a6def35e339e51b233f8023bd5b647c3b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "patch": "@@ -1,3 +1,11 @@\n+2015-12-16  Matthew Wahab  <matthew.wahab@arm.com>\n+\n+\t* config/arm/arm_neon.h (vqrdmlah_s16, vqrdmlah_s32): New.\n+\t(vqrdmlahq_s16, vqrdmlahq_s32): New.\n+\t(vqrdmlsh_s16, vqrdmlsh_s32): New.\n+\t(vqrdmlahq_s16, vqrdmlshq_s32): New.\n+\t* config/arm/arm_neon_builtins.def: Add \"vqrdmlah\" and \"vqrdmlsh\".\n+\n 2015-12-16  Matthew Wahab  <matthew.wahab@arm.com>\n \n \t* doc/sourcebuild.texi (ARM-specific attributes): Add"}, {"sha": "b617f80d467423225d0eee4ab1ae9524100424c2", "filename": "gcc/config/arm/arm_neon.h", "status": "modified", "additions": 50, "deletions": 0, "changes": 50, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2Fconfig%2Farm%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2Fconfig%2Farm%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm_neon.h?ref=7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "patch": "@@ -1158,6 +1158,56 @@ vqrdmulhq_s32 (int32x4_t __a, int32x4_t __b)\n   return (int32x4_t)__builtin_neon_vqrdmulhv4si (__a, __b);\n }\n \n+#ifdef __ARM_FEATURE_QRDMX\n+__extension__ static __inline int16x4_t __attribute__ ((__always_inline__))\n+vqrdmlah_s16 (int16x4_t __a, int16x4_t __b, int16x4_t __c)\n+{\n+  return (int16x4_t)__builtin_neon_vqrdmlahv4hi (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int32x2_t __attribute__ ((__always_inline__))\n+vqrdmlah_s32 (int32x2_t __a, int32x2_t __b, int32x2_t __c)\n+{\n+  return (int32x2_t)__builtin_neon_vqrdmlahv2si (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int16x8_t __attribute__ ((__always_inline__))\n+vqrdmlahq_s16 (int16x8_t __a, int16x8_t __b, int16x8_t __c)\n+{\n+  return (int16x8_t)__builtin_neon_vqrdmlahv8hi (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int32x4_t __attribute__ ((__always_inline__))\n+vqrdmlahq_s32 (int32x4_t __a, int32x4_t __b, int32x4_t __c)\n+{\n+  return (int32x4_t)__builtin_neon_vqrdmlahv4si (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int16x4_t __attribute__ ((__always_inline__))\n+vqrdmlsh_s16 (int16x4_t __a, int16x4_t __b, int16x4_t __c)\n+{\n+  return (int16x4_t)__builtin_neon_vqrdmlshv4hi (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int32x2_t __attribute__ ((__always_inline__))\n+vqrdmlsh_s32 (int32x2_t __a, int32x2_t __b, int32x2_t __c)\n+{\n+  return (int32x2_t)__builtin_neon_vqrdmlshv2si (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int16x8_t __attribute__ ((__always_inline__))\n+vqrdmlshq_s16 (int16x8_t __a, int16x8_t __b, int16x8_t __c)\n+{\n+  return (int16x8_t)__builtin_neon_vqrdmlshv8hi (__a, __b, __c);\n+}\n+\n+__extension__ static __inline int32x4_t __attribute__ ((__always_inline__))\n+vqrdmlshq_s32 (int32x4_t __a, int32x4_t __b, int32x4_t __c)\n+{\n+  return (int32x4_t)__builtin_neon_vqrdmlshv4si (__a, __b, __c);\n+}\n+#endif\n+\n __extension__ static __inline int16x8_t __attribute__ ((__always_inline__))\n vmull_s8 (int8x8_t __a, int8x8_t __b)\n {"}, {"sha": "8d5c0cabc1fd51a41d12c581483e1f6311ea1f9a", "filename": "gcc/config/arm/arm_neon_builtins.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7fcaba1a9a340f6fa0879f3c98ab527dc3fad217/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def?ref=7fcaba1a9a340f6fa0879f3c98ab527dc3fad217", "patch": "@@ -45,6 +45,8 @@ VAR4 (BINOP, vqdmulh, v4hi, v2si, v8hi, v4si)\n VAR4 (BINOP, vqrdmulh, v4hi, v2si, v8hi, v4si)\n VAR2 (TERNOP, vqdmlal, v4hi, v2si)\n VAR2 (TERNOP, vqdmlsl, v4hi, v2si)\n+VAR4 (TERNOP, vqrdmlah, v4hi, v2si, v8hi, v4si)\n+VAR4 (TERNOP, vqrdmlsh, v4hi, v2si, v8hi, v4si)\n VAR3 (BINOP, vmullp, v8qi, v4hi, v2si)\n VAR3 (BINOP, vmulls, v8qi, v4hi, v2si)\n VAR3 (BINOP, vmullu, v8qi, v4hi, v2si)"}]}