INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/sim/dist_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab2/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/asd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asd
