// Seed: 3625202744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_7 = ~id_4;
  for (id_8 = id_6; id_1; id_8 = id_4) begin : id_9
    assign id_5 = id_1;
  end
  wire  id_10;
  uwire id_11 = id_4 !=? id_2;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
