<stg><name>knn_vote</name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="2" to="2">
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="159">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="3" to="21">
<condition id="190">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="3" to="4">
<condition id="208">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="4" to="5">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="5" to="6">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="6" to="7">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="7" to="8">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="8" to="9">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="9" to="10">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="10" to="11">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="11" to="12">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="12" to="13">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="13" to="14">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="14" to="15">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="15" to="16">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="16" to="17">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="17" to="18">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="18" to="19">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="19" to="20">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="20" to="3">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="21" to="22">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="24">
<condition id="209">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="22" to="23">
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="23" to="22">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="64">
<![CDATA[
:0  %score = alloca [10 x i32], align 16

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond2 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %.preheader118.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %score_addr = getelementptr inbounds [10 x i32]* %score, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="score_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 0, i32* %score_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:0  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="knn_set_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:1  %knn_set_V_addr_1 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:2  %knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:3  %knn_set_V_addr_3 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:4  %knn_set_V_addr_4 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:5  %knn_set_V_addr_5 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:6  %knn_set_V_addr_6 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:7  %knn_set_V_addr_7 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:8  %knn_set_V_addr_8 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:9  %knn_set_V_addr_9 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_9"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:10  %knn_set_V_addr_10 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:11  %knn_set_V_addr_11 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_11"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:12  %knn_set_V_addr_12 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_12"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:13  %knn_set_V_addr_13 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_13"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:14  %knn_set_V_addr_14 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:15  %knn_set_V_addr_15 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_15"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:16  %knn_set_V_addr_16 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_16"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:17  %knn_set_V_addr_17 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_17"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:18  %knn_set_V_addr_18 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_18"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:19  %knn_set_V_addr_19 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:20  %knn_set_V_addr_20 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_20"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:21  %knn_set_V_addr_21 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_21"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:22  %knn_set_V_addr_22 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_22"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:23  %knn_set_V_addr_23 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_23"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:24  %knn_set_V_addr_24 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_24"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:25  %knn_set_V_addr_25 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:26  %knn_set_V_addr_26 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_26"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:27  %knn_set_V_addr_27 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:28  %knn_set_V_addr_28 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_28"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader118.preheader:29  %knn_set_V_addr_29 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_29"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader118.preheader:30  br label %.preheader118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader118:0  %k = phi i2 [ %k_1, %.preheader.preheader.0 ], [ 0, %.preheader118.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader118:1  %exitcond3 = icmp eq i2 %k, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader118:2  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader118:3  br i1 %exitcond3, label %.preheader3.preheader, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:2  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:5  %knn_set_V_load_1 = load i6* %knn_set_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:2  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:3  %tmp_9 = icmp ult i6 %knn_set_V_load, -14

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:4  %p_080_2 = select i1 %tmp_9, i6 %knn_set_V_load, i6 -14

]]></Node>
<StgValue><ssdm name="p_080_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:5  %knn_set_V_load_1 = load i6* %knn_set_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:6  %tmp_9_0_1 = icmp ult i6 %knn_set_V_load_1, %p_080_2

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:7  %knn_set_V_load_1_080_2 = select i1 %tmp_9_0_1, i6 %knn_set_V_load_1, i6 %p_080_2

]]></Node>
<StgValue><ssdm name="knn_set_V_load_1_080_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:12  %knn_set_V_load_2 = load i6* %knn_set_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:15  %knn_set_V_load_3 = load i6* %knn_set_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:12  %knn_set_V_load_2 = load i6* %knn_set_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:13  %tmp_9_0_2 = icmp ult i6 %knn_set_V_load_2, %knn_set_V_load_1_080_2

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:14  %p_080_2_0_2 = select i1 %tmp_9_0_2, i6 %knn_set_V_load_2, i6 %knn_set_V_load_1_080_2

]]></Node>
<StgValue><ssdm name="p_080_2_0_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:15  %knn_set_V_load_3 = load i6* %knn_set_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:16  %tmp_9_1 = icmp ult i6 %knn_set_V_load_3, %p_080_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:17  %p_080_2_1 = select i1 %tmp_9_1, i6 %knn_set_V_load_3, i6 %p_080_2_0_2

]]></Node>
<StgValue><ssdm name="p_080_2_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:23  %knn_set_V_load_4 = load i6* %knn_set_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:26  %knn_set_V_load_5 = load i6* %knn_set_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:23  %knn_set_V_load_4 = load i6* %knn_set_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:24  %tmp_9_1_1 = icmp ult i6 %knn_set_V_load_4, %p_080_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:25  %knn_set_V_load_4_080_2_1 = select i1 %tmp_9_1_1, i6 %knn_set_V_load_4, i6 %p_080_2_1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_4_080_2_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:26  %knn_set_V_load_5 = load i6* %knn_set_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_5"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:27  %tmp_9_1_2 = icmp ult i6 %knn_set_V_load_5, %knn_set_V_load_4_080_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:28  %p_080_2_1_2 = select i1 %tmp_9_1_2, i6 %knn_set_V_load_5, i6 %knn_set_V_load_4_080_2_1

]]></Node>
<StgValue><ssdm name="p_080_2_1_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:32  %knn_set_V_load_6 = load i6* %knn_set_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_6"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:35  %knn_set_V_load_7 = load i6* %knn_set_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:32  %knn_set_V_load_6 = load i6* %knn_set_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_6"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:33  %tmp_9_2 = icmp ult i6 %knn_set_V_load_6, %p_080_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:34  %p_080_2_2 = select i1 %tmp_9_2, i6 %knn_set_V_load_6, i6 %p_080_2_1_2

]]></Node>
<StgValue><ssdm name="p_080_2_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:35  %knn_set_V_load_7 = load i6* %knn_set_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_7"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:36  %tmp_9_2_1 = icmp ult i6 %knn_set_V_load_7, %p_080_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:37  %knn_set_V_load_7_080_2_2 = select i1 %tmp_9_2_1, i6 %knn_set_V_load_7, i6 %p_080_2_2

]]></Node>
<StgValue><ssdm name="knn_set_V_load_7_080_2_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:44  %knn_set_V_load_8 = load i6* %knn_set_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_8"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:47  %knn_set_V_load_9 = load i6* %knn_set_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:44  %knn_set_V_load_8 = load i6* %knn_set_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_8"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:45  %tmp_9_2_2 = icmp ult i6 %knn_set_V_load_8, %knn_set_V_load_7_080_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:46  %p_080_2_2_2 = select i1 %tmp_9_2_2, i6 %knn_set_V_load_8, i6 %knn_set_V_load_7_080_2_2

]]></Node>
<StgValue><ssdm name="p_080_2_2_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:47  %knn_set_V_load_9 = load i6* %knn_set_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_9"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:48  %tmp_9_3 = icmp ult i6 %knn_set_V_load_9, %p_080_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:49  %p_080_2_3 = select i1 %tmp_9_3, i6 %knn_set_V_load_9, i6 %p_080_2_2_2

]]></Node>
<StgValue><ssdm name="p_080_2_3"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:55  %knn_set_V_load_10 = load i6* %knn_set_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_10"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:58  %knn_set_V_load_11 = load i6* %knn_set_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:8  %tmp_5 = or i1 %tmp_9_0_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:9  %p_072_2 = select i1 %tmp_5, i4 0, i4 -6

]]></Node>
<StgValue><ssdm name="p_072_2"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:10  %min_dist_record_2_cast = zext i1 %tmp_9_0_1 to i3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_cast"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:11  %p_min_dist_record_2 = select i1 %tmp_5, i3 %min_dist_record_2_cast, i3 -4

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:18  %p_072_2_0_2 = zext i1 %tmp_9_1 to i4

]]></Node>
<StgValue><ssdm name="p_072_2_0_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:19  %tmp_6 = or i1 %tmp_9_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:20  %p_072_2_1 = select i1 %tmp_6, i4 %p_072_2_0_2, i4 %p_072_2

]]></Node>
<StgValue><ssdm name="p_072_2_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:21  %min_dist_record_2_0_2_cast_cast = select i1 %tmp_9_1, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_0_2_cast_cast"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:22  %min_dist_record_2_1 = select i1 %tmp_6, i3 %min_dist_record_2_0_2_cast_cast, i3 %p_min_dist_record_2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:29  %tmp_7 = or i1 %tmp_9_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:30  %p_min_dist_record_2_1_cast_cast = select i1 %tmp_9_1_2, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_1_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:31  %min_dist_record_2_1_2 = select i1 %tmp_7, i3 %p_min_dist_record_2_1_cast_cast, i3 %min_dist_record_2_1

]]></Node>
<StgValue><ssdm name="min_dist_record_2_1_2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:38  %tmp_8 = or i1 %tmp_9_2_1, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:39  %p_072_2_1_2_cast = select i1 %tmp_8, i4 2, i4 1

]]></Node>
<StgValue><ssdm name="p_072_2_1_2_cast"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:40  %tmp_10 = or i1 %tmp_8, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:41  %p_072_2_2 = select i1 %tmp_10, i4 %p_072_2_1_2_cast, i4 %p_072_2_1

]]></Node>
<StgValue><ssdm name="p_072_2_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:42  %min_dist_record_2_2_cast = zext i1 %tmp_9_2_1 to i3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_2_cast"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:43  %p_min_dist_record_2_2 = select i1 %tmp_8, i3 %min_dist_record_2_2_cast, i3 %min_dist_record_2_1_2

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_2"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:51  %tmp_11 = or i1 %tmp_9_3, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:53  %min_dist_record_2_2_2_cast_cast = select i1 %tmp_9_3, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_2_2_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:54  %min_dist_record_2_3 = select i1 %tmp_11, i3 %min_dist_record_2_2_2_cast_cast, i3 %p_min_dist_record_2_2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_3"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:55  %knn_set_V_load_10 = load i6* %knn_set_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_10"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:56  %tmp_9_3_1 = icmp ult i6 %knn_set_V_load_10, %p_080_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:57  %knn_set_V_load_10_080_2_3 = select i1 %tmp_9_3_1, i6 %knn_set_V_load_10, i6 %p_080_2_3

]]></Node>
<StgValue><ssdm name="knn_set_V_load_10_080_2_3"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:58  %knn_set_V_load_11 = load i6* %knn_set_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_11"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:59  %tmp_9_3_2 = icmp ult i6 %knn_set_V_load_11, %knn_set_V_load_10_080_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:60  %p_080_2_3_2 = select i1 %tmp_9_3_2, i6 %knn_set_V_load_11, i6 %knn_set_V_load_10_080_2_3

]]></Node>
<StgValue><ssdm name="p_080_2_3_2"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:64  %knn_set_V_load_12 = load i6* %knn_set_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_12"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:67  %knn_set_V_load_13 = load i6* %knn_set_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="142" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:64  %knn_set_V_load_12 = load i6* %knn_set_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_12"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:65  %tmp_9_4 = icmp ult i6 %knn_set_V_load_12, %p_080_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:66  %p_080_2_4 = select i1 %tmp_9_4, i6 %knn_set_V_load_12, i6 %p_080_2_3_2

]]></Node>
<StgValue><ssdm name="p_080_2_4"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:67  %knn_set_V_load_13 = load i6* %knn_set_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_13"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:68  %tmp_9_4_1 = icmp ult i6 %knn_set_V_load_13, %p_080_2_4

]]></Node>
<StgValue><ssdm name="tmp_9_4_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:69  %knn_set_V_load_13_080_2_4 = select i1 %tmp_9_4_1, i6 %knn_set_V_load_13, i6 %p_080_2_4

]]></Node>
<StgValue><ssdm name="knn_set_V_load_13_080_2_4"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:76  %knn_set_V_load_14 = load i6* %knn_set_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_14"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:79  %knn_set_V_load_15 = load i6* %knn_set_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:50  %p_072_2_2_2_cast_cast = select i1 %tmp_9_3, i4 3, i4 2

]]></Node>
<StgValue><ssdm name="p_072_2_2_2_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:52  %p_072_2_3 = select i1 %tmp_11, i4 %p_072_2_2_2_cast_cast, i4 %p_072_2_2

]]></Node>
<StgValue><ssdm name="p_072_2_3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:61  %tmp_12 = or i1 %tmp_9_3_2, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:62  %p_min_dist_record_2_3_cast_cast = select i1 %tmp_9_3_2, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_3_cast_cast"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:63  %min_dist_record_2_3_2 = select i1 %tmp_12, i3 %p_min_dist_record_2_3_cast_cast, i3 %min_dist_record_2_3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_3_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:70  %tmp_13 = or i1 %tmp_9_4_1, %tmp_9_4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:71  %p_072_2_3_2_cast = select i1 %tmp_13, i4 4, i4 3

]]></Node>
<StgValue><ssdm name="p_072_2_3_2_cast"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:72  %tmp_14 = or i1 %tmp_13, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:73  %p_072_2_4 = select i1 %tmp_14, i4 %p_072_2_3_2_cast, i4 %p_072_2_3

]]></Node>
<StgValue><ssdm name="p_072_2_4"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:74  %min_dist_record_2_4_cast = zext i1 %tmp_9_4_1 to i3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_4_cast"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:75  %p_min_dist_record_2_4 = select i1 %tmp_13, i3 %min_dist_record_2_4_cast, i3 %min_dist_record_2_3_2

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_4"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:76  %knn_set_V_load_14 = load i6* %knn_set_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_14"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:77  %tmp_9_4_2 = icmp ult i6 %knn_set_V_load_14, %knn_set_V_load_13_080_2_4

]]></Node>
<StgValue><ssdm name="tmp_9_4_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:78  %p_080_2_4_2 = select i1 %tmp_9_4_2, i6 %knn_set_V_load_14, i6 %knn_set_V_load_13_080_2_4

]]></Node>
<StgValue><ssdm name="p_080_2_4_2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:79  %knn_set_V_load_15 = load i6* %knn_set_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_15"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:80  %tmp_9_5 = icmp ult i6 %knn_set_V_load_15, %p_080_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:81  %p_080_2_5 = select i1 %tmp_9_5, i6 %knn_set_V_load_15, i6 %p_080_2_4_2

]]></Node>
<StgValue><ssdm name="p_080_2_5"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:87  %knn_set_V_load_16 = load i6* %knn_set_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_16"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:90  %knn_set_V_load_17 = load i6* %knn_set_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:87  %knn_set_V_load_16 = load i6* %knn_set_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_16"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:88  %tmp_9_5_1 = icmp ult i6 %knn_set_V_load_16, %p_080_2_5

]]></Node>
<StgValue><ssdm name="tmp_9_5_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:89  %knn_set_V_load_16_080_2_5 = select i1 %tmp_9_5_1, i6 %knn_set_V_load_16, i6 %p_080_2_5

]]></Node>
<StgValue><ssdm name="knn_set_V_load_16_080_2_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:90  %knn_set_V_load_17 = load i6* %knn_set_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_17"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:91  %tmp_9_5_2 = icmp ult i6 %knn_set_V_load_17, %knn_set_V_load_16_080_2_5

]]></Node>
<StgValue><ssdm name="tmp_9_5_2"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:92  %p_080_2_5_2 = select i1 %tmp_9_5_2, i6 %knn_set_V_load_17, i6 %knn_set_V_load_16_080_2_5

]]></Node>
<StgValue><ssdm name="p_080_2_5_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:96  %knn_set_V_load_18 = load i6* %knn_set_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_18"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:99  %knn_set_V_load_19 = load i6* %knn_set_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:83  %tmp_15 = or i1 %tmp_9_5, %tmp_9_4_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:85  %min_dist_record_2_4_2_cast_cast = select i1 %tmp_9_5, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_4_2_cast_cast"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:86  %min_dist_record_2_5 = select i1 %tmp_15, i3 %min_dist_record_2_4_2_cast_cast, i3 %p_min_dist_record_2_4

]]></Node>
<StgValue><ssdm name="min_dist_record_2_5"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:93  %tmp_16 = or i1 %tmp_9_5_2, %tmp_9_5_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:94  %p_min_dist_record_2_5_cast_cast = select i1 %tmp_9_5_2, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_5_cast_cast"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:95  %min_dist_record_2_5_2 = select i1 %tmp_16, i3 %p_min_dist_record_2_5_cast_cast, i3 %min_dist_record_2_5

]]></Node>
<StgValue><ssdm name="min_dist_record_2_5_2"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:96  %knn_set_V_load_18 = load i6* %knn_set_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_18"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:97  %tmp_9_6 = icmp ult i6 %knn_set_V_load_18, %p_080_2_5_2

]]></Node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:98  %p_080_2_6 = select i1 %tmp_9_6, i6 %knn_set_V_load_18, i6 %p_080_2_5_2

]]></Node>
<StgValue><ssdm name="p_080_2_6"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:99  %knn_set_V_load_19 = load i6* %knn_set_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_19"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:100  %tmp_9_6_1 = icmp ult i6 %knn_set_V_load_19, %p_080_2_6

]]></Node>
<StgValue><ssdm name="tmp_9_6_1"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:101  %knn_set_V_load_19_080_2_6 = select i1 %tmp_9_6_1, i6 %knn_set_V_load_19, i6 %p_080_2_6

]]></Node>
<StgValue><ssdm name="knn_set_V_load_19_080_2_6"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:108  %knn_set_V_load_20 = load i6* %knn_set_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_20"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:111  %knn_set_V_load_21 = load i6* %knn_set_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="191" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:82  %p_072_2_4_2_cast_cast = select i1 %tmp_9_5, i4 5, i4 4

]]></Node>
<StgValue><ssdm name="p_072_2_4_2_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:84  %p_072_2_5 = select i1 %tmp_15, i4 %p_072_2_4_2_cast_cast, i4 %p_072_2_4

]]></Node>
<StgValue><ssdm name="p_072_2_5"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:102  %tmp_17 = or i1 %tmp_9_6_1, %tmp_9_6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:103  %p_072_2_5_2_cast = select i1 %tmp_17, i4 6, i4 5

]]></Node>
<StgValue><ssdm name="p_072_2_5_2_cast"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:104  %tmp_18 = or i1 %tmp_17, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:105  %p_072_2_6 = select i1 %tmp_18, i4 %p_072_2_5_2_cast, i4 %p_072_2_5

]]></Node>
<StgValue><ssdm name="p_072_2_6"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:108  %knn_set_V_load_20 = load i6* %knn_set_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_20"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:109  %tmp_9_6_2 = icmp ult i6 %knn_set_V_load_20, %knn_set_V_load_19_080_2_6

]]></Node>
<StgValue><ssdm name="tmp_9_6_2"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:110  %p_080_2_6_2 = select i1 %tmp_9_6_2, i6 %knn_set_V_load_20, i6 %knn_set_V_load_19_080_2_6

]]></Node>
<StgValue><ssdm name="p_080_2_6_2"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:111  %knn_set_V_load_21 = load i6* %knn_set_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_21"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:112  %tmp_9_7 = icmp ult i6 %knn_set_V_load_21, %p_080_2_6_2

]]></Node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:113  %p_080_2_7 = select i1 %tmp_9_7, i6 %knn_set_V_load_21, i6 %p_080_2_6_2

]]></Node>
<StgValue><ssdm name="p_080_2_7"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:119  %knn_set_V_load_22 = load i6* %knn_set_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_22"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:122  %knn_set_V_load_23 = load i6* %knn_set_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:106  %min_dist_record_2_6_cast = zext i1 %tmp_9_6_1 to i3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_6_cast"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:107  %p_min_dist_record_2_6 = select i1 %tmp_17, i3 %min_dist_record_2_6_cast, i3 %min_dist_record_2_5_2

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_6"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:115  %tmp_19 = or i1 %tmp_9_7, %tmp_9_6_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:117  %min_dist_record_2_6_2_cast_cast = select i1 %tmp_9_7, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_6_2_cast_cast"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:118  %min_dist_record_2_7 = select i1 %tmp_19, i3 %min_dist_record_2_6_2_cast_cast, i3 %p_min_dist_record_2_6

]]></Node>
<StgValue><ssdm name="min_dist_record_2_7"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:119  %knn_set_V_load_22 = load i6* %knn_set_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_22"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:120  %tmp_9_7_1 = icmp ult i6 %knn_set_V_load_22, %p_080_2_7

]]></Node>
<StgValue><ssdm name="tmp_9_7_1"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:121  %knn_set_V_load_22_080_2_7 = select i1 %tmp_9_7_1, i6 %knn_set_V_load_22, i6 %p_080_2_7

]]></Node>
<StgValue><ssdm name="knn_set_V_load_22_080_2_7"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:122  %knn_set_V_load_23 = load i6* %knn_set_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_23"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:123  %tmp_9_7_2 = icmp ult i6 %knn_set_V_load_23, %knn_set_V_load_22_080_2_7

]]></Node>
<StgValue><ssdm name="tmp_9_7_2"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:124  %p_080_2_7_2 = select i1 %tmp_9_7_2, i6 %knn_set_V_load_23, i6 %knn_set_V_load_22_080_2_7

]]></Node>
<StgValue><ssdm name="p_080_2_7_2"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:128  %knn_set_V_load_24 = load i6* %knn_set_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_24"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:131  %knn_set_V_load_25 = load i6* %knn_set_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:128  %knn_set_V_load_24 = load i6* %knn_set_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_24"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:129  %tmp_9_8 = icmp ult i6 %knn_set_V_load_24, %p_080_2_7_2

]]></Node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:130  %p_080_2_8 = select i1 %tmp_9_8, i6 %knn_set_V_load_24, i6 %p_080_2_7_2

]]></Node>
<StgValue><ssdm name="p_080_2_8"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:131  %knn_set_V_load_25 = load i6* %knn_set_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_25"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:132  %tmp_9_8_1 = icmp ult i6 %knn_set_V_load_25, %p_080_2_8

]]></Node>
<StgValue><ssdm name="tmp_9_8_1"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:133  %knn_set_V_load_25_080_2_8 = select i1 %tmp_9_8_1, i6 %knn_set_V_load_25, i6 %p_080_2_8

]]></Node>
<StgValue><ssdm name="knn_set_V_load_25_080_2_8"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:140  %knn_set_V_load_26 = load i6* %knn_set_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_26"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:143  %knn_set_V_load_27 = load i6* %knn_set_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="226" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:114  %p_072_2_6_2_cast_cast = select i1 %tmp_9_7, i4 7, i4 6

]]></Node>
<StgValue><ssdm name="p_072_2_6_2_cast_cast"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:116  %p_072_2_7 = select i1 %tmp_19, i4 %p_072_2_6_2_cast_cast, i4 %p_072_2_6

]]></Node>
<StgValue><ssdm name="p_072_2_7"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:125  %tmp_20 = or i1 %tmp_9_7_2, %tmp_9_7_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:126  %p_min_dist_record_2_7_cast_cast = select i1 %tmp_9_7_2, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_7_cast_cast"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:127  %min_dist_record_2_7_2 = select i1 %tmp_20, i3 %p_min_dist_record_2_7_cast_cast, i3 %min_dist_record_2_7

]]></Node>
<StgValue><ssdm name="min_dist_record_2_7_2"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:134  %tmp_21 = or i1 %tmp_9_8_1, %tmp_9_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:135  %p_072_2_7_2 = select i1 %tmp_21, i4 -8, i4 7

]]></Node>
<StgValue><ssdm name="p_072_2_7_2"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:136  %tmp_22 = or i1 %tmp_21, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:137  %p_072_2_8 = select i1 %tmp_22, i4 %p_072_2_7_2, i4 %p_072_2_7

]]></Node>
<StgValue><ssdm name="p_072_2_8"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:138  %min_dist_record_2_8_cast = zext i1 %tmp_9_8_1 to i3

]]></Node>
<StgValue><ssdm name="min_dist_record_2_8_cast"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:139  %p_min_dist_record_2_8 = select i1 %tmp_21, i3 %min_dist_record_2_8_cast, i3 %min_dist_record_2_7_2

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_8"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:140  %knn_set_V_load_26 = load i6* %knn_set_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_26"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:141  %tmp_9_8_2 = icmp ult i6 %knn_set_V_load_26, %knn_set_V_load_25_080_2_8

]]></Node>
<StgValue><ssdm name="tmp_9_8_2"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:142  %p_080_2_8_2 = select i1 %tmp_9_8_2, i6 %knn_set_V_load_26, i6 %knn_set_V_load_25_080_2_8

]]></Node>
<StgValue><ssdm name="p_080_2_8_2"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:143  %knn_set_V_load_27 = load i6* %knn_set_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_27"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:144  %tmp_9_9 = icmp ult i6 %knn_set_V_load_27, %p_080_2_8_2

]]></Node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:145  %p_080_2_9 = select i1 %tmp_9_9, i6 %knn_set_V_load_27, i6 %p_080_2_8_2

]]></Node>
<StgValue><ssdm name="p_080_2_9"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:151  %knn_set_V_load_28 = load i6* %knn_set_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_28"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:154  %knn_set_V_load_29 = load i6* %knn_set_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="245" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:147  %tmp_23 = or i1 %tmp_9_9, %tmp_9_8_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:151  %knn_set_V_load_28 = load i6* %knn_set_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_28"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:152  %tmp_9_9_1 = icmp ult i6 %knn_set_V_load_28, %p_080_2_9

]]></Node>
<StgValue><ssdm name="tmp_9_9_1"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader.0:153  %knn_set_V_load_28_080_2_9 = select i1 %tmp_9_9_1, i6 %knn_set_V_load_28, i6 %p_080_2_9

]]></Node>
<StgValue><ssdm name="knn_set_V_load_28_080_2_9"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:154  %knn_set_V_load_29 = load i6* %knn_set_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="knn_set_V_load_29"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:155  %tmp_9_9_2 = icmp ult i6 %knn_set_V_load_29, %knn_set_V_load_28_080_2_9

]]></Node>
<StgValue><ssdm name="tmp_9_9_2"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:156  %tmp_24 = or i1 %tmp_9_9_2, %tmp_9_9_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="252" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:146  %p_072_2_8_2 = select i1 %tmp_9_9, i4 -7, i4 -8

]]></Node>
<StgValue><ssdm name="p_072_2_8_2"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:148  %p_072_2_9 = select i1 %tmp_23, i4 %p_072_2_8_2, i4 %p_072_2_8

]]></Node>
<StgValue><ssdm name="p_072_2_9"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:149  %min_dist_record_2_8_2_cast_cast = select i1 %tmp_9_9, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="min_dist_record_2_8_2_cast_cast"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:150  %min_dist_record_2_9 = select i1 %tmp_23, i3 %min_dist_record_2_8_2_cast_cast, i3 %p_min_dist_record_2_8

]]></Node>
<StgValue><ssdm name="min_dist_record_2_9"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:157  %p_072_2_9_2 = select i1 %tmp_24, i4 -7, i4 %p_072_2_9

]]></Node>
<StgValue><ssdm name="p_072_2_9_2"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:158  %p_min_dist_record_2_9_cast_cast = select i1 %tmp_9_9_2, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="p_min_dist_record_2_9_cast_cast"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:159  %min_dist_record_2_9_2 = select i1 %tmp_24, i3 %p_min_dist_record_2_9_cast_cast, i3 %min_dist_record_2_9

]]></Node>
<StgValue><ssdm name="min_dist_record_2_9_2"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:160  %tmp_2 = zext i4 %p_072_2_9_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:161  %score_addr_2 = getelementptr inbounds [10 x i32]* %score, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="score_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:162  %score_load = load i32* %score_addr_2, align 4

]]></Node>
<StgValue><ssdm name="score_load"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:165  %lhs_V_cast2 = zext i4 %p_072_2_9_2 to i7

]]></Node>
<StgValue><ssdm name="lhs_V_cast2"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:166  %p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_072_2_9_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:167  %p_shl2_cast = zext i6 %p_shl2 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:168  %r_V = sub i7 %p_shl2_cast, %lhs_V_cast2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="36" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:169  %r_V_cast = sext i7 %r_V to i36

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="37" op_0_bw="36">
<![CDATA[
.preheader.preheader.0:170  %lhs_V = zext i36 %r_V_cast to i37

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="37" op_0_bw="3">
<![CDATA[
.preheader.preheader.0:171  %rhs_V = zext i3 %min_dist_record_2_9_2 to i37

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader.preheader.0:172  %r_V_1 = add nsw i37 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="37">
<![CDATA[
.preheader.preheader.0:173  %tmp_4 = sext i37 %r_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:174  %knn_set_V_addr_30 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="knn_set_V_addr_30"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:175  store i6 -14, i6* %knn_set_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.0:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader.0:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:162  %score_load = load i32* %score_addr_2, align 4

]]></Node>
<StgValue><ssdm name="score_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:163  %tmp_3 = add nsw i32 %score_load, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:164  store i32 %tmp_3, i32* %score_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:176  br label %.preheader118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3:0  %agg_result_V = phi i4 [ %min_index_V_agg_result_V, %._crit_edge119 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3:1  %max_score = phi i32 [ %max_score_2_max_score, %._crit_edge119 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="max_score"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3:2  %min_index_V = phi i4 [ %i_2, %._crit_edge119 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="min_index_V"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %exitcond = icmp eq i4 %min_index_V, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:4  %i_2 = add i4 %min_index_V, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %exitcond, label %3, label %._crit_edge119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge119:2  %tmp_s = zext i4 %min_index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge119:3  %score_addr_1 = getelementptr inbounds [10 x i32]* %score, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="score_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge119:4  %max_score_1 = load i32* %score_addr_1, align 4

]]></Node>
<StgValue><ssdm name="max_score_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge119:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge119:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge119:4  %max_score_1 = load i32* %score_addr_1, align 4

]]></Node>
<StgValue><ssdm name="max_score_1"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge119:5  %tmp_1 = icmp sgt i32 %max_score_1, %max_score

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge119:6  %min_index_V_agg_result_V = select i1 %tmp_1, i4 %min_index_V, i4 %agg_result_V

]]></Node>
<StgValue><ssdm name="min_index_V_agg_result_V"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge119:7  %max_score_2_max_score = select i1 %tmp_1, i32 %max_score_1, i32 %max_score

]]></Node>
<StgValue><ssdm name="max_score_2_max_score"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge119:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="4">
<![CDATA[
:0  ret i4 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
