// Seed: 3186351635
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    output wor id_15,
    input supply0 id_16
);
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output logic id_3
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_14 = 0;
  always id_3 <= 1;
endmodule
