Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/cache_test_isim_beh.exe -prj C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/cache_test_beh.prj cache_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/rom.v" into library work
Analyzing Verilog file "C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/offchip_memory.v" into library work
Analyzing Verilog file "C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/Cache_2way_Associative.v" into library work
Analyzing Verilog file "C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/memory_hierarchy.v" into library work
Analyzing Verilog file "C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/cache_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105632 KB
Fuse CPU Usage: 280 ms
Compiling module Cache_2way_Associative
Compiling module rom
Compiling module offchip_memory
Compiling module memory_hierarchy
Compiling module cache_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/jorgepereira/Desktop/Cache_projects/Instruction_Cache/cache_test_isim_beh.exe
Fuse Memory Usage: 111248 KB
Fuse CPU Usage: 374 ms
