INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sources_1/new/master_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_bd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sources_1/new/slave_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity slave_bd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sim_1/new/ms_bd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ms_bd_tb
