<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='115' c='_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1059' ll='1066' type='const llvm::TargetRegisterClass * llvm::SIInstrInfo::getRegClass(const llvm::MCInstrDesc &amp; TID, unsigned int OpNum, const llvm::TargetRegisterInfo * TRI, const llvm::MachineFunction &amp; MF) const'/>
