---
layout: default
title: ‰∫∫Â∑•Êô∫ËÉΩËäØÁâáËÆæËÆ°ÂØºËÆ∫
---

## COURSE INFORMATION

- Lecture Location: ÁáïÂõ≠Ê†°Âå∫-‰∏âÊïô(ÂàòÂçøÊ•º)406
- Lecture time:	8:00am-9:50amÔºåÂë®‰∏Ä(ÂçïÂèåÂë®)&Âë®‰∫å(ÂçïÂë®)
- Instructor: Dr. Bonan Yan ÁáïÂçöÂçó (site: [bonany.cc](https://bonany.cc))
- Email:	bonanyan AT pku.edu.cn

## AGENDA

| No. | Week | Date       | Lecture                                                                     | Type         | Assignment                                                                                               |
| --- | ---- | ---------- | :-------------------------------------------------------------------------- | :----------- | -------------------------------------------------------------------------------------------------------- |
| 1   | 1    | Mon, 9/11  | Class Introduction-I [\[slides\]](/assets/lec/Lec1_intro.pdf)               | Lecture      |                                                                                                          |
| 2   | 1    | Tue, 9/12  | Class Introduction-II                                                       | Lecture      |                                                                                                          |
| 3   | 2    | Mon, 9/18  | Class Introduction-II                                                       | Lecture      |                                                                                                          |
| 4   | 3    | Mon, 9/25  | Advanced HDL basics & Timing-I [\[slides\]](/assets/lec/Lec2_verilog.pdf)   | Lecture      |                                                                                                          |
| 5   | 3    | Tue, 9/26  | Advanced HDL basics & Timing-II                                             |              | FSM Templates:[1](/assets/other/mealy_state_machine_v.zip), [2](/assets/other/moore_state_machine_v.zip) |
| 6   | 4    | Mon, 10/2  | Happy holiday! No lectureüòÉ                                                |              |                                                                                                          |
| 7   | 5    | Mon, 10/9  | Advanced HDL basics & Timing-III                                            |              | [assignment1](/assets/assignment/assignment_1.pdf), due 23:59:00, 11/1/2023                              |
| 8   | 6    | Mon, 10/16 | Data Formats & Circuits-I [\[slides\]](/assets/lec/Lec3_mem_arithmetic.pdf) | Lecture      |                                                                                                          |
| 9   | 6    | Tue, 10/17 | Data Formats & Circuits-II                                                  | Lecture      |                                                                                                          |
| 10  | 7    | Mon, 10/23 | Data Formats & Circuits-III                                                 | Lecture      |                                                                                                          |
| 11  | 7    | Tue, 10/24 | Instrumentalism Intro of DNN - I  [\[slides\]](/assets/lec/Lec4_nn.pdf)     | Lecture      |                                                                                                          |
| 12  | 8    | Mon, 10/30 | Instrumentalism Intro of DNN - II                                           | Lecture      |                                                                                                          |
| 13  | 9    | Mon, 11/6  | Transformer Architecture Discussion                                         | Lecture      |                                                                                                          |
| 14  | 9    | Tue, 11/7  | Project Define                                                              | Lab          |                                                                                                          |
| 15  | 10   | Mon, 11/13 | Systolic Array-I                                                            | Workshop     |                                                                                                          |
| 16  | 11   | Mon, 11/20 | Systolic Array-II                                                           | Workshop     |                                                                                                          |
| 17  | 11   | Tue, 11/21 | Transformer Module                                                          | Workshop     |                                                                                                          |
| 18  | 12   | Mon, 11/27 | Datapath-I                                                                  | Workshop     |                                                                                                          |
| 19  | 13   | Mon, 12/4  | Datapath-II                                                                 | Lecture      |                                                                                                          |
| 20  | 13   | Tue, 12/5  | CPU architecture-I                                                          | Lecture      |                                                                                                          |
| 21  | 14   | Mon, 12/11 | CPU architecture-II                                                         | Workshop     |                                                                                                          |
| 22  | 15   | Mon, 12/18 | Programmability?                                                            | Workshop     |                                                                                                          |
| 23  | 15   | Tue, 12/19 | Benchmark                                                                   | Workshop     |                                                                                                          |
| 24  | 16   | Mon, 12/25 | Project Final Presentation                                                  | Presentation |                                                                                                          |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
- Final Paper : 40%
