<html>
  <head>
    <meta charset="utf-8"/>
  </head>
  <body>
    <div>
      <h1>Free and Open Source Software (FOSS)</h1>
      <table border="1">
        <tr>
          <td> Name </td>
          <td> Architecture </td>
          <td> License </td>
          <td> Autorouter </td>
          <td> Comment </td>
        </tr>
        <tr>
          <td> ChipVault </td>
          <td> </td>
          <td> GPL </td>
          <td> </td>
          <td> Terminal based vi wrapper for HDL </td>
        </tr>
        <tr>
          <td> Electric </td>
          <td> *BSD, Java </td>
          <td> GPL </td>
          <td> Yes </td>
          <td>
            VLSI circuit design tool with connectivity at all levels. Can also be used for schematic entry and PCB design.
          </td>
        </tr>
        <tr>
          <td> FreePCB </td>
          <td> w32 </td>
          <td> GPL </td>
          <td> Yes </td>
          <td>
            A printed circuit board design program for Microsoft Windows. FreePCB allows for up to 16 copper layers, both metric and English units, and export of designs in Gerber format. Boards can be partially or fully autorouted with the FreeRouting autorouter by using the FpcROUTE Specctra DSN file translator.
          </td>
        </tr>
        <tr>
          <td> Icarus Verilog </td>
          <td> *BSD, Linux, Mac </td>
          <td> GPL </td>
          <td> </td>
          <td> Verilog simulator </td>
        </tr>
        <tr>
          <td> KTechLab </td>
          <td> Linux </td>
          <td> GPL </td>
          <td> n/a </td>
          <td>
            KTechLab is a schematic capture and simulator. It is specifically geared toward mixed signal simulation of analog components and small digital processors.
          </td>
        </tr>
        <tr>
          <td> Magic </td>
          <td> Linux </td>
          <td> BSD license </td>
          <td> no </td>
          <td> a popular very-large-scale integration layout tool </td>
        </tr>
        <tr>
          <td> Oregano </td>
          <td> </td>
          <td> GPL </td>
          <td> no </td>
          <td> schematic capture + spice simulation </td>
        </tr>
        <tr>
          <td> Quite Universal Circuit Simulator </td>
          <td> Linux, Solaris, Mac, NetBSD, FreeBSD, w32 </td>
          <td> GPL </td>
          <td> </td>
          <td> Schematic capture + Verilog + VHDL + simulation </td>
        </tr>
        <tr>
          <td> Verilator </td>
          <td> Posix </td>
          <td> GPL </td>
          <td> </td>
          <td>
            Verilator is the fastest free Verilog HDL simulator. It compiles synthesizable Verilog into cycle accurate C++ or SystemC code following 2-state synthesis (zero delay) semantics. Benchmarks reported on its website suggest it is several times faster than commercial event driven simulators such as ModelSim, NC-Verilog and VCS, while not quite as fast as commercial cycle accurate modeling tools such as Carbon ModelStudio and ARC VTOC.
          </td>
        </tr>
        <tr>
          <td> XCircuit </td>
          <td> Unix </td>
          <td> GPL </td>
          <td> </td>
          <td> Used to produce netlists and publish high-quality drawings. </td>
        </tr>
      </table>
    </div>
    <div>
      <h1>Comparison of EDA packages</h1>
      <table border="1">
        <tr>
          <td> Application and developer </td>
          <td> Latest version/release + date </td>
          <td> Schematic? </td>
          <td> Simulation? </td>
          <td> PCB editing? </td>
          <td> Runs on POSIX style systems? </td>
          <td> Runs on Windows? </td>
          <td> Other platforms? </td>
          <td>
            Open
            <br/>
            source?
          </td>
          <td> User Interface Language(s) </td>
          <td> Imports </td>
          <td> Exports </td>
          <td> Scripting support </td>
        </tr>
        <tr>
          <td> Advanced Design System by Agilent EEsof EDA </td>
          <td>
            2011.05
            <br/>
            2011-05
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> Linux, Solaris </td>
          <td> No </td>
          <td> en </td>
          <td> HSPICE, SPICE, Spectre netlists; Gerber/drill, ODB++, artwork; more </td>
          <td> HSPICE, SPICE, Spectre netlists; Gerber/drill, ODB++, artwork; more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Active-HDL by Aldec </td>
          <td>
            2011-10
            <br/>
            9.1
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> EDIF, Viewlogic, more </td>
          <td> PDF, HTML, Verilog, VHDL, EDIF, Zuken, more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Altium Designer (former Protel) and PCAD by Altium </td>
          <td>
            2013-02-13
            <br/>
            Release 2013
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Multilingual </td>
          <td>
            OrCAD, Allegro, PADS Logic, PADS PCB, Expedition, DxDesigner, EAGLE, Gerber, STEP, IDF, more
          </td>
          <td> PDF, Gerber/drill, ODB++, DXF, STEP, OrCAD, more </td>
          <td> Delphi, JS, VB </td>
        </tr>
        <tr>
          <td> AutoTRAX DEX by DEX 2020 </td>
          <td>
            2012-10-05
            <br/>
            1.11.37
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Various </td>
          <td> EAGLE, P-CAD, PADS, OrCAD, Gerber, DXF </td>
          <td> Gerber/drill, DXF, P-CAD, PADS, OrCAD </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> CADSTAR, Board Designer, and Visula by Zuken </td>
          <td>
            2011-11-08
            <br/>
            13
          </td>
          <td> Yes </td>
          <td> Yes, Spice </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> PADS, OrCAD, P-CAD, Protel, DXF, IDF </td>
          <td> PDF, Gerber/drill, ODB++, DXF, IDF more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> CircuitLogix by Logic Design Inc. </td>
          <td>
            2013-01
            <br/>
            Release 9.1
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> SPICE, Gerber, DXF </td>
          <td> SPICE, PDF, Gerber, DXF, </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> CR-5000 by Zuken </td>
          <td>
            2011-05-17
            <br/>
            13
          </td>
          <td> Yes </td>
          <td> Yes, SI &amp; PI </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> UNIX, Linux </td>
          <td> No </td>
          <td> en, jp </td>
          <td> EDIF, DXF, IGES, IDF, BSDL, STEP, ACIS, Gerber/drill, more </td>
          <td>
            PDF, Gerber/drill, ODB++ (must request), DXF, STEP, IPC D-356, IPC-2581, EPS, ACIS
          </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> DipTrace by Novarm </td>
          <td>
            2012-10-19
            <br/>
            2.3
          </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Mac, Wine </td>
          <td> No </td>
          <td> 18 languages </td>
          <td> EAGLE, P-CAD, PADS, OrCAD, Gerber, DXF </td>
          <td> Gerber/drill, DXF, P-CAD, PADS, OrCAD </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> DesignSpark PCB from RS Components </td>
          <td>
            2014-09-01
            <br/>
            6.1
          </td>
          <td> Yes </td>
          <td> Yes, Spice </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Various </td>
          <td> EAGLE, DXF, EDIF </td>
          <td> Gerber/drill, IDF, PDF, more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> EAGLE by CadSoft Computer </td>
          <td>
            2013-08-07
            <br/>
            6.5.0
          </td>
          <td> Yes </td>
          <td> LTspice </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux, Mac </td>
          <td> No </td>
          <td> de, en, zh, hu </td>
          <td>
            EAGLE (XML), ACCEL (P-CAD, Altium, Protel), ULTIBOARD, Netlists, BMP, Custom
          </td>
          <td>
            EAGLE (XML), Protel, Netlists, Images, PDF, Gerber, Excellon, Sieb&amp;Meyer, HPGL, PostScript/EPS, PDF, Images, HyperLynx, Custom
          </td>
          <td> Proprietary User Language Programming (ULP) </td>
        </tr>
        <tr>
          <td> Easy-PC, by Number One Systems </td>
          <td>
            2013-07-20
            <br/>
            Version 17
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> Board Maker, Eagle, Ultiboard </td>
          <td> PDF, Gerber/drill, ODB++, DXF, IDF more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> EDWinXP from Visionics </td>
          <td>
            2010-02
            <br/>
            1.90
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en, jp </td>
          <td> ODB++ </td>
          <td> ODB++ </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Fritzing </td>
          <td>
            2014-07-14
            <br/>
            0.9.0b
          </td>
          <td> Yes, + breadboard </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux, Mac </td>
          <td> Yes </td>
          <td> en, de, nl, es, it, fr, pt, ru, zh, jp, ... </td>
          <td> gEDA symbols, KiCad symbols, SVG </td>
          <td> Gerber, DIY etching, BOM, SVG, PDF, EPS </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> gEDA </td>
          <td>
            2013-09-25
            <br/>
            1.8.2
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux, Mac </td>
          <td> Yes </td>
          <td> en </td>
          <td> Unknown </td>
          <td> Gerber/drill </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> KiCad </td>
          <td> 2013-07-07-BZR4022 </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux, Mac </td>
          <td> Yes </td>
          <td> de, en, es, fr, pt, ru </td>
          <td> TinyCAD net lists, OrCAD EDIF </td>
          <td> PDF, Gerber/drill, netlist, VRML2, IDFv3 </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Upverter </td>
          <td> 2014-08-29-3.0 </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux, Mac </td>
          <td> No </td>
          <td> en </td>
          <td> Altium, OrCad, PDF, OpenJSON, Eagle </td>
          <td>
            PDF, Gerber/drill, netlist, PADS Layout Netlist, Tempo Automation, Pick and Place CSV, High-Res PNG, STL, CSV-formatted drill chart, CSV-formatted list of all parts
          </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td>
            Various SmartSpice, Expert, Guardian, Hipex, and more products by Silvaco
          </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Linux </td>
          <td> No </td>
          <td> en, cn, kr, jp </td>
          <td> Various: HSPICE, Spectre, Verilog-A, SPICE, EDIF, GDSII </td>
          <td> Various: SPICE, SPEF, GDSII </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td>
            Various (Board Station, PADS, Expedition, DxDesigner, HyperLynx, ECAD Collaborator...), by Mentor Graphics
          </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> ODB++ </td>
          <td> GGerber/drill, BoM, IDF, ODB++ </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Micro-Cap by Spectrum Software </td>
          <td>
            2014-07-14
            <br/>
            11
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en, jp </td>
          <td> HSPICE, PSPICE, SPICE3, netlists, Images, IBIS, Touchstone </td>
          <td>
            SPICE text file, netlist, BOM ,Protel,Accel,OrCad,PADS netlists, Schematic and Analysis Plots Images, Numeric Output Text,Excel
          </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Proteus by Labcenter Electronics </td>
          <td> 8.1 </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> Unknown </td>
          <td>
            netlist, ODB++, BoM, Gerber/drill, IDF, BMP, HTML, CSV, DXF, 3D DXF, STL, PDF, EMF, EPS, HPGL and more
          </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> PCB Investigator by easyLogix Schindler &amp; Schill GmbH </td>
          <td>
            2012-06
            <br/>
            3.4.4
          </td>
          <td> No </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> ODB++, Gerber/drill, Sieb&amp;Meyer, GenCAD 1.4, DXF, IPC2581 </td>
          <td> ODB++, DXF, Catia-Script, X-File, BOM, GenCAD 1.4, Gerber, other </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Pulsonix </td>
          <td>
            2013-08-20
            <br/>
            Release 8.0
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td>
            Allegro, Altium, CadStar, Eagle, OrCAD, PADs, P-CAD, Protel, Gerber, STEP, DXF, IDF, more
          </td>
          <td> Gerber/drill, ODB++, PDF, DXF, STEP, IDF, BOM, more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> SLASH by Dolphin Integration </td>
          <td>
            2013, December
            <br/>
            Release 6.1
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td> EDIF, ASCII, Several netlist formats </td>
          <td> EDIF, Several netlist formats, CSDF, SPI3, more </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> TARGET 3001! </td>
          <td>
            V17.2.0.48
            <br/>
            2014-10-29
          </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en, de, fr </td>
          <td> EAGLE, DXF, Gerber, XGerber, Excellon, BMP, CXF, STEP 3D </td>
          <td>
            XGerber, Excellon, HPGL, G-Code (Milling), CXF, STEP 3D, BOMs, Pick&amp;Place, Testpoints, Netlists, OBJ, POV-RAY
          </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> NI Ultiboard and Multisim by National Instruments </td>
          <td> 13 </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> No </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> en </td>
          <td>
            MS*, MP*, EWB, Spice, OrCAD, UltiCap, Protel, Gerber, DXF, Ultiboard 4&amp;5, Calay
          </td>
          <td> BOM, Gerber/drill, IGES (3D), DXF (2D &amp; 3D), SVG </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Various Allegro and OrCAD products by Cadence Design Systems </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> AIX, Solaris, Linux </td>
          <td> No </td>
          <td> Several </td>
          <td> Gerber, DXF, IDF, IFF, PADS, PCAD </td>
          <td> DXF, IDF, IPC356, OrCAD netlist, ODB++ </td>
          <td> Proprietary SKILL language, and some TCL </td>
        </tr>
        <tr>
          <td> Viewlogic by Synopsys </td>
          <td> Unknown </td>
          <td> No </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Unknown </td>
          <td> No </td>
          <td> en </td>
          <td> Unknown </td>
          <td> Unknown </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> Scheme-it by Digi-Key </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> No </td>
          <td> No </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Web application </td>
          <td> No </td>
          <td> en </td>
          <td> Unknown </td>
          <td> Unknown </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> EasyEDA </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> Yes, Spice </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Web application </td>
          <td> No </td>
          <td> en, zh, jp, fr, po </td>
          <td> Eagle, Altium, Kicad, LTspice </td>
          <td> Gerber, PNG, SVG, PDF </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
        <tr>
          <td> 123D Circuits by Autodesk </td>
          <td> N/A </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Yes </td>
          <td> Web application </td>
          <td> No </td>
          <td> en </td>
          <td> Eagle </td>
          <td> Gerber </td>
          <td> /!\ Not defined /!\ </td>
        </tr>
      </table>
    </div>
  </body>
</html>