Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sa2ul_rm","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sa2ul_rm.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":23,"01b":23,"0byte":3,"0x0":[3,13,77],"0x00":[3,13,20,39,55,71],"0x00000000":[20,31,47,63],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x0001":21,"0x00010005":20,"0x0002":21,"0x0002u":3,"0x0004":21,"0x0005u":7,"0x0008":21,"0x000au":3,"0x000bu":21,"0x000cu":23,"0x000du":24,"0x000eu":22,"0x0010":21,"0x0020":21,"0x0020u":3,"0x003":[39,55],"0x00300000":[31,47],"0x003000ff":[31,47],"0x00c0":[39,55],"0x01":[5,35,39,51,55,67,71],"0x0100":5,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x02":[35,39,51,55,67,71],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":21,"0x03":[39,55,67,71],"0x04":[39,55,67,71],"0x05":[39,55,71],"0x06":[67,71],"0x061":[39,55],"0x062":[39,55],"0x064":[39,55],"0x07":[39,55,67,71],"0x079":71,"0x07a":71,"0x07b":71,"0x08":[67,71],"0x080":71,"0x082":71,"0x083":71,"0x086":71,"0x087":71,"0x088":71,"0x089":71,"0x09":67,"0x091":[39,55],"0x09c":[39,55],"0x0a":[39,55,71],"0x0b":[39,55,71],"0x0b3":[39,55],"0x0b4":[39,55],"0x0b5":[39,55],"0x0b6":[39,55],"0x0b9":[39,55],"0x0bb":[39,55],"0x0bc":[39,55],"0x0bd":[39,55],"0x0be":[39,55],"0x0bf":[39,55],"0x0c":71,"0x0c2":[39,55],"0x0c3":[39,55],"0x0cf":71,"0x0d":[39,55,71],"0x0d0":71,"0x0d1":71,"0x0d2":71,"0x0d3":71,"0x0d4":71,"0x0d5":71,"0x0e":[39,55,71],"0x0e9":71,"0x0ea":71,"0x0eb":71,"0x0ec":71,"0x0ed":71,"0x0f":[39,55,71],"0x1":[13,27],"0x10":[3,71],"0x1000":[8,27,37,53,69],"0x1000u":8,"0x1001":[8,37,53],"0x1001u":8,"0x1077":[37,53],"0x108b":69,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":77,"0x1120":11,"0x1120u":11,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":21,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x1300":9,"0x1300u":9,"0x1500u":23,"0x1840":[39,55],"0x1880":[39,55],"0x1900":[39,55],"0x1e40":71,"0x1e80":71,"0x1ec0":71,"0x1u":[42,58,73],"0x2":[13,27],"0x20":[3,20,35,37,51,53,67,69],"0x2000":71,"0x20210102":20,"0x2080":71,"0x20c0":71,"0x21":[35,51,67],"0x2180":71,"0x21c0":71,"0x22":[35,51],"0x2200":71,"0x2223":20,"0x2240":71,"0x23":[35,51],"0x23be":[],"0x2440":[39,55],"0x2700":[39,55],"0x2800u":[40,56],"0x283c0000":[31,47,63],"0x283c001f":[31,47,63],"0x28400000":[31,47,63],"0x28401fff":[31,47,63],"0x28440000":[31,47,63],"0x2847ffff":[31,47,63],"0x28480000":[31,47,63],"0x28481fff":[31,47,63],"0x284a0000":[31,47,63],"0x284a3fff":[31,47,63],"0x284c0000":[31,47,63],"0x284c3fff":[31,47,63],"0x28560000":[31,47,63],"0x28563fff":[31,47],"0x2856ffff":63,"0x28570000":[31,47,63],"0x2857007f":[31,47],"0x285701ff":63,"0x28580000":[31,47,63],"0x28580fff":[31,47,63],"0x28590000":[31,47,63],"0x285900ff":[31,47,63],"0x285a0000":[31,47,63],"0x285a3fff":[31,47,63],"0x285b0000":[31,47,63],"0x285c0000":[31,47,63],"0x285c00ff":[31,47,63],"0x285d0000":[31,47,63],"0x285d03ff":[31,47,63],"0x2a280000":[31,47,63],"0x2a29ffff":[31,47,63],"0x2a47ffff":[31,47,63],"0x2a500000":[31,47,63],"0x2a53ffff":[31,47,63],"0x2a580000":[31,47,63],"0x2a5bffff":[31,47,63],"0x2a600000":[31,47,63],"0x2a6fffff":[31,47,63],"0x2a700000":[31,47,63],"0x2a7fffff":[31,47,63],"0x2a800000":[31,47,63],"0x2a83ffff":[31,47,63],"0x2aa00000":[31,47,63],"0x2aa3ffff":[31,47,63],"0x2b000000":[31,47,63],"0x2b3fffff":[31,47,63],"0x2b800000":[31,47,63],"0x2bbfffff":[31,47,63],"0x2cca":[39,55],"0x2ccd":[39,55],"0x2d0a":[39,55],"0x2d0d":[39,55],"0x2d4a":[39,55],"0x2d4d":[39,55],"0x2d80":[39,55],"0x2e40":[39,55],"0x2ec0":[39,55],"0x2ec1":[39,55],"0x2ec2":[39,55],"0x2ec3":[39,55],"0x2ec4":[39,55],"0x2ec5":[39,55],"0x2ec7":[39,55],"0x2eca":[39,55],"0x2ecb":[39,55],"0x2f00":[39,55],"0x2f01":[39,55],"0x2f02":[39,55],"0x2f03":[39,55],"0x2f0a":[39,55],"0x2f0b":[39,55],"0x2f0d":[39,55],"0x2f0e":[39,55],"0x2f0f":[39,55],"0x2f4a":[39,55],"0x2f4d":[39,55],"0x2f80":[39,55],"0x2fc0":[39,55],"0x3":13,"0x30":67,"0x3080":[39,55],"0x30800000":[31,47,63],"0x3080001f":[31,47,63],"0x30801000":[31,47,63],"0x3080101f":[31,47,63],"0x30802000":[31,47,63],"0x3080201f":[31,47,63],"0x3081":[39,55],"0x3082":[39,55],"0x3083":[39,55],"0x308a":[39,55],"0x308b":[39,55],"0x308d":[39,55],"0x308f":[39,55],"0x30900000":[31,47,63],"0x30901fff":[31,47],"0x30907fff":63,"0x30908000":[31,47,63],"0x30909fff":[31,47],"0x3090ffff":63,"0x30940000":[31,47,63],"0x3094ffff":[31,47],"0x3097ffff":63,"0x30b00000":[31,47,63],"0x30b0ffff":[31,47],"0x30b1ffff":63,"0x30c0":[39,55],"0x30c00000":[31,47,63],"0x30c0ffff":[31,47,63],"0x30c1":[39,55],"0x30c2":[39,55],"0x30c3":[39,55],"0x30c5":[39,55],"0x30c7":[39,55],"0x30ca":[39,55],"0x30cb":[39,55],"0x30d00000":[31,47,63],"0x30d07fff":[31,47,63],"0x31040000":[31,47,63],"0x31043fff":[31,47,63],"0x31080000":[31,47,63],"0x310bffff":[31,47,63],"0x31100000":[31,47,63],"0x3110007f":[31,47],"0x31100fff":63,"0x31110000":[31,47,63],"0x31113fff":[31,47,63],"0x31120000":[31,47,63],"0x311200ff":[31,47,63],"0x31130000":[31,47,63],"0x31133fff":[31,47,63],"0x31140000":[31,47,63],"0x31150000":[31,47,63],"0x311500ff":[31,47,63],"0x31160000":[31,47,63],"0x311603ff":[31,47,63],"0x32000000":[31,47,63],"0x3201ffff":[31,47,63],"0x328fffff":[31,47,63],"0x33000000":[31,47,63],"0x3303ffff":[31,47,63],"0x33400000":[31,47,63],"0x3343ffff":[31,47,63],"0x33800000":[31,47,63],"0x339fffff":[31,47,63],"0x33c00000":[31,47,63],"0x33c3ffff":[31,47,63],"0x33c40000":[31,47,63],"0x33c7ffff":[31,47,63],"0x33ca":71,"0x33cd":71,"0x33d00000":[31,47,63],"0x33dfffff":[31,47,63],"0x34000000":[31,47,63],"0x340a":71,"0x340d":71,"0x340fffff":[31,47,63],"0x344a":71,"0x344d":71,"0x3480":71,"0x34c0":71,"0x34c1":71,"0x34c2":71,"0x34c3":71,"0x34c4":71,"0x34c5":71,"0x34c6":71,"0x34c7":71,"0x34c8":71,"0x34ca":71,"0x34cb":71,"0x3500":71,"0x35000000":[31,47,63],"0x3501":71,"0x3502":71,"0x3503":71,"0x350a":71,"0x350b":71,"0x350c":71,"0x350d":71,"0x350e":71,"0x350f":71,"0x350fffff":[31,47],"0x3510":71,"0x351fffff":63,"0x3540":71,"0x38000000":[31,47,63],"0x383fffff":[31,47,63],"0x3a4a":71,"0x3a4d":71,"0x3a80":71,"0x3ac0":71,"0x3ac1":71,"0x3ac2":71,"0x3ac3":71,"0x3ac5":71,"0x3ac7":71,"0x3aca":71,"0x3acb":71,"0x3b00":71,"0x3b01":71,"0x3b02":71,"0x3b03":71,"0x3b0a":71,"0x3b0b":71,"0x3b0d":71,"0x3b0f":71,"0x3b40":71,"0x3c000000":[31,47,63],"0x3c3fffff":[31,47,63],"0x40":27,"0x4000":[37,53,69],"0x4001":[37,53],"0x4003":[37,53,69],"0x4081":24,"0x4081u":21,"0x40c00000":[31,47],"0x40c000ff":[31,47],"0x4100":[37,53,69],"0x4104":[37,53,69],"0x41c00000":[31,47,63],"0x41c7ffff":[31,47],"0x41cfffff":63,"0x4200":[37,53,69],"0x4204":[37,53,69],"0x4300":[37,53,69],"0x4302":69,"0x4304":[37,53,69],"0x4305":69,"0x4400":[37,53,69],"0x4401":[37,53],"0x4402":[37,53,69],"0x4404":69,"0x44083000":27,"0x440b":69,"0x44234000":[31,47,63],"0x44234fff":[31,47,63],"0x44235000":[31,47,63],"0x44237fff":[31,47,63],"0x4500":[37,53,69],"0x45000000":[31,47,63],"0x4503":[37,53],"0x4504":[37,53],"0x4507":[37,53],"0x4508":[37,53,69],"0x450b":[37,53],"0x450c":[37,53],"0x450f":[37,53],"0x4510":[37,53],"0x4513":[37,53],"0x4514":[37,53],"0x4515":[37,53],"0x4516":[37,53],"0x45d00000":[31,47,63],"0x45dfffff":[31,47,63],"0x45ffffff":[31,47,63],"0x4600":[37,53,69],"0x4601":[37,53],"0x4602":[37,53],"0x460a":69,"0x460c":69,"0x4616":69,"0x4618":69,"0x4622":69,"0x4624":69,"0x462e":69,"0x4700":[37,53,69],"0x4701":69,"0x4702":69,"0x4703":69,"0x4704":69,"0x4707":[37,53],"0x4709":69,"0x470c":69,"0x4729":69,"0x4800":[37,53,69],"0x481f":[37,53,69],"0x4820":69,"0x483f":69,"0x4840":69,"0x487f":69,"0x4880":69,"0x489f":69,"0x4900":69,"0x4968b2e9":19,"0x49ff":69,"0x4a00":69,"0x4c41u":21,"0x5170":24,"0x5170u":21,"0x5a":[15,24],"0x6000":[37,53,69],"0x60000000":[31,47,63],"0x602d":69,"0x602e":69,"0x602f":[37,53,69],"0x6cffffff":[31,47,63],"0x6d000000":[31,47,63],"0x6dffffff":[31,47,63],"0x6e000000":[31,47,63],"0x6effffff":[31,47,63],"0x7000":[37,53,69],"0x70000":77,"0x70000000":[31,47,63,77],"0x701fffff":[31,47,63],"0x7100":[37,53,69],"0x7103":[37,53],"0x7106":69,"0x7200":[37,53,69],"0x7203":[37,53],"0x7204":[37,53],"0x7207":[37,53,69],"0x7208":[37,53],"0x720b":[37,53],"0x720c":[37,53],"0x720e":[37,53],"0x720f":[37,53],"0x7211":[37,53],"0x7212":[37,53],"0x7300":69,"0x7303":69,"0x7400":69,"0x7403":69,"0x7500":69,"0x7501":69,"0x7502":69,"0x7503":69,"0x7b25u":21,"0x8":[37,53,69,77],"0x80":24,"0x8000":10,"0x80b5ae71":19,"0x8d27":24,"0x8d27u":21,"0x9000":[16,37,53,69],"0x9000u":16,"0x9001":[16,37,53],"0x9001u":16,"0x9002":[16,37,53],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":17,"0x900cu":17,"0x9017":18,"0x9017u":18,"0x9018":18,"0x9018u":18,"0x9021":17,"0x9021u":17,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x908b":69,"0x9095":[37,53],"0xa5":15,"0xa5c3u":21,"0xb4fd":24,"0xb4fdu":21,"0xc000":[13,37,53,69],"0xc000u":13,"0xc001":[13,37,53,69],"0xc001u":13,"0xc005":13,"0xc005u":13,"0xc100":[13,37,53,69],"0xc100u":13,"0xc101":13,"0xc101u":13,"0xc108":[37,53,69],"0xc120":13,"0xc120u":13,"0xc1d3u":21,"0xc200":[37,53,69],"0xc208":[37,53,69],"0xc300":[37,53],"0xc308":[37,53],"0xc400":[13,37,53,69],"0xc400u":13,"0xc401":[13,37,53],"0xc401u":13,"0xc402":[37,53,69],"0xc404":69,"0xc40b":69,"0xc500":[37,53,69],"0xc503":[37,53],"0xc504":[37,53],"0xc507":[37,53],"0xc508":[37,53,69],"0xc50b":[37,53],"0xc50c":[37,53],"0xc50f":[37,53],"0xc510":[37,53],"0xc513":[37,53],"0xc514":[37,53],"0xc515":[37,53],"0xc516":[37,53],"0xc600":69,"0xc60a":69,"0xc60c":69,"0xc616":69,"0xc618":69,"0xc622":69,"0xc624":69,"0xc62e":69,"0xc700":69,"0xc701":69,"0xc702":69,"0xc703":69,"0xc704":69,"0xc709":69,"0xc70c":69,"0xc729":69,"0xc800":[37,53,69],"0xc81f":[37,53,69],"0xc820":69,"0xc83f":69,"0xc840":69,"0xc87f":69,"0xc880":69,"0xc89f":69,"0xc900":69,"0xc9ff":69,"0xca00":69,"0xca07":69,"0xdead3a17":19,"0xdeadfa17":19,"0xe000":[37,53,69],"0xe022000":77,"0xe02c":69,"0xe02d":69,"0xe02f":[37,53,69],"0xf000":[37,53,69],"0xf007":[37,53,69],"0xf100":[37,53,69],"0xf103":[37,53],"0xf106":69,"0xf1ea":24,"0xf1eau":21,"0xf200":[37,53,69],"0xf203":[37,53],"0xf204":[37,53],"0xf207":[37,53,69],"0xf208":[37,53],"0xf20b":[37,53],"0xf20c":[37,53],"0xf20e":[37,53],"0xf20f":[37,53],"0xf211":[37,53],"0xf212":[37,53],"0xf300":69,"0xf303":69,"0xf3ff":69,"0xf400":69,"0xf500":69,"0xf501":69,"0xffffffff":5,"0xfffffffffff":[31,47,63],"10b":[23,24],"11b":23,"128u":24,"18u":21,"1mb":3,"2mb":3,"32bit":13,"32u":14,"41c02100":20,"64k":3,"abstract":[0,20],"break":5,"byte":[2,3,11,12,14,19,20,23,75,78,81],"case":[2,3,5,13,15,16,23,30,42,45,58,62,73,74,77,80],"catch":[32,48],"char":3,"default":[5,12,13,19,22,23,27,30,31,45,47,59,62,63,77],"export":[22,24],"final":20,"function":[0,2,3,5,12,19,22,23,24,28,41,43,57,60,72,74,75,80],"import":[3,13],"int":[5,20],"long":[5,10,12,13,20,27,78,81],"new":[5,7,13,16,20,27,78],"public":[2,19,20,21,23,77,78],"return":[2,3,5,7,8,9,10,11,12,14,16,19,22,23,75,76],"short":[12,13,27],"static":[12,21],"switch":13,"true":[15,20,31,47,63,75],"try":[5,74],"void":5,"while":[2,5,17,19,21,27,80],AES:[0,20,75,78,81],AND:13,BUT:13,Bus:23,For:[2,5,6,8,10,17,19,20,21,22,23,31,47,63,74,75,80],IAs:23,IDs:[2,5,6,11,12,13,20,21,23,24,28,31,39,41,43,47,55,57,60,63,71,72,77],IPs:5,IRs:23,Ids:5,NOT:[2,11,12,13,74],Not:[13,33,49,65],OES:[8,12,27,33,49,65],OSes:0,One:[20,21,27,28,43,60],PEs:[32,39,41,48,55,57,64,71,72],QoS:[21,23,27],Such:74,TIs:80,TRs:12,That:80,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,27,28,29,30,31,33,34,36,37,38,39,43,44,45,47,49,50,52,53,54,55,60,61,62,63,65,66,68,69,70,71,74,75,76,77,78,80,81],Then:23,There:[5,16,19,21,23,28,43,60,75,76,78],These:[11,13,21,23,24,28,32,35,41,42,43,48,51,57,58,60,64,67,72,73,76,77],USE:[11,12],Use:[13,24,27,78,81],Used:[32,48,80],Useful:8,Using:[14,15,21,24,79,81,82],With:19,Yes:[3,14,15,21,24,77,78,80],_boardcfg:23,a53:[32,48],a53_0:[32,41,48,57],a53_1:[32,41,48,57],a53_2:[32,41,48,57],a53_3:[32,41,48,57],a53_4:[32,41,48,57],a53_5:[32,41,48,57],a53_6:[32,41,48,57],a53_7:[32,41,48,57],a53_cl0_c0:[35,51],a53_cl0_c1:[35,51],a53_cl1_c0:[35,51],a53_cl1_c1:[35,51],a53_non_secure_supervisor:[31,47],a53_secure_supervisor:[31,47],a72:64,a72_0:[64,72],a72_1:[64,72],a72_2:[64,72],a72_3:[64,72],a72_4:[64,72],a72_non_secure_supervisor:63,a72_secure_supervisor:63,a72ss0_core0:67,a72ss0_core1:67,abi:[3,5,23,24],abi_major:3,abi_minor:3,abil:[2,27,80],abl:[2,12,23,24,27,30,45,62],abort:3,about:[3,5,13,27,78],abov:[2,3,22,23,27,74,75,77,78,81],absolut:74,acceler:[0,2,4,8,12,18,27,59,75,80],accept:[2,5,13,22,23],acces:24,access:[0,2,6,8,9,10,11,12,18,19,21,23,27,74,75,76,77,79,82],access_err:[33,49],accommod:76,accompani:20,accord:[8,12,20,22,23],account:[0,5,13],accumul:[22,23],accur:13,achiev:[5,6,13,42,58,73,74],acinactm:13,ack:[2,5,6,13,16,18,23],acp:13,acquir:[18,24,80],acquisit:18,across:[0,23,75,76],action:[2,5,18,20],activ:[5,13,17,19,22,23,74,78,81],actual:[2,3,5,6,13,20,21,32,35,48,51,64,67],add:[8,20,27,74,75],addit:[2,5,6,12,13,20,23,24,27,74,75,76,77,78,80],addition:5,addr:27,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,20,21,22,23,24,27,31,47,63],adjust:11,adpllljm_hsdiv_wrap_main_0:[34,50],adpllljm_hsdiv_wrap_main_2:[34,50],adpllljm_wrap_main_1:[34,50],adpllljm_wrap_main_3:[34,50],adpllljm_wrap_main_4:[34,50],adpllm_hsdiv_wrap_mcu_0:[34,50],adpllm_hsdiv_wrap_mcu_1:[34,50],adpllm_wrap_main_6:[34,50],adpllm_wrap_main_7:[34,50],advanc:[42,58,73],affect:13,aforement:27,after:[2,5,8,10,11,12,13,14,15,19,21,24,34,50,66,74,76,80],again:[5,18,80],against:[11,20,27,75],aggreg:[0,2,8,23,27,80],agnost:0,aid:[30,45,62],aim:0,ainact:13,akin:2,align:[3,23],all:[0,2,9,13,15,16,19,20,21,22,23,24,27,32,48,75,78,80],alloc:[3,5,8,10,12,13,21,23,32,48,64],allow:[0,2,5,6,8,11,12,13,18,19,21,22,23,24,27,28,29,43,44,60,61,74,76,77],allow_dkek_export_tisci:24,allowed_atyp:23,allowed_orderid:23,allowed_prior:23,allowed_qo:23,allowed_sched_prior:23,along:[13,14,27,75,76],alongsid:15,alphabet:[28,43,60],alreadi:[6,11,13,74],also:[0,2,5,6,8,13,17,19,23,24,28,30,43,45,60,62,76,77,78,81],alter:6,altern:[13,23,75,78],although:[3,5,6,7,13,21,22,23,24],altough:6,alwai:[2,3,20,21,27,75,76],am65x:[23,27,77,82],am65x_sr2:[23,59],am65xx:2,am6:[5,22,23,59],am6_dev_board0:[28,29,42,43,44,58],am6_dev_cal0:[28,29,33,42,43,44,49,58],am6_dev_cbass0:[28,29,33,42,43,44,49,58],am6_dev_cbass_debug0:[28,29,33,42,43,44,49,58],am6_dev_cbass_fw0:[28,29,33,42,43,44,49,58],am6_dev_cbass_infra0:[28,29,33,42,43,44,49,58],am6_dev_ccdebugss0:[28,29,33,42,43,44,49,58],am6_dev_cmpevent_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_compute_cluster_a53_0:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_1:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_2:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_3:[28,29,42,43,44,58],am6_dev_compute_cluster_cpac0:[29,42,43,44,58],am6_dev_compute_cluster_cpac1:[29,42,43,44,58],am6_dev_compute_cluster_cpac_pbist0:[29,42,44,58],am6_dev_compute_cluster_cpac_pbist1:[29,42,44,58],am6_dev_compute_cluster_msmc0:[28,29,42,43,44,58],am6_dev_compute_cluster_pbist0:[28,29,42,44,58],am6_dev_cpt2_aggr0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_cal0_0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_dss_2:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[28,29,42,43,44,58],am6_dev_ctrl_mmr0:[28,29,33,42,43,44,49,58],am6_dev_dcc0:[28,29,33,42,43,44,49,58],am6_dev_dcc1:[28,29,33,42,43,44,49,58],am6_dev_dcc2:[28,29,33,42,43,44,49,58],am6_dev_dcc3:[28,29,33,42,43,44,49,58],am6_dev_dcc4:[28,29,33,42,43,44,49,58],am6_dev_dcc5:[28,29,33,42,43,44,49,58],am6_dev_dcc6:[28,29,33,42,43,44,49,58],am6_dev_dcc7:[28,29,33,42,43,44,49,58],am6_dev_ddrss0:[28,29,33,42,43,44,49,58],am6_dev_debugss0:[28,29,33,42,43,44,49,58],am6_dev_debugss_wrap0:[28,29,42,43,44,58],am6_dev_debugsuspendrtr0:[28,29,42,43,44,58],am6_dev_dftss0:[28,29,42,43,44,58],am6_dev_dss0:[28,29,33,42,43,44,49,58],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_dmsc_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_emif_data_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_main2mcu_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2main_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[29,42,44,58],am6_dev_ecap0:[28,29,33,42,43,44,49,58],am6_dev_ecc_aggr0:[28,29,42,43,44,58],am6_dev_ecc_aggr1:[28,29,42,43,44,58],am6_dev_ecc_aggr2:[28,29,42,43,44,58],am6_dev_efuse0:[28,29,42,43,44,58],am6_dev_ehrpwm0:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm1:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm2:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm3:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm4:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm5:[28,29,33,42,43,44,49,58],am6_dev_elm0:[28,29,33,42,43,44,49,58],am6_dev_eqep0:[28,29,33,42,43,44,49,58],am6_dev_eqep1:[28,29,33,42,43,44,49,58],am6_dev_eqep2:[28,29,33,42,43,44,49,58],am6_dev_esm0:[28,29,33,42,43,44,49,58],am6_dev_fss_mcu_0:[29,42],am6_dev_gic0:[28,29,33,42,43,44,49,58],am6_dev_gpio0:[28,29,33,42,43,44,49,58],am6_dev_gpio1:[28,29,33,42,43,44,49,58],am6_dev_gpiomux_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_gpmc0:[28,29,33,42,43,44,49,58],am6_dev_gpu0:[28,29,33,42,43,44,49,58],am6_dev_gs80prg_mcu_wrap_wkup_0:[28,29,42,43,44,58],am6_dev_gs80prg_soc_wrap_wkup_0:[28,29,42,43,44,58],am6_dev_gtc0:[28,29,33,42,43,44,49,58],am6_dev_i2c0:[28,29,33,42,43,44,49,58],am6_dev_i2c1:[28,29,33,42,43,44,49,58],am6_dev_i2c2:[28,29,33,42,43,44,49,58],am6_dev_i2c3:[28,29,33,42,43,44,49,58],am6_dev_icemelter_wkup_0:[29,42,44,58],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[28,29,42,43,44,58],am6_dev_k3_led_main_0:[29,42,44,58],am6_dev_main2mcu_lvl_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_main2mcu_pls_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_mcasp0:[28,29,33,42,43,44,49,58],am6_dev_mcasp1:[28,29,33,42,43,44,49,58],am6_dev_mcasp2:[28,29,33,42,43,44,49,58],am6_dev_mcspi0:[28,29,33,42,43,44,49,58],am6_dev_mcspi1:[28,29,33,42,43,44,49,58],am6_dev_mcspi2:[28,29,33,42,43,44,49,58],am6_dev_mcspi3:[28,29,33,42,43,44,49,58],am6_dev_mcspi4:[28,29,42,43,44,58],am6_dev_mcu_adc0:[28,29,42,43,44,58],am6_dev_mcu_adc1:[28,29,42,43,44,58],am6_dev_mcu_armss0:[29,42,43,44,58],am6_dev_mcu_armss0_cpu0:[28,29,33,42,43,44,49,58],am6_dev_mcu_armss0_cpu1:[28,29,33,42,43,44,49,58],am6_dev_mcu_cbass0:[28,29,42,43,44,58],am6_dev_mcu_cbass_debug0:[28,29,42,43,44,58],am6_dev_mcu_cbass_fw0:[28,29,42,43,44,58],am6_dev_mcu_cpsw0:[28,29,33,42,43,44,49,58],am6_dev_mcu_cpt2_aggr0:[28,29,42,43,44,58],am6_dev_mcu_ctrl_mmr0:[28,29,42,43,44,58],am6_dev_mcu_dcc0:[28,29,42,43,44,58],am6_dev_mcu_dcc1:[28,29,42,43,44,58],am6_dev_mcu_dcc2:[28,29,42,43,44,58],am6_dev_mcu_debugss0:[28,29,42,43,44,58],am6_dev_mcu_ecc_aggr0:[28,29,42,43,44,58],am6_dev_mcu_ecc_aggr1:[28,29,42,43,44,58],am6_dev_mcu_efuse0:[28,29,42,43,44,58],am6_dev_mcu_esm0:[28,29,42,43,44,58],am6_dev_mcu_fss0_fsas_0:[29,42,44,58],am6_dev_mcu_fss0_hyperbus0:[28,29,42,43,44,58],am6_dev_mcu_fss0_ospi_0:[28,29,42,43,44,58],am6_dev_mcu_fss0_ospi_1:[28,29,42,43,44,58],am6_dev_mcu_i2c0:[28,29,42,43,44,58],am6_dev_mcu_mcan0:[28,29,42,43,44,58],am6_dev_mcu_mcan1:[28,29,42,43,44,58],am6_dev_mcu_mcspi0:[28,29,42,43,44,58],am6_dev_mcu_mcspi1:[28,29,42,43,44,58],am6_dev_mcu_mcspi2:[28,29,42,43,44,58],am6_dev_mcu_msram0:[28,29,42,43,44,58],am6_dev_mcu_navss0:[28,29,37,42,43,44,53,58],am6_dev_mcu_navss0_intr_aggr_0:[29,33,39,42,44,49,55,58],am6_dev_mcu_navss0_intr_router_0:[29,33,39,42,44,49,55,58],am6_dev_mcu_navss0_mcrc0:[29,33,42,44,49,58],am6_dev_mcu_navss0_proxy0:[29,36,39,42,44,52,55,58],am6_dev_mcu_navss0_ringacc0:[29,33,38,39,42,44,49,54,55,58],am6_dev_mcu_navss0_udmap0:[29,30,33,39,42,44,45,49,55,58],am6_dev_mcu_pbist0:[28,29,42,43,44,58],am6_dev_mcu_pdma0:[28,29,42,43,44,58],am6_dev_mcu_pdma1:[28,29,42,43,44,58],am6_dev_mcu_pll_mmr0:[28,29,42,43,44,58],am6_dev_mcu_psram0:[28,29,42,43,44,58],am6_dev_mcu_rom0:[28,29,42,43,44,58],am6_dev_mcu_rti0:[28,29,42,43,44,58],am6_dev_mcu_rti1:[28,29,42,43,44,58],am6_dev_mcu_sec_mmr0:[28,29,42,43,44,58],am6_dev_mcu_timer0:[28,29,42,43,44,58],am6_dev_mcu_timer1:[28,29,42,43,44,58],am6_dev_mcu_timer2:[28,29,42,43,44,58],am6_dev_mcu_timer3:[28,29,42,43,44,58],am6_dev_mcu_uart0:[28,29,42,43,44,58],am6_dev_mmcsd0:[28,29,33,42,43,44,49,58],am6_dev_mmcsd1:[28,29,33,42,43,44,49,58],am6_dev_mx_efuse_main_chain_main_0:[29,42,43,44,58],am6_dev_mx_efuse_mcu_chain_mcu_0:[29,42,43,44,58],am6_dev_mx_wakeup_reset_sync_wkup_0:[29,42,44,58],am6_dev_navss0:[28,29,33,37,42,43,44,49,53,58],am6_dev_navss0_cpts0:[29,33,42,44,49,58],am6_dev_navss0_intr_router_0:[29,33,39,42,44,49,55,58],am6_dev_navss0_mailbox0_cluster0:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster10:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster11:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster1:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster2:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster3:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster4:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster5:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster6:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster7:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster8:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster9:[29,33,42,44,49,58],am6_dev_navss0_mcrc0:[29,33,42,44,49,58],am6_dev_navss0_modss_inta0:[29,33,39,42,44,49,55,58],am6_dev_navss0_modss_inta1:[29,33,39,42,44,49,55,58],am6_dev_navss0_proxy0:[29,36,39,42,44,52,55,58],am6_dev_navss0_pvu0:[29,33,42,44,49,58],am6_dev_navss0_pvu1:[29,33,42,44,49,58],am6_dev_navss0_ringacc0:[29,33,38,39,42,44,49,54,55,58],am6_dev_navss0_timer_mgr0:[29,42,44,58],am6_dev_navss0_timer_mgr1:[29,42,44,58],am6_dev_navss0_udmap0:[29,30,33,39,42,44,45,49,55,58],am6_dev_navss0_udmass_inta0:[29,33,39,42,44,49,55,58],am6_dev_oldi_tx_core_main_0:[28,29,42,43,44,58],am6_dev_pbist0:[28,29,42,43,44,58],am6_dev_pbist1:[28,29,42,43,44,58],am6_dev_pcie0:[28,29,33,42,43,44,49,58],am6_dev_pcie1:[28,29,33,42,43,44,49,58],am6_dev_pdma0:[28,29,42,43,44,58],am6_dev_pdma1:[28,29,33,42,43,44,49,58],am6_dev_pdma_debug0:[28,29,42,43,44,58],am6_dev_pll_mmr0:[28,29,42,43,44,58],am6_dev_pllctrl0:[28,29,42,43,44,58],am6_dev_pru_icssg0:[28,29,33,42,43,44,49,58],am6_dev_pru_icssg1:[28,29,33,42,43,44,49,58],am6_dev_pru_icssg2:[28,29,33,42,43,44,49,58],am6_dev_psc0:[28,29,42,43,44,58],am6_dev_psramecc0:[28,29,42,43,44,58],am6_dev_rti0:[28,29,42,43,44,58],am6_dev_rti1:[28,29,42,43,44,58],am6_dev_rti2:[28,29,42,43,44,58],am6_dev_rti3:[28,29,42,43,44,58],am6_dev_sa2_ul0:[28,29,33,42,43,44,49,58,80],am6_dev_serdes0:[28,29,42,43,44,58],am6_dev_serdes1:[28,29,42,43,44,58],am6_dev_stm0:[28,29,42,43,44,58],am6_dev_timer0:[28,29,33,42,43,44,49,58],am6_dev_timer10:[28,29,33,42,43,44,49,58],am6_dev_timer11:[28,29,33,42,43,44,49,58],am6_dev_timer1:[28,29,33,42,43,44,49,58],am6_dev_timer2:[28,29,33,42,43,44,49,58],am6_dev_timer3:[28,29,33,42,43,44,49,58],am6_dev_timer4:[28,29,33,42,43,44,49,58],am6_dev_timer5:[28,29,33,42,43,44,49,58],am6_dev_timer6:[28,29,33,42,43,44,49,58],am6_dev_timer7:[28,29,33,42,43,44,49,58],am6_dev_timer8:[28,29,33,42,43,44,49,58],am6_dev_timer9:[28,29,33,42,43,44,49,58],am6_dev_timesync_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_uart0:[28,29,33,42,43,44,49,58],am6_dev_uart1:[28,29,33,42,43,44,49,58],am6_dev_uart2:[28,29,33,42,43,44,49,58],am6_dev_usb3ss0:[28,29,33,42,43,44,49,58],am6_dev_usb3ss1:[28,29,33,42,43,44,49,58],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[29,42,44,58],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[29,42,44,58],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[29,42,44,58],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[29,42,44,58],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[29,42,44,58],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[29,42,44,58],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[29,42,44,58],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[29,42,44,58],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[29,42,44,58],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[29,42,44,58],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[29,42,44,58],am6_dev_wkup_cbass0:[28,29,42,43,44,58],am6_dev_wkup_cbass_fw0:[28,29,42,43,44,58],am6_dev_wkup_ctrl_mmr0:[28,29,42,43,44,58],am6_dev_wkup_dmsc0:[29,42,43,44,58],am6_dev_wkup_dmsc0_cortex_m3_0:[29,33,42,44,49,58],am6_dev_wkup_ecc_aggr0:[28,29,42,43,44,58],am6_dev_wkup_esm0:[28,29,33,42,43,44,49,58],am6_dev_wkup_gpio0:[28,29,33,42,43,44,49,58],am6_dev_wkup_gpiomux_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_wkup_i2c0:[28,29,42,43,44,58],am6_dev_wkup_pllctrl0:[28,29,42,43,44,58],am6_dev_wkup_psc0:[28,29,42,43,44,58],am6_dev_wkup_uart0:[28,29,42,43,44,58],am6_dev_wkup_vtm0:[28,29,42,43,44,58],am6x:[2,80],among:5,amount:[20,27],ani:[0,2,5,7,8,10,11,12,13,20,22,23,24,27,74,75,76,80],anoth:[2,5,6,12,13,14,16,23,27,30,37,45,53,62,69,76,77],anti:20,api:[0,1,2,4,8,9,10,11,12,19,20,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,77,78,79,80,81,82],append:[5,20,23,78,81],appli:[5,13,15,19,20,77,80,81],applic:[3,5,8,10,11,12,13,16,17,19,20,21,22,23,30,34,45,50,62,66,74,75,76,78,80],approach:[0,78],appropri:[5,6,13,81],aqcmpintr_level:[33,49],arbitrari:27,arch32:13,architectur:[0,8,21,23,74],area:[24,46,76],argument:[23,77],arm:[0,27,34,50,66],arrai:[12,14,15,20,21,23,30,33,36,38,45,49,52,54,62,65,68,70,76],ascend:23,asel:11,asn1:20,asn:20,assert:[6,19],assign:[9,11,12,16,21,27,30,32,33,36,38,45,48,49,52,54,59,62,65,68,70,76],associ:[16,19,21,22,28,43,60],assum:[9,11,12,23,75],assur:23,asymmetr:[17,78],atcm:13,atcm_en:13,attack:13,attempt:[5,6,11,13,19,23,27,74,80],attribut:[20,23,75,77],atyp:[23,27],audio:66,auth_in_plac:20,auth_resourc:18,auth_resource_own:24,authent:[0,2,18,20,22,24,78,80],authenticaion:80,authenticate_and_start_imag:13,authinplac:20,automat:[3,5,19,77],avabl:80,avail:[2,3,5,12,14,15,17,18,19,22,23,24,27,75,76],availabler:[],avoid:[13,80],back:[2,3,9,10,11,15,18,21,32,48,64,77,80],backward:[5,22,23],bad:27,bad_devic:27,balanc:80,base:[0,5,6,8,10,11,12,13,16,19,20,21,22,27,30,34,36,37,38,45,50,52,53,54,62,66,68,69,70,75,76,77,80],baseport:21,basi:23,basic:[0,13,20],basicconstraint:20,bc_lvl:[33,49],bcdma:[0,2],bcfg:20,bcfg_hash:20,becaus:[11,19,23,74],becom:[18,76],been:[2,5,15,19,23,27,76,80],beenabl:80,befor:[2,5,10,13,19,20,21,23,27,77,78,80,81],begin:[3,20],behavior:[3,6,23],behaviour:77,behind:[23,80],being:[2,5,6,8,12,13,20,21,22,30,45,62,74,75,77],belong:[5,27],below:[0,2,5,13,14,16,18,19,20,21,22,23,24,27,31,47,63,75,76,77,78,80,81],ber:20,best:5,better:[5,13],between:[0,2,6,8,11,13,19,23],beyond:[2,12,23],big:20,binari:[13,20,23,75,77,78,79,82],binary_fil:23,bit:[2,3,5,6,8,9,10,11,12,13,15,16,19,20,21,22,23,24,27,39,46,55,71,74,75,76,77],bitfield:[8,9,10,11,12,20,23,74],blob:[2,20,21,23,78],block:[0,2,5,6,20,23],block_everyon:[31,47,63],bmpk:20,board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,26,27,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,79,80,81,82],boardcfg:[0,20,22,23,24,31,47,63,78],boardcfg_abi_maj:21,boardcfg_abi_min:21,boardcfg_abi_rev:[21,24],boardcfg_cfg:21,boardcfg_control_magic_num:21,boardcfg_dbg_cfg:27,boardcfg_dbg_cfg_magic_num:21,boardcfg_devgrp:21,boardcfg_dkek_cfg_magic_num:21,boardcfg_host_hierarchy_magic_num:21,boardcfg_max_main_host_count:21,boardcfg_max_mcu_host_count:21,boardcfg_msmc:3,boardcfg_msmc_magic_num:21,boardcfg_otp_cfg_magic_num:21,boardcfg_pm_devgrp:22,boardcfg_pm_siz:22,boardcfg_pmp_high:22,boardcfg_pmp_low:22,boardcfg_proc_acl_magic_num:21,boardcfg_rm_devgrp:23,boardcfg_rm_host_cfg:21,boardcfg_rm_host_cfg_magic_num:21,boardcfg_rm_resasg:21,boardcfg_rm_resasg_magic_num:21,boardcfg_rm_siz:23,boardcfg_rmp_high:23,boardcfg_rmp_low:23,boardcfg_sa2ul_cfg_magic_num:21,boardcfg_sa2ul_config:21,boardcfg_sec:24,boardcfg_secproxy_magic_num:21,boardcfg_security_devgrp:24,boardcfg_security_s:24,boardcfg_securityp_high:24,boardcfg_securityp_low:24,boardcfg_siz:21,boardcfg_subhdr:21,boardcfghash:[20,78],boardcfgp_high:21,boardcfgp_low:21,boardconfig:[27,74],bodi:78,boot:[0,3,4,17,21,22,23,24,27,31,32,34,42,47,48,50,58,63,64,66,73,74,76,79,80,82],boot_seq:20,bootcor:20,bootcoreopts_clr:20,bootcoreopts_set:20,bootload:[0,3,34,50,66,74],bootpin:[34,50,66],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[2,5,8,10,20,21,22,23,24,77,78],boundari:23,bp_init_complet:27,bring:[74,81],broadcast:23,btcm:13,btcm_en:13,buffer:[12,20,21],build:[27,40,56],built:[22,27],burnt:75,burst:[12,27],bus:[11,12,13,23],bus_intr_64:[41,57],bus_intr_65:[41,57],bus_intr_66:[41,57],bus_intr_67:[41,57],bus_spi_64:[41,57],bus_spi_65:[41,57],bus_spi_66:[41,57],bus_spi_67:[41,57],bus_spi_68:[41,57],bus_spi_69:[41,57],bus_spi_70:[41,57],bus_spi_71:[41,57],bus_spi_72:[41,57],bus_spi_73:[41,57],bus_spi_74:[41,57],bus_spi_75:[41,57],bus_spi_76:[41,57],bus_spi_77:[41,57],bus_spi_78:[41,57],bus_spi_79:[41,57],c66:[13,66],c66_event_in_sync:65,c66_event_in_sync_4:72,c66_event_in_sync_5:72,c66_event_in_sync_6:72,c66_event_in_sync_7:72,c66ss0_core0:[67,72],c66ss1_core0:[67,72],c6x_0:64,c6x_0_0:[64,72],c6x_0_1:[64,72],c6x_1:64,c6x_1_0:[64,72],c6x_1_1:[64,72],c71ss0:67,c7x:[64,66],c7x_0:[64,72],c7x_1:[64,72],cach:[3,21,31,47,63],cal0_rx:[37,53],calc_val:2,calcul:[11,17,78,81],call:[5,8,13,22,74,75,78,80],can:[0,2,5,6,8,10,11,12,13,16,18,19,21,22,23,24,27,28,29,30,31,34,43,44,45,47,50,60,61,62,63,66,74,75,76,80],cannot:[11,12,13,19,23,24,30,32,33,36,37,38,45,48,49,52,53,54,62,65,68,69,70,77,80],canon:20,capabl:[0,5,8,10,22,23,24,74],captur:[22,23],care:[22,74,78],carefulli:[6,80],carri:[75,76],categori:[76,77],caus:[3,23],cba:0,cba_permission_0:[31,47,63],cba_permission_1:[31,47,63],cba_permission_2:[31,47,63],cba_permission_x:[31,47,63],cbc:[20,78,81],ccdc_intr_pend:65,center:3,cer:20,cert_key_flags_cust_ssk:20,cert_key_flags_kek:20,certain:[2,5,6],certif:[4,13,17,19,80,81],certifi:75,certificate_address_hi:13,certificate_address_lo:13,cfg:[11,12,13,23,24],challeng:0,chang:[5,8,12,27,78,81],channel:[8,9,10,11,16,18,21,23,27,33,49,65,77,80],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,76,77,82],character:22,characterist:75,chart:5,check:[5,11,12,13,18,19,20,21,23,24,74,75,77],chip:78,choic:21,choos:[2,5,23,28,43,60,74,78,80,81],chose:2,chosen:[2,78,81],claim:[6,13,77,80],clean:18,cleanup:13,clear:[8,10,12,13,19,20,22,27],clk32:5,clk:[5,27],clk_gate:13,clk_id:5,clk_stop:13,clkout:[34,50,66],clock:[0,4,13,27,34,50,59,66,80],clock_dis:27,clock_en:27,clock_set_par:27,clock_set_r:27,clockstatu:5,close:[5,19],closest:5,cluster:[13,35,51,67],cmac:75,cnt:11,code:[2,5,13,22,23,27],coher:[13,21,23],cold:76,collect:0,com:[20,23],combin:[0,3,8,11,19,20,22,23,31,47,63],come:[27,78],command:[4,5,17],common:[0,12,15,16,17,18,23,27,30,45,62],commun:[0,3,19,22,41,57,72,74,80],compact:[21,27],compar:[20,74,76,78],comparison:12,compat:[21,22,23],compatibl:2,complet:[2,6,8,11,12,13,19,21,22,23,24,27,34,50,66,74,75,80,81],complex:[0,81],complianc:6,complic:13,compon:[0,3],comprehend:27,comput:[32,48,64,75],compute_cluster0_clec:72,compute_cluster0_gic500ss:72,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:67,compute_cluster_msmc0:[35,51],concept:[0,13,74,77],concern:74,condit:[0,13],config:[3,10,13,16,27,74],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[40,56],configflags_clr:20,configflags_set:20,configur:[0,1,2,3,4,7,8,14,15,17,19,26,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,79,80,81,82],confirm:[5,13,80],confirugr:[40,56],conform:[23,77],confus:[35,51,67,74],conjunct:[6,13],connect:[5,8,22,33,34,49,50,65,66],conscious:80,consecut:13,consid:[2,3,9,11,12,13,22,23,80],consider:27,consist:[3,5,6,7,13,21,22,23,24],consol:[23,27],constant:12,constraint:13,consum:23,contact:76,contain:[0,2,3,5,6,7,13,14,17,19,20,21,22,23,24,75,76],content:[0,3,16,20,23,27],context:[2,6,14,32,48,64,75,76],context_loss_count:6,contigu:[12,23],continu:[13,23],control:[0,4,8,9,12,16,19,20,21,23,24,27,28,32,42,43,48,58,60,64,73,74,75,77,80,82],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:74,convent:27,convert:11,copi:[5,20,23],core:[0,3,13,20,24,27,75,76,77,81],core_halt:13,coredbgen:20,coredbgsecen:20,corepac:13,correct:[12,13],correctli:[2,24],correl:75,correspond:[2,5,8,9,11,12,13,28,31,43,47,60,63,74,77,78],corrupt:21,cortex:[32,48,64],could:[13,18,21,23,74,76],count:[10,11,12,22,27,76],counter:[6,11,75,78],cover:[9,10,11,80],cpsw:[34,50,66],cpts0_comp:[33,49,65],cpts0_genf0:[33,49,65],cpts0_genf1:[33,49,65],cpts0_genf2:[33,49,65],cpts0_genf3:[33,49,65],cpts0_genf4:[33,49,65],cpts0_genf5:[33,49,65],cpts0_hw1_push:[33,49,65],cpts0_hw2_push:[33,49,65],cpts0_hw3_push:[33,49,65],cpts0_hw4_push:[33,49,65],cpts0_hw5_push:[33,49,65],cpts0_hw6_push:[33,49,65],cpts0_hw7_push:[33,49,65],cpts0_hw8_push:[33,49,65],cpts0_sync:[33,49,65],cpts_comp:[33,49,65],cpts_genf0:[33,49,65],cpts_genf1:[33,49,65],cpts_hw1_push:65,cpts_hw2_push:65,cpts_hw3_push:[33,49,65],cpts_hw4_push:[33,49,65],cpts_hw5_push:65,cpts_hw6_push:65,cpts_hw7_push:65,cpts_hw8_push:65,cpts_sync:[33,49,65],cpu:[0,13,75],creat:[3,5,6,7,13,21,22,23,24,75,78],credenti:11,credit:[10,12,21,27],crippl:80,criteria:23,critic:[2,3,13,42,58,73,74],crypto:[0,2,18,80],cryptograph:80,crystal:[34,50,66],csi_err_irq:65,csi_interrupt:65,csi_irq:65,csi_level:65,csl_efail:5,ctm_level:[33,49],ctrl:22,cumul:[22,23],current:[3,5,6,13,15,16,20,21,22,23,24,27,77],current_st:[5,6],custom:[5,19,20,21,23,76],dalla:20,data0_v:11,data1_v:11,data:[0,2,9,11,13,20,74,75,76,77,80,82],databas:75,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,ddr:[34,50,66],ddrss_control:65,ddrss_hs_phy_global_error:65,ddrss_pll_freq_change_req:65,ddrss_v2a_other_err_lvl:65,ddrss_v2h_other_err_lvl:[33,49],deal:[74,76],debug:[0,4,13,19,31,47,63,74],debug_cert_addr:17,debug_cfg:21,debug_core_sel:20,debug_dis:20,debug_ful:20,debug_preserv:20,debug_priv_level:20,debug_publ:20,debug_public_us:20,debug_secure_us:20,debugctrl:20,debugg:19,debugss:19,debugtyp:20,debuguid:20,decis:20,decod:[20,27],decoupl:11,decrpyt:80,decrypt:[2,20,75,76,78,80,81],dedic:[21,80],defer:[24,27],defin:[0,2,8,9,10,11,12,16,20,21,22,23,24,27,28,29,32,40,43,44,48,56,60,61,74,75,77,78,80],definit:[2,21,23],delai:[13,19],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[30,45,62],delegated_host:12,deliveri:76,demand:21,denial:80,dep:27,depend:[6,8,13,19,20,22,23,24,27,74,76],deprec:77,depth:[12,74],der:20,deriv:[0,4,21,22,31,47,63,79,80,82],describ:[0,2,3,5,6,7,8,11,12,17,19,20,21,23,24,27,28,30,33,36,37,38,43,45,49,52,53,54,60,62,65,68,69,70,75,76,77,78,80,81],descript:[2,3,4,5,6,7,19,20,21,22,23,24,28,43,59,60,74,75,76,77,80],descriptor:[12,27],design:[3,5,27,80],desir:[2,5,6,8,13,74,75,77,78],desrib:0,destaddr:20,destin:[2,8,10,12,20,27],detail:[0,2,13,27,31,47,63,74,76,80],detect:[23,30,33,36,38,45,49,52,54,62,65,68,70,74],determin:[5,6,10,20,34,50,66,81],determinist:75,dev:[23,27],dev_a72ss0_cluster_clk:60,dev_a72ss0_core0_arm_clk_clk:60,dev_a72ss0_core0_msmc_clk:60,dev_a72ss0_core0_pll_ctrl_clk:60,dev_a72ss0_core1_arm_clk_clk:60,dev_aasrc0_rx0_sync_0:60,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx1_sync_0:60,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx2_sync_0:60,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx3_sync_0:60,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_sys_clk:60,dev_aasrc0_tx0_sync_0:60,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx1_sync_0:60,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx2_sync_0:60,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx3_sync_0:60,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out2:60,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_vbusp_clk:60,dev_atl0_atl_clk:60,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:60,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:60,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:60,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:60,dev_atl0_atl_io_port_atclk_out_0:60,dev_atl0_atl_io_port_atclk_out_1:60,dev_atl0_atl_io_port_atclk_out_2:60,dev_atl0_atl_io_port_atclk_out_3:60,dev_atl0_vbus_clk:60,dev_board0_audio_ext_refclk0_in:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:60,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_out:60,dev_board0_audio_ext_refclk1_in:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:60,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_out:60,dev_board0_audio_ext_refclk2_in:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:60,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_out:60,dev_board0_audio_ext_refclk3_in:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:60,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_out:60,dev_board0_bus_ccdc0_pclk_out:[28,43],dev_board0_bus_cpts_rft_clk_out:[28,43],dev_board0_bus_dss0extpclkin_out:[28,43],dev_board0_bus_dss0pclk_in:[28,43],dev_board0_bus_ext_refclk1_out:[28,43],dev_board0_bus_gpmcclk_out:[28,43],dev_board0_bus_mcasp0aclkr_out:[28,43],dev_board0_bus_mcasp0aclkx_out:[28,43],dev_board0_bus_mcasp0ahclkr_out:[28,43],dev_board0_bus_mcasp0ahclkx_out:[28,43],dev_board0_bus_mcasp1aclkr_out:[28,43],dev_board0_bus_mcasp1aclkx_out:[28,43],dev_board0_bus_mcasp1ahclkr_out:[28,43],dev_board0_bus_mcasp1ahclkx_out:[28,43],dev_board0_bus_mcasp2aclkr_out:[28,43],dev_board0_bus_mcasp2aclkx_out:[28,43],dev_board0_bus_mcasp2ahclkr_out:[28,43],dev_board0_bus_mcasp2ahclkx_out:[28,43],dev_board0_bus_mcu_clkout_in:[28,43],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[28,43],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,43],dev_board0_bus_mcu_cpts_rft_clk_out:[28,43],dev_board0_bus_mcu_ext_refclk0_out:[28,43],dev_board0_bus_mcu_hyperbus_clk_in:43,dev_board0_bus_mcu_hyperbus_nclk_in:43,dev_board0_bus_mcu_obsclk_in:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_board0_bus_mcu_ospi0clk_in:[28,43],dev_board0_bus_mcu_ospi0dqs_out:[28,43],dev_board0_bus_mcu_ospi0lbclko_in:[28,43],dev_board0_bus_mcu_ospi1clk_in:[28,43],dev_board0_bus_mcu_ospi1dqs_out:[28,43],dev_board0_bus_mcu_ospi1lbclko_in:[28,43],dev_board0_bus_mcu_rgmii1_rclk_out:[28,43],dev_board0_bus_mcu_rgmii1_tclk_out:[28,43],dev_board0_bus_mcu_rmii1_refclk_out:[28,43],dev_board0_bus_mcu_scl0_in:43,dev_board0_bus_mcu_spi0clk_out:[28,43],dev_board0_bus_mcu_spi1clk_out:[28,43],dev_board0_bus_mcu_sysclkout_in:[28,43],dev_board0_bus_obsclk_in:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_board0_bus_pcie1refclkm_out:43,dev_board0_bus_pcie1refclkp_out:43,dev_board0_bus_prg0_rgmii1_rclk_out:[28,43],dev_board0_bus_prg0_rgmii1_tclk_in:43,dev_board0_bus_prg0_rgmii1_tclk_out:28,dev_board0_bus_prg0_rgmii2_rclk_out:[28,43],dev_board0_bus_prg0_rgmii2_tclk_in:43,dev_board0_bus_prg0_rgmii2_tclk_out:28,dev_board0_bus_prg1_rgmii1_rclk_out:[28,43],dev_board0_bus_prg1_rgmii1_tclk_in:43,dev_board0_bus_prg1_rgmii1_tclk_out:28,dev_board0_bus_prg1_rgmii2_rclk_out:[28,43],dev_board0_bus_prg1_rgmii2_tclk_out:28,dev_board0_bus_prg2_rgmii1_rclk_out:[28,43],dev_board0_bus_prg2_rgmii1_tclk_in:43,dev_board0_bus_prg2_rgmii1_tclk_out:28,dev_board0_bus_prg2_rgmii2_rclk_out:[28,43],dev_board0_bus_prg2_rgmii2_tclk_in:43,dev_board0_bus_prg2_rgmii2_tclk_out:28,dev_board0_bus_refclk0m_in:43,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:43,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:43,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:43,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:43,dev_board0_bus_refclk0p_in:[28,43],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_refclk1m_in:43,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:43,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:43,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:43,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:43,dev_board0_bus_refclk1p_in:[28,43],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_scl0_in:43,dev_board0_bus_scl1_in:43,dev_board0_bus_scl2_in:43,dev_board0_bus_scl3_in:43,dev_board0_bus_spi0clk_out:[28,43],dev_board0_bus_spi1clk_out:[28,43],dev_board0_bus_spi2clk_out:[28,43],dev_board0_bus_spi3clk_out:[28,43],dev_board0_bus_sysclkout_in:[28,43],dev_board0_bus_usb0refclkm_out:43,dev_board0_bus_usb0refclkp_out:43,dev_board0_bus_wkup_scl0_in:43,dev_board0_bus_wkup_tck_out:[28,43],dev_board0_clkout_in:60,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:60,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:60,dev_board0_cpts0_rft_clk_out:60,dev_board0_ddr0_ck0_in:60,dev_board0_ddr0_ck0_n_in:60,dev_board0_dsi_txclkn_in:60,dev_board0_dsi_txclkp_in:60,dev_board0_ext_refclk1_out:60,dev_board0_gpmc0_clk_in:60,dev_board0_gpmc0_clk_out:60,dev_board0_gpmc0_fclk_mux_in:60,dev_board0_hfosc1_clk_out:[28,43,60],dev_board0_i2c0_scl_out:60,dev_board0_i2c1_scl_out:60,dev_board0_i2c2_scl_out:60,dev_board0_i2c3_scl_out:60,dev_board0_i2c4_scl_out:60,dev_board0_i2c5_scl_out:60,dev_board0_i2c6_scl_out:60,dev_board0_i3c0_scl_in:60,dev_board0_i3c0_scl_out:60,dev_board0_led_clk_out:60,dev_board0_mcasp0_aclkr_in:60,dev_board0_mcasp0_aclkr_out:60,dev_board0_mcasp0_aclkx_in:60,dev_board0_mcasp0_aclkx_out:60,dev_board0_mcasp0_afsr_out:60,dev_board0_mcasp0_afsx_out:60,dev_board0_mcasp10_aclkr_in:60,dev_board0_mcasp10_aclkr_out:60,dev_board0_mcasp10_aclkx_in:60,dev_board0_mcasp10_aclkx_out:60,dev_board0_mcasp10_afsr_out:60,dev_board0_mcasp10_afsx_out:60,dev_board0_mcasp11_aclkr_in:60,dev_board0_mcasp11_aclkr_out:60,dev_board0_mcasp11_aclkx_in:60,dev_board0_mcasp11_aclkx_out:60,dev_board0_mcasp11_afsr_out:60,dev_board0_mcasp11_afsx_out:60,dev_board0_mcasp1_aclkr_in:60,dev_board0_mcasp1_aclkr_out:60,dev_board0_mcasp1_aclkx_in:60,dev_board0_mcasp1_aclkx_out:60,dev_board0_mcasp1_afsr_out:60,dev_board0_mcasp1_afsx_out:60,dev_board0_mcasp2_aclkr_in:60,dev_board0_mcasp2_aclkr_out:60,dev_board0_mcasp2_aclkx_in:60,dev_board0_mcasp2_aclkx_out:60,dev_board0_mcasp2_afsr_out:60,dev_board0_mcasp2_afsx_out:60,dev_board0_mcasp3_aclkr_in:60,dev_board0_mcasp3_aclkr_out:60,dev_board0_mcasp3_aclkx_in:60,dev_board0_mcasp3_aclkx_out:60,dev_board0_mcasp3_afsr_out:60,dev_board0_mcasp3_afsx_out:60,dev_board0_mcasp4_aclkr_in:60,dev_board0_mcasp4_aclkr_out:60,dev_board0_mcasp4_aclkx_in:60,dev_board0_mcasp4_aclkx_out:60,dev_board0_mcasp4_afsr_out:60,dev_board0_mcasp4_afsx_out:60,dev_board0_mcasp5_aclkr_in:60,dev_board0_mcasp5_aclkr_out:60,dev_board0_mcasp5_aclkx_in:60,dev_board0_mcasp5_aclkx_out:60,dev_board0_mcasp5_afsr_out:60,dev_board0_mcasp5_afsx_out:60,dev_board0_mcasp6_aclkr_in:60,dev_board0_mcasp6_aclkr_out:60,dev_board0_mcasp6_aclkx_in:60,dev_board0_mcasp6_aclkx_out:60,dev_board0_mcasp6_afsr_out:60,dev_board0_mcasp6_afsx_out:60,dev_board0_mcasp7_aclkr_in:60,dev_board0_mcasp7_aclkr_out:60,dev_board0_mcasp7_aclkx_in:60,dev_board0_mcasp7_aclkx_out:60,dev_board0_mcasp7_afsr_out:60,dev_board0_mcasp7_afsx_out:60,dev_board0_mcasp8_aclkr_in:60,dev_board0_mcasp8_aclkr_out:60,dev_board0_mcasp8_aclkx_in:60,dev_board0_mcasp8_aclkx_out:60,dev_board0_mcasp8_afsr_out:60,dev_board0_mcasp8_afsx_out:60,dev_board0_mcasp9_aclkr_in:60,dev_board0_mcasp9_aclkr_out:60,dev_board0_mcasp9_aclkx_in:60,dev_board0_mcasp9_aclkx_out:60,dev_board0_mcasp9_afsr_out:60,dev_board0_mcasp9_afsx_out:60,dev_board0_mcu_clkout0_in:60,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:60,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:60,dev_board0_mcu_cpts0_rft_clk_out:60,dev_board0_mcu_ext_refclk0_out:60,dev_board0_mcu_hyperbus0_ck_in:60,dev_board0_mcu_hyperbus0_ckn_in:60,dev_board0_mcu_i2c0_scl_in:60,dev_board0_mcu_i2c0_scl_out:60,dev_board0_mcu_i2c1_scl_out:60,dev_board0_mcu_i3c0_scl_in:60,dev_board0_mcu_i3c0_scl_out:60,dev_board0_mcu_i3c1_scl_in:60,dev_board0_mcu_i3c1_scl_out:60,dev_board0_mcu_mdio0_mdc_in:60,dev_board0_mcu_obsclk0_in:60,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:60,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:60,dev_board0_mcu_ospi0_clk_in:60,dev_board0_mcu_ospi0_dqs_out:60,dev_board0_mcu_ospi0_lbclko_in:60,dev_board0_mcu_ospi1_clk_in:60,dev_board0_mcu_ospi1_dqs_out:60,dev_board0_mcu_ospi1_lbclko_in:60,dev_board0_mcu_rgmii1_rxc_out:60,dev_board0_mcu_rgmii1_txc_in:60,dev_board0_mcu_rgmii1_txc_out:60,dev_board0_mcu_rmii1_ref_clk_out:60,dev_board0_mcu_spi0_clk_in:60,dev_board0_mcu_spi1_clk_in:60,dev_board0_mcu_sysclkout0_in:60,dev_board0_mdio0_mdc_in:60,dev_board0_mlb0_mlbclk_out:60,dev_board0_mlb0_mlbcp_out:60,dev_board0_mmc0_clk_in:60,dev_board0_mmc1_clk_in:60,dev_board0_mmc2_clk_in:60,dev_board0_obsclk0_in:60,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:60,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:60,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:60,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:60,dev_board0_obsclk1_in:60,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:60,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:60,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:60,dev_board0_pcie_refclk0n_out:60,dev_board0_pcie_refclk0p_out:60,dev_board0_pcie_refclk1n_out:60,dev_board0_pcie_refclk1p_out:60,dev_board0_pcie_refclk2n_out:60,dev_board0_pcie_refclk2p_out:60,dev_board0_pcie_refclk3n_out:60,dev_board0_pcie_refclk3p_out:60,dev_board0_prg0_mdio0_mdc_in:60,dev_board0_prg0_rgmii1_rxc_out:60,dev_board0_prg0_rgmii1_txc_in:60,dev_board0_prg0_rgmii1_txc_out:60,dev_board0_prg0_rgmii2_rxc_out:60,dev_board0_prg0_rgmii2_txc_in:60,dev_board0_prg0_rgmii2_txc_out:60,dev_board0_prg1_mdio0_mdc_in:60,dev_board0_prg1_rgmii1_rxc_out:60,dev_board0_prg1_rgmii1_txc_in:60,dev_board0_prg1_rgmii1_txc_out:60,dev_board0_prg1_rgmii2_rxc_out:60,dev_board0_prg1_rgmii2_txc_in:60,dev_board0_prg1_rgmii2_txc_out:60,dev_board0_rgmii3_rxc_out:60,dev_board0_rgmii4_rxc_out:60,dev_board0_rgmii5_rxc_out:60,dev_board0_rgmii6_rxc_out:60,dev_board0_rgmii7_rxc_out:60,dev_board0_rgmii8_rxc_out:60,dev_board0_rmii_ref_clk_out:60,dev_board0_spi0_clk_in:60,dev_board0_spi1_clk_in:60,dev_board0_spi2_clk_in:60,dev_board0_spi3_clk_in:60,dev_board0_spi5_clk_in:60,dev_board0_spi6_clk_in:60,dev_board0_spi7_clk_in:60,dev_board0_sysclkout0_in:60,dev_board0_tck_out:60,dev_board0_trc_clk_in:60,dev_board0_ufs0_ref_clk_in:60,dev_board0_vout1_extpclkin_out:60,dev_board0_vout1_pclk_in:60,dev_board0_vout2_extpclkin_out:60,dev_board0_vout2_pclk_in:60,dev_board0_vpfe0_pclk_out:60,dev_board0_wkup_i2c0_scl_in:60,dev_board0_wkup_i2c0_scl_out:60,dev_c66ss0_core0_gem_clk2_out_clk:60,dev_c66ss0_core0_gem_pbist_rom_clk:60,dev_c66ss0_core0_gem_trc_clk:60,dev_c66ss0_introuter0_intr_clk:60,dev_c66ss1_core0_gem_clk2_out_clk:60,dev_c66ss1_core0_gem_pbist_rom_clk:60,dev_c66ss1_core0_gem_trc_clk:60,dev_c66ss1_introuter0_intr_clk:60,dev_c71ss0_c7x_clk:60,dev_c71ss0_mma_mma_clk:60,dev_c71ss0_mma_pll_ctrl_clk:60,dev_c71ss0_pll_ctrl_clk:60,dev_cal0_bus_clk:[28,43],dev_cal0_bus_cp_c_clk:[28,43],dev_cbass0_bus_main_sysclk0_2_clk:[28,43],dev_cbass0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_debug0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_debug0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_fw0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_fw0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_cbass_infra0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_infra0_bus_main_sysclk0_4_clk:[28,43],dev_ccdebugss0_bus_atb0_clk:[28,43],dev_ccdebugss0_bus_atb1_clk:[28,43],dev_ccdebugss0_bus_cfg_clk:[28,43],dev_ccdebugss0_bus_dbg_clk:[28,43],dev_ccdebugss0_bus_sys_clk:[28,43],dev_cmpevent_intrtr0_bus_intr_clk:[28,43],dev_cmpevent_intrtr0_intr_clk:60,dev_compute_cluster0_cfg_wrap_clk4_clk:60,dev_compute_cluster0_clec_clk1_clk:60,dev_compute_cluster0_clec_clk4_clk:60,dev_compute_cluster0_core_core_clk1_clk:60,dev_compute_cluster0_core_core_psil_leaf_clk:60,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:60,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:60,dev_compute_cluster0_debug_wrap_clk1_clk_clk:60,dev_compute_cluster0_debug_wrap_clk2_clk_clk:60,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:60,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:60,dev_compute_cluster0_gic500ss_vclk_clk:60,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:60,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:60,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:60,dev_compute_cluster_a53_0_bus_arm0_clk:[28,43],dev_compute_cluster_a53_1_bus_arm0_clk:[28,43],dev_compute_cluster_a53_2_bus_arm1_clk:[28,43],dev_compute_cluster_a53_3_bus_arm1_clk:[28,43],dev_compute_cluster_cpac0_bus_arm0_clk:43,dev_compute_cluster_cpac1_bus_arm1_clk:43,dev_compute_cluster_msmc0_bus_msmc_clk:[28,43],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:43,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:28,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:28,dev_cpsw0_cppi_clk_clk:60,dev_cpsw0_cpts_genf0_0:60,dev_cpsw0_cpts_rft_clk:60,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_cpsw0_gmii1_mr_clk:60,dev_cpsw0_gmii1_mt_clk:60,dev_cpsw0_gmii2_mr_clk:60,dev_cpsw0_gmii2_mt_clk:60,dev_cpsw0_gmii3_mr_clk:60,dev_cpsw0_gmii3_mt_clk:60,dev_cpsw0_gmii4_mr_clk:60,dev_cpsw0_gmii4_mt_clk:60,dev_cpsw0_gmii5_mr_clk:60,dev_cpsw0_gmii5_mt_clk:60,dev_cpsw0_gmii6_mr_clk:60,dev_cpsw0_gmii6_mt_clk:60,dev_cpsw0_gmii7_mr_clk:60,dev_cpsw0_gmii7_mt_clk:60,dev_cpsw0_gmii8_mr_clk:60,dev_cpsw0_gmii8_mt_clk:60,dev_cpsw0_gmii_rft_clk:60,dev_cpsw0_mdio_mdclk_o_0:60,dev_cpsw0_rgmii_mhz_250_clk:60,dev_cpsw0_rgmii_mhz_50_clk:60,dev_cpsw0_rgmii_mhz_5_clk:60,dev_cpsw0_rmii_mhz_50_clk:60,dev_cpsw0_serdes1_refclk:60,dev_cpsw0_serdes1_rxclk:60,dev_cpsw0_serdes1_rxfclk:60,dev_cpsw0_serdes1_txclk:60,dev_cpsw0_serdes1_txfclk:60,dev_cpsw0_serdes1_txmclk:60,dev_cpsw0_serdes2_refclk:60,dev_cpsw0_serdes2_rxclk:60,dev_cpsw0_serdes2_rxfclk:60,dev_cpsw0_serdes2_txclk:60,dev_cpsw0_serdes2_txfclk:60,dev_cpsw0_serdes2_txmclk:60,dev_cpsw0_serdes3_refclk:60,dev_cpsw0_serdes3_rxclk:60,dev_cpsw0_serdes3_rxfclk:60,dev_cpsw0_serdes3_txclk:60,dev_cpsw0_serdes3_txfclk:60,dev_cpsw0_serdes3_txmclk:60,dev_cpsw0_serdes4_refclk:60,dev_cpsw0_serdes4_rxclk:60,dev_cpsw0_serdes4_rxfclk:60,dev_cpsw0_serdes4_txclk:60,dev_cpsw0_serdes4_txfclk:60,dev_cpsw0_serdes4_txmclk:60,dev_cpsw0_serdes5_refclk:60,dev_cpsw0_serdes5_rxclk:60,dev_cpsw0_serdes5_rxfclk:60,dev_cpsw0_serdes5_txclk:60,dev_cpsw0_serdes5_txfclk:60,dev_cpsw0_serdes5_txmclk:60,dev_cpsw0_serdes6_refclk:60,dev_cpsw0_serdes6_rxclk:60,dev_cpsw0_serdes6_rxfclk:60,dev_cpsw0_serdes6_txclk:60,dev_cpsw0_serdes6_txfclk:60,dev_cpsw0_serdes6_txmclk:60,dev_cpsw0_serdes7_refclk:60,dev_cpsw0_serdes7_rxclk:60,dev_cpsw0_serdes7_rxfclk:60,dev_cpsw0_serdes7_txclk:60,dev_cpsw0_serdes7_txfclk:60,dev_cpsw0_serdes7_txmclk:60,dev_cpsw0_serdes8_refclk:60,dev_cpsw0_serdes8_rxclk:60,dev_cpsw0_serdes8_rxfclk:60,dev_cpsw0_serdes8_txclk:60,dev_cpsw0_serdes8_txfclk:60,dev_cpsw0_serdes8_txmclk:60,dev_cpt2_aggr0_bus_vclk_clk:[28,43],dev_cpt2_aggr0_vclk_clk:60,dev_cpt2_aggr1_vclk_clk:60,dev_cpt2_aggr2_vclk_clk:60,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[28,43],dev_csi_psilss0_main_clk:60,dev_csi_rx_if0_main_clk_clk:60,dev_csi_rx_if0_ppi_rx_byte_clk:60,dev_csi_rx_if0_vbus_clk_clk:60,dev_csi_rx_if0_vp_clk_clk:60,dev_csi_rx_if1_main_clk_clk:60,dev_csi_rx_if1_ppi_rx_byte_clk:60,dev_csi_rx_if1_vbus_clk_clk:60,dev_csi_rx_if1_vp_clk_clk:60,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:60,dev_csi_tx_if0_esc_clk_clk:60,dev_csi_tx_if0_main_clk_clk:60,dev_csi_tx_if0_vbus_clk_clk:60,dev_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_dcc0_bus_dcc_clksrc0_clk:[28,43],dev_dcc0_bus_dcc_clksrc1_clk:[28,43],dev_dcc0_bus_dcc_clksrc2_clk:[28,43],dev_dcc0_bus_dcc_clksrc3_clk:[28,43],dev_dcc0_bus_dcc_clksrc4_clk:[28,43],dev_dcc0_bus_dcc_clksrc5_clk:[28,43],dev_dcc0_bus_dcc_clksrc6_clk:[28,43],dev_dcc0_bus_dcc_input00_clk:[28,43],dev_dcc0_bus_dcc_input01_clk:[28,43],dev_dcc0_bus_dcc_input02_clk:[28,43],dev_dcc0_bus_dcc_input10_clk:[28,43],dev_dcc0_bus_vbus_clk:[28,43],dev_dcc0_dcc_clksrc0_clk:60,dev_dcc0_dcc_clksrc1_clk:60,dev_dcc0_dcc_clksrc2_clk:60,dev_dcc0_dcc_clksrc3_clk:60,dev_dcc0_dcc_clksrc4_clk:60,dev_dcc0_dcc_clksrc5_clk:60,dev_dcc0_dcc_clksrc6_clk:60,dev_dcc0_dcc_clksrc7_clk:60,dev_dcc0_dcc_input00_clk:60,dev_dcc0_dcc_input01_clk:60,dev_dcc0_dcc_input02_clk:60,dev_dcc0_dcc_input10_clk:60,dev_dcc0_vbus_clk:60,dev_dcc10_dcc_clksrc0_clk:60,dev_dcc10_dcc_clksrc1_clk:60,dev_dcc10_dcc_clksrc2_clk:60,dev_dcc10_dcc_clksrc3_clk:60,dev_dcc10_dcc_clksrc4_clk:60,dev_dcc10_dcc_clksrc5_clk:60,dev_dcc10_dcc_clksrc6_clk:60,dev_dcc10_dcc_clksrc7_clk:60,dev_dcc10_dcc_input00_clk:60,dev_dcc10_dcc_input01_clk:60,dev_dcc10_dcc_input02_clk:60,dev_dcc10_dcc_input10_clk:60,dev_dcc10_vbus_clk:60,dev_dcc11_dcc_clksrc0_clk:60,dev_dcc11_dcc_clksrc1_clk:60,dev_dcc11_dcc_clksrc2_clk:60,dev_dcc11_dcc_clksrc3_clk:60,dev_dcc11_dcc_clksrc4_clk:60,dev_dcc11_dcc_clksrc5_clk:60,dev_dcc11_dcc_clksrc6_clk:60,dev_dcc11_dcc_clksrc7_clk:60,dev_dcc11_dcc_input00_clk:60,dev_dcc11_dcc_input01_clk:60,dev_dcc11_dcc_input02_clk:60,dev_dcc11_dcc_input10_clk:60,dev_dcc11_vbus_clk:60,dev_dcc12_dcc_clksrc0_clk:60,dev_dcc12_dcc_clksrc1_clk:60,dev_dcc12_dcc_clksrc2_clk:60,dev_dcc12_dcc_clksrc3_clk:60,dev_dcc12_dcc_clksrc4_clk:60,dev_dcc12_dcc_clksrc5_clk:60,dev_dcc12_dcc_clksrc6_clk:60,dev_dcc12_dcc_clksrc7_clk:60,dev_dcc12_dcc_input00_clk:60,dev_dcc12_dcc_input01_clk:60,dev_dcc12_dcc_input02_clk:60,dev_dcc12_dcc_input10_clk:60,dev_dcc12_vbus_clk:60,dev_dcc1_bus_dcc_clksrc0_clk:[28,43],dev_dcc1_bus_dcc_clksrc1_clk:[28,43],dev_dcc1_bus_dcc_clksrc2_clk:[28,43],dev_dcc1_bus_dcc_clksrc3_clk:[28,43],dev_dcc1_bus_dcc_clksrc4_clk:[28,43],dev_dcc1_bus_dcc_clksrc5_clk:[28,43],dev_dcc1_bus_dcc_clksrc6_clk:[28,43],dev_dcc1_bus_dcc_clksrc7_clk:[28,43],dev_dcc1_bus_dcc_input00_clk:[28,43],dev_dcc1_bus_dcc_input01_clk:[28,43],dev_dcc1_bus_dcc_input02_clk:[28,43],dev_dcc1_bus_dcc_input10_clk:[28,43],dev_dcc1_bus_vbus_clk:[28,43],dev_dcc1_dcc_clksrc0_clk:60,dev_dcc1_dcc_clksrc1_clk:60,dev_dcc1_dcc_clksrc2_clk:60,dev_dcc1_dcc_clksrc3_clk:60,dev_dcc1_dcc_clksrc4_clk:60,dev_dcc1_dcc_clksrc5_clk:60,dev_dcc1_dcc_clksrc6_clk:60,dev_dcc1_dcc_clksrc7_clk:60,dev_dcc1_dcc_input00_clk:60,dev_dcc1_dcc_input01_clk:60,dev_dcc1_dcc_input02_clk:60,dev_dcc1_dcc_input10_clk:60,dev_dcc1_vbus_clk:60,dev_dcc2_bus_dcc_clksrc0_clk:[28,43],dev_dcc2_bus_dcc_clksrc1_clk:[28,43],dev_dcc2_bus_dcc_clksrc2_clk:[28,43],dev_dcc2_bus_dcc_clksrc3_clk:[28,43],dev_dcc2_bus_dcc_clksrc4_clk:[28,43],dev_dcc2_bus_dcc_clksrc5_clk:[28,43],dev_dcc2_bus_dcc_clksrc6_clk:[28,43],dev_dcc2_bus_dcc_clksrc7_clk:[28,43],dev_dcc2_bus_dcc_input00_clk:[28,43],dev_dcc2_bus_dcc_input01_clk:[28,43],dev_dcc2_bus_dcc_input02_clk:[28,43],dev_dcc2_bus_dcc_input10_clk:[28,43],dev_dcc2_bus_vbus_clk:[28,43],dev_dcc2_dcc_clksrc0_clk:60,dev_dcc2_dcc_clksrc1_clk:60,dev_dcc2_dcc_clksrc2_clk:60,dev_dcc2_dcc_clksrc3_clk:60,dev_dcc2_dcc_clksrc4_clk:60,dev_dcc2_dcc_clksrc5_clk:60,dev_dcc2_dcc_clksrc6_clk:60,dev_dcc2_dcc_clksrc7_clk:60,dev_dcc2_dcc_input00_clk:60,dev_dcc2_dcc_input01_clk:60,dev_dcc2_dcc_input02_clk:60,dev_dcc2_dcc_input10_clk:60,dev_dcc2_vbus_clk:60,dev_dcc3_bus_dcc_clksrc0_clk:[28,43],dev_dcc3_bus_dcc_clksrc1_clk:[28,43],dev_dcc3_bus_dcc_clksrc2_clk:[28,43],dev_dcc3_bus_dcc_clksrc3_clk:[28,43],dev_dcc3_bus_dcc_clksrc4_clk:[28,43],dev_dcc3_bus_dcc_clksrc5_clk:[28,43],dev_dcc3_bus_dcc_clksrc7_clk:[28,43],dev_dcc3_bus_dcc_input00_clk:[28,43],dev_dcc3_bus_dcc_input01_clk:[28,43],dev_dcc3_bus_dcc_input02_clk:[28,43],dev_dcc3_bus_dcc_input10_clk:[28,43],dev_dcc3_bus_vbus_clk:[28,43],dev_dcc3_dcc_clksrc0_clk:60,dev_dcc3_dcc_clksrc1_clk:60,dev_dcc3_dcc_clksrc2_clk:60,dev_dcc3_dcc_clksrc3_clk:60,dev_dcc3_dcc_clksrc4_clk:60,dev_dcc3_dcc_clksrc5_clk:60,dev_dcc3_dcc_clksrc6_clk:60,dev_dcc3_dcc_clksrc7_clk:60,dev_dcc3_dcc_input00_clk:60,dev_dcc3_dcc_input01_clk:60,dev_dcc3_dcc_input02_clk:60,dev_dcc3_dcc_input10_clk:60,dev_dcc3_vbus_clk:60,dev_dcc4_bus_dcc_clksrc0_clk:[28,43],dev_dcc4_bus_dcc_clksrc2_clk:[28,43],dev_dcc4_bus_dcc_clksrc3_clk:[28,43],dev_dcc4_bus_dcc_clksrc4_clk:[28,43],dev_dcc4_bus_dcc_clksrc5_clk:[28,43],dev_dcc4_bus_dcc_clksrc6_clk:[28,43],dev_dcc4_bus_dcc_clksrc7_clk:[28,43],dev_dcc4_bus_dcc_input00_clk:[28,43],dev_dcc4_bus_dcc_input01_clk:[28,43],dev_dcc4_bus_dcc_input02_clk:[28,43],dev_dcc4_bus_dcc_input10_clk:[28,43],dev_dcc4_bus_vbus_clk:[28,43],dev_dcc4_dcc_clksrc0_clk:60,dev_dcc4_dcc_clksrc1_clk:60,dev_dcc4_dcc_clksrc2_clk:60,dev_dcc4_dcc_clksrc3_clk:60,dev_dcc4_dcc_clksrc4_clk:60,dev_dcc4_dcc_clksrc5_clk:60,dev_dcc4_dcc_clksrc6_clk:60,dev_dcc4_dcc_clksrc7_clk:60,dev_dcc4_dcc_input00_clk:60,dev_dcc4_dcc_input01_clk:60,dev_dcc4_dcc_input02_clk:60,dev_dcc4_dcc_input10_clk:60,dev_dcc4_vbus_clk:60,dev_dcc5_bus_dcc_clksrc0_clk:[28,43],dev_dcc5_bus_dcc_clksrc1_clk:[28,43],dev_dcc5_bus_dcc_clksrc2_clk:[28,43],dev_dcc5_bus_dcc_clksrc3_clk:[28,43],dev_dcc5_bus_dcc_clksrc4_clk:[28,43],dev_dcc5_bus_dcc_clksrc5_clk:[28,43],dev_dcc5_bus_dcc_clksrc6_clk:[28,43],dev_dcc5_bus_dcc_clksrc7_clk:[28,43],dev_dcc5_bus_dcc_input00_clk:[28,43],dev_dcc5_bus_dcc_input01_clk:[28,43],dev_dcc5_bus_dcc_input02_clk:[28,43],dev_dcc5_bus_dcc_input10_clk:[28,43],dev_dcc5_bus_vbus_clk:[28,43],dev_dcc5_dcc_clksrc0_clk:60,dev_dcc5_dcc_clksrc1_clk:60,dev_dcc5_dcc_clksrc2_clk:60,dev_dcc5_dcc_clksrc3_clk:60,dev_dcc5_dcc_clksrc4_clk:60,dev_dcc5_dcc_clksrc5_clk:60,dev_dcc5_dcc_clksrc6_clk:60,dev_dcc5_dcc_clksrc7_clk:60,dev_dcc5_dcc_input00_clk:60,dev_dcc5_dcc_input01_clk:60,dev_dcc5_dcc_input02_clk:60,dev_dcc5_dcc_input10_clk:60,dev_dcc5_vbus_clk:60,dev_dcc6_bus_dcc_clksrc0_clk:[28,43],dev_dcc6_bus_dcc_clksrc1_clk:[28,43],dev_dcc6_bus_dcc_clksrc2_clk:[28,43],dev_dcc6_bus_dcc_clksrc3_clk:[28,43],dev_dcc6_bus_dcc_clksrc4_clk:[28,43],dev_dcc6_bus_dcc_clksrc5_clk:[28,43],dev_dcc6_bus_dcc_clksrc6_clk:[28,43],dev_dcc6_bus_dcc_clksrc7_clk:[28,43],dev_dcc6_bus_dcc_input00_clk:[28,43],dev_dcc6_bus_dcc_input01_clk:[28,43],dev_dcc6_bus_dcc_input02_clk:[28,43],dev_dcc6_bus_dcc_input10_clk:[28,43],dev_dcc6_bus_vbus_clk:[28,43],dev_dcc6_dcc_clksrc0_clk:60,dev_dcc6_dcc_clksrc1_clk:60,dev_dcc6_dcc_clksrc2_clk:60,dev_dcc6_dcc_clksrc3_clk:60,dev_dcc6_dcc_clksrc4_clk:60,dev_dcc6_dcc_clksrc5_clk:60,dev_dcc6_dcc_clksrc6_clk:60,dev_dcc6_dcc_clksrc7_clk:60,dev_dcc6_dcc_input00_clk:60,dev_dcc6_dcc_input01_clk:60,dev_dcc6_dcc_input02_clk:60,dev_dcc6_dcc_input10_clk:60,dev_dcc6_vbus_clk:60,dev_dcc7_bus_dcc_clksrc0_clk:[28,43],dev_dcc7_bus_dcc_clksrc1_clk:[28,43],dev_dcc7_bus_dcc_clksrc2_clk:[28,43],dev_dcc7_bus_dcc_clksrc3_clk:[28,43],dev_dcc7_bus_dcc_clksrc4_clk:[28,43],dev_dcc7_bus_dcc_clksrc5_clk:[28,43],dev_dcc7_bus_dcc_clksrc6_clk:[28,43],dev_dcc7_bus_dcc_clksrc7_clk:[28,43],dev_dcc7_bus_dcc_input00_clk:[28,43],dev_dcc7_bus_dcc_input01_clk:[28,43],dev_dcc7_bus_dcc_input02_clk:[28,43],dev_dcc7_bus_dcc_input10_clk:[28,43],dev_dcc7_bus_vbus_clk:[28,43],dev_dcc7_dcc_clksrc0_clk:60,dev_dcc7_dcc_clksrc1_clk:60,dev_dcc7_dcc_clksrc2_clk:60,dev_dcc7_dcc_clksrc3_clk:60,dev_dcc7_dcc_clksrc4_clk:60,dev_dcc7_dcc_clksrc5_clk:60,dev_dcc7_dcc_clksrc6_clk:60,dev_dcc7_dcc_clksrc7_clk:60,dev_dcc7_dcc_input00_clk:60,dev_dcc7_dcc_input01_clk:60,dev_dcc7_dcc_input02_clk:60,dev_dcc7_dcc_input10_clk:60,dev_dcc7_vbus_clk:60,dev_dcc8_dcc_clksrc0_clk:60,dev_dcc8_dcc_clksrc1_clk:60,dev_dcc8_dcc_clksrc2_clk:60,dev_dcc8_dcc_clksrc3_clk:60,dev_dcc8_dcc_clksrc4_clk:60,dev_dcc8_dcc_clksrc5_clk:60,dev_dcc8_dcc_clksrc6_clk:60,dev_dcc8_dcc_clksrc7_clk:60,dev_dcc8_dcc_input00_clk:60,dev_dcc8_dcc_input01_clk:60,dev_dcc8_dcc_input02_clk:60,dev_dcc8_dcc_input10_clk:60,dev_dcc8_vbus_clk:60,dev_dcc9_dcc_clksrc0_clk:60,dev_dcc9_dcc_clksrc1_clk:60,dev_dcc9_dcc_clksrc2_clk:60,dev_dcc9_dcc_clksrc3_clk:60,dev_dcc9_dcc_clksrc4_clk:60,dev_dcc9_dcc_clksrc5_clk:60,dev_dcc9_dcc_clksrc6_clk:60,dev_dcc9_dcc_clksrc7_clk:60,dev_dcc9_dcc_input00_clk:60,dev_dcc9_dcc_input01_clk:60,dev_dcc9_dcc_input02_clk:60,dev_dcc9_dcc_input10_clk:60,dev_dcc9_vbus_clk:60,dev_ddr0_ddrss_cfg_clk:60,dev_ddr0_ddrss_ddr_pll_clk:60,dev_ddr0_ddrss_io_ck_0:60,dev_ddr0_ddrss_io_ck_n_0:60,dev_ddr0_ddrss_vbus_clk:60,dev_ddr0_pll_ctrl_clk:60,dev_ddrss0_bus_ddrss_byp_4x_clk:[28,43],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_cfg_clk:[28,43],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_tclk:[28,43],dev_ddrss0_bus_ddrss_vbus_clk:[28,43],dev_debugss0_bus_atb0_clk:[28,43],dev_debugss0_bus_atb1_clk:[28,43],dev_debugss0_bus_atb2_clk:[28,43],dev_debugss0_bus_atb3_clk:[28,43],dev_debugss0_bus_atb4_clk:[28,43],dev_debugss0_bus_atb5_clk:[28,43],dev_debugss0_bus_cfg_clk:[28,43],dev_debugss0_bus_dbg_clk:[28,43],dev_debugss0_bus_sys_clk:[28,43],dev_debugss_wrap0_atb_clk:60,dev_debugss_wrap0_bus_atb_clk:[28,43],dev_debugss_wrap0_bus_core_clk:[28,43],dev_debugss_wrap0_bus_jtag_tck:[28,43],dev_debugss_wrap0_bus_trexpt_clk:[28,43],dev_debugss_wrap0_core_clk:60,dev_debugss_wrap0_cstpiu_traceclk_0:60,dev_debugss_wrap0_jtag_tck:60,dev_debugss_wrap0_trexpt_clk:60,dev_debugsuspendrtr0_bus_intr_clk:[28,43],dev_decoder0_sys_clk:60,dev_dftss0_bus_vbusp_clk_clk:[28,43],dev_dmpac0_sde_0_clk:60,dev_dmpac_top_main_0_clk:60,dev_dmpac_top_main_0_pll_dco_clk:60,dev_dphy_rx0_main_clk_clk:60,dev_dphy_rx0_ppi_rx_byte_clk:60,dev_dphy_rx1_main_clk_clk:60,dev_dphy_rx1_ppi_rx_byte_clk:60,dev_dphy_tx0_ck_m_0:60,dev_dphy_tx0_ck_p_0:60,dev_dphy_tx0_clk:60,dev_dphy_tx0_dphy_ref_clk:60,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:60,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:60,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:60,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:60,dev_dphy_tx0_psm_clk:60,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:43,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:28,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:43,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:28,dev_dss0_bus_dpi_1_in_clk:[28,43],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[28,43],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:43,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:43,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:28,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:28,dev_dss0_bus_dpi_1_out_clk:[28,43],dev_dss0_bus_dss_func_clk:[28,43],dev_dss0_dpi0_ext_clksel:60,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:60,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:60,dev_dss0_dpi1_ext_clksel:60,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:60,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:60,dev_dss0_dss_func_clk:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_0_out_2x_clk:60,dev_dss0_dss_inst0_dpi_0_out_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_1_out_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_2_out_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_out_clk:60,dev_dss_dsi0_dphy_0_rx_esc_clk:60,dev_dss_dsi0_dphy_0_tx_esc_clk:60,dev_dss_dsi0_dpi_0_clk:60,dev_dss_dsi0_pll_ctrl_clk:60,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:60,dev_dss_dsi0_sys_clk:60,dev_dss_edp0_aif_i2s_clk:60,dev_dss_edp0_dpi_2_2x_clk:60,dev_dss_edp0_dpi_2_clk:60,dev_dss_edp0_dpi_3_clk:60,dev_dss_edp0_dpi_4_clk:60,dev_dss_edp0_dpi_5_clk:60,dev_dss_edp0_dptx_mod_clk:60,dev_dss_edp0_phy_ln0_refclk:60,dev_dss_edp0_phy_ln0_rxclk:60,dev_dss_edp0_phy_ln0_rxfclk:60,dev_dss_edp0_phy_ln0_txclk:60,dev_dss_edp0_phy_ln0_txfclk:60,dev_dss_edp0_phy_ln0_txmclk:60,dev_dss_edp0_phy_ln1_refclk:60,dev_dss_edp0_phy_ln1_rxclk:60,dev_dss_edp0_phy_ln1_rxfclk:60,dev_dss_edp0_phy_ln1_txclk:60,dev_dss_edp0_phy_ln1_txfclk:60,dev_dss_edp0_phy_ln1_txmclk:60,dev_dss_edp0_phy_ln2_refclk:60,dev_dss_edp0_phy_ln2_rxclk:60,dev_dss_edp0_phy_ln2_rxfclk:60,dev_dss_edp0_phy_ln2_txclk:60,dev_dss_edp0_phy_ln2_txfclk:60,dev_dss_edp0_phy_ln2_txmclk:60,dev_dss_edp0_phy_ln3_refclk:60,dev_dss_edp0_phy_ln3_rxclk:60,dev_dss_edp0_phy_ln3_rxfclk:60,dev_dss_edp0_phy_ln3_txclk:60,dev_dss_edp0_phy_ln3_txfclk:60,dev_dss_edp0_phy_ln3_txmclk:60,dev_dss_edp0_pll_ctrl_clk:60,dev_ecap0_bus_vbus_clk:[28,43],dev_ecap0_vbus_clk:60,dev_ecap1_vbus_clk:60,dev_ecap2_vbus_clk:60,dev_ecc_aggr0_bus_aggr_clk:[28,43],dev_ecc_aggr1_bus_aggr_clk:[28,43],dev_ecc_aggr2_bus_aggr_clk:[28,43],dev_efuse0_bus_efc0_ctl_fclk:43,dev_efuse0_bus_efc1_ctl_fclk:43,dev_efuse0_bus_vbusp_pll_clk_clk:[28,43],dev_ehrpwm0_bus_vbusp_clk:[28,43],dev_ehrpwm0_vbusp_clk:60,dev_ehrpwm1_bus_vbusp_clk:[28,43],dev_ehrpwm1_vbusp_clk:60,dev_ehrpwm2_bus_vbusp_clk:[28,43],dev_ehrpwm2_vbusp_clk:60,dev_ehrpwm3_bus_vbusp_clk:[28,43],dev_ehrpwm3_vbusp_clk:60,dev_ehrpwm4_bus_vbusp_clk:[28,43],dev_ehrpwm4_vbusp_clk:60,dev_ehrpwm5_bus_vbusp_clk:[28,43],dev_ehrpwm5_vbusp_clk:60,dev_elm0_bus_vbusp_clk:[28,43],dev_elm0_vbusp_clk:60,dev_encoder0_sys_clk:60,dev_eqep0_bus_vbus_clk:[28,43],dev_eqep0_vbus_clk:60,dev_eqep1_bus_vbus_clk:[28,43],dev_eqep1_vbus_clk:60,dev_eqep2_bus_vbus_clk:[28,43],dev_eqep2_vbus_clk:60,dev_esm0_bus_clk:[28,43],dev_esm0_clk:60,dev_gic0_bus_vclk_clk:[28,43],dev_gpio0_bus_mmr_clk:[28,43],dev_gpio0_mmr_clk:60,dev_gpio1_bus_mmr_clk:[28,43],dev_gpio1_mmr_clk:60,dev_gpio2_mmr_clk:60,dev_gpio3_mmr_clk:60,dev_gpio4_mmr_clk:60,dev_gpio5_mmr_clk:60,dev_gpio6_mmr_clk:60,dev_gpio7_mmr_clk:60,dev_gpiomux_intrtr0_bus_intr_clk:[28,43],dev_gpiomux_intrtr0_intr_clk:60,dev_gpmc0_bus_func_clk:[28,43],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[28,43],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[28,43],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[28,43],dev_gpmc0_bus_pi_gpmc_ret_clk:[28,43],dev_gpmc0_bus_po_gpmc_dev_clk:[28,43],dev_gpmc0_bus_vbusp_clk:[28,43],dev_gpmc0_func_clk:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:60,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:60,dev_gpmc0_pi_gpmc_ret_clk:60,dev_gpmc0_po_gpmc_dev_clk:60,dev_gpmc0_vbusp_clk:60,dev_gpu0_bus_hyd_core_clk:[28,43],dev_gpu0_bus_mem_clk:[28,43],dev_gpu0_bus_sgx_core_clk:[28,43],dev_gpu0_bus_sys_clk:[28,43],dev_gpu0_gpu_0_gpu_pll_clk:60,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[28,43],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[28,43],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[28,43],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[28,43],dev_gtc0_bus_vbusp_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_gtc0_gtc_clk:60,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:60,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:60,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_gtc0_vbusp_clk:60,dev_i2c0_bus_clk:[28,43],dev_i2c0_bus_piscl:43,dev_i2c0_bus_pisys_clk:[28,43],dev_i2c0_clk:60,dev_i2c0_piscl_0:60,dev_i2c0_pisys_clk:60,dev_i2c1_bus_clk:[28,43],dev_i2c1_bus_piscl:43,dev_i2c1_bus_pisys_clk:[28,43],dev_i2c1_clk:60,dev_i2c1_piscl_0:60,dev_i2c1_pisys_clk:60,dev_i2c2_bus_clk:[28,43],dev_i2c2_bus_piscl:43,dev_i2c2_bus_pisys_clk:[28,43],dev_i2c2_clk:60,dev_i2c2_piscl_0:60,dev_i2c2_pisys_clk:60,dev_i2c3_bus_clk:[28,43],dev_i2c3_bus_piscl:43,dev_i2c3_bus_pisys_clk:[28,43],dev_i2c3_clk:60,dev_i2c3_piscl_0:60,dev_i2c3_pisys_clk:60,dev_i2c4_clk:60,dev_i2c4_piscl_0:60,dev_i2c4_pisys_clk:60,dev_i2c5_clk:60,dev_i2c5_piscl_0:60,dev_i2c5_pisys_clk:60,dev_i2c6_clk:60,dev_i2c6_piscl_0:60,dev_i2c6_pisys_clk:60,dev_i3c0_i3c_pclk_clk:60,dev_i3c0_i3c_scl_di:60,dev_i3c0_i3c_scl_do_0:60,dev_i3c0_i3c_sclk_clk:60,dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[28,43],dev_led0_led_clk:60,dev_led0_vbus_clk:60,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[28,43],dev_main2mcu_lvl_intrtr0_intr_clk:60,dev_main2mcu_pls_intrtr0_bus_intr_clk:[28,43],dev_main2mcu_pls_intrtr0_intr_clk:60,dev_mcan0_mcanss_cclk_clk:60,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan0_mcanss_hclk_clk:60,dev_mcan10_mcanss_cclk_clk:60,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan10_mcanss_hclk_clk:60,dev_mcan11_mcanss_cclk_clk:60,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan11_mcanss_hclk_clk:60,dev_mcan12_mcanss_cclk_clk:60,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan12_mcanss_hclk_clk:60,dev_mcan13_mcanss_cclk_clk:60,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan13_mcanss_hclk_clk:60,dev_mcan1_mcanss_cclk_clk:60,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan1_mcanss_hclk_clk:60,dev_mcan2_mcanss_cclk_clk:60,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan2_mcanss_hclk_clk:60,dev_mcan3_mcanss_cclk_clk:60,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan3_mcanss_hclk_clk:60,dev_mcan4_mcanss_cclk_clk:60,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan4_mcanss_hclk_clk:60,dev_mcan5_mcanss_cclk_clk:60,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan5_mcanss_hclk_clk:60,dev_mcan6_mcanss_cclk_clk:60,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan6_mcanss_hclk_clk:60,dev_mcan7_mcanss_cclk_clk:60,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan7_mcanss_hclk_clk:60,dev_mcan8_mcanss_cclk_clk:60,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan8_mcanss_hclk_clk:60,dev_mcan9_mcanss_cclk_clk:60,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan9_mcanss_hclk_clk:60,dev_mcasp0_aux_clk:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp0_bus_aux_clk:[28,43],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:43,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:28,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp0_bus_mcasp_ahclkr_pin:43,dev_mcasp0_bus_mcasp_ahclkx_pin:43,dev_mcasp0_bus_vbusp_clk:[28,43],dev_mcasp0_mcasp_aclkr_pin_0:60,dev_mcasp0_mcasp_aclkr_pout_0:60,dev_mcasp0_mcasp_aclkx_pin_0:60,dev_mcasp0_mcasp_aclkx_pout_0:60,dev_mcasp0_mcasp_ahclkr_pin_0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp0_mcasp_ahclkr_pout_0:60,dev_mcasp0_mcasp_ahclkx_pin_0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp0_mcasp_ahclkx_pout_0:60,dev_mcasp0_vbusp_clk:60,dev_mcasp10_aux_clk:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp10_mcasp_aclkr_pin_0:60,dev_mcasp10_mcasp_aclkr_pout_0:60,dev_mcasp10_mcasp_aclkx_pin_0:60,dev_mcasp10_mcasp_aclkx_pout_0:60,dev_mcasp10_mcasp_ahclkr_pin_0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp10_mcasp_ahclkr_pout_0:60,dev_mcasp10_mcasp_ahclkx_pin_0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp10_mcasp_ahclkx_pout_0:60,dev_mcasp10_vbusp_clk:60,dev_mcasp11_aux_clk:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp11_mcasp_aclkr_pin_0:60,dev_mcasp11_mcasp_aclkr_pout_0:60,dev_mcasp11_mcasp_aclkx_pin_0:60,dev_mcasp11_mcasp_aclkx_pout_0:60,dev_mcasp11_mcasp_ahclkr_pin_0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp11_mcasp_ahclkr_pout_0:60,dev_mcasp11_mcasp_ahclkx_pin_0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp11_mcasp_ahclkx_pout_0:60,dev_mcasp11_vbusp_clk:60,dev_mcasp1_aux_clk:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp1_bus_aux_clk:[28,43],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:43,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:28,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp1_bus_mcasp_ahclkr_pin:43,dev_mcasp1_bus_mcasp_ahclkx_pin:43,dev_mcasp1_bus_vbusp_clk:[28,43],dev_mcasp1_mcasp_aclkr_pin_0:60,dev_mcasp1_mcasp_aclkr_pout_0:60,dev_mcasp1_mcasp_aclkx_pin_0:60,dev_mcasp1_mcasp_aclkx_pout_0:60,dev_mcasp1_mcasp_ahclkr_pin_0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp1_mcasp_ahclkr_pout_0:60,dev_mcasp1_mcasp_ahclkx_pin_0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp1_mcasp_ahclkx_pout_0:60,dev_mcasp1_vbusp_clk:60,dev_mcasp2_aux_clk:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp2_bus_aux_clk:[28,43],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:43,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:28,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp2_bus_mcasp_ahclkr_pin:43,dev_mcasp2_bus_mcasp_ahclkx_pin:43,dev_mcasp2_bus_vbusp_clk:[28,43],dev_mcasp2_mcasp_aclkr_pin_0:60,dev_mcasp2_mcasp_aclkr_pout_0:60,dev_mcasp2_mcasp_aclkx_pin_0:60,dev_mcasp2_mcasp_aclkx_pout_0:60,dev_mcasp2_mcasp_ahclkr_pin_0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp2_mcasp_ahclkr_pout_0:60,dev_mcasp2_mcasp_ahclkx_pin_0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp2_mcasp_ahclkx_pout_0:60,dev_mcasp2_vbusp_clk:60,dev_mcasp3_aux_clk:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp3_mcasp_aclkr_pin_0:60,dev_mcasp3_mcasp_aclkr_pout_0:60,dev_mcasp3_mcasp_aclkx_pin_0:60,dev_mcasp3_mcasp_aclkx_pout_0:60,dev_mcasp3_mcasp_ahclkr_pin_0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp3_mcasp_ahclkr_pout_0:60,dev_mcasp3_mcasp_ahclkx_pin_0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp3_mcasp_ahclkx_pout_0:60,dev_mcasp3_vbusp_clk:60,dev_mcasp4_aux_clk:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp4_mcasp_aclkr_pin_0:60,dev_mcasp4_mcasp_aclkr_pout_0:60,dev_mcasp4_mcasp_aclkx_pin_0:60,dev_mcasp4_mcasp_aclkx_pout_0:60,dev_mcasp4_mcasp_ahclkr_pin_0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp4_mcasp_ahclkr_pout_0:60,dev_mcasp4_mcasp_ahclkx_pin_0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp4_mcasp_ahclkx_pout_0:60,dev_mcasp4_vbusp_clk:60,dev_mcasp5_aux_clk:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp5_mcasp_aclkr_pin_0:60,dev_mcasp5_mcasp_aclkr_pout_0:60,dev_mcasp5_mcasp_aclkx_pin_0:60,dev_mcasp5_mcasp_aclkx_pout_0:60,dev_mcasp5_mcasp_ahclkr_pin_0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp5_mcasp_ahclkr_pout_0:60,dev_mcasp5_mcasp_ahclkx_pin_0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp5_mcasp_ahclkx_pout_0:60,dev_mcasp5_vbusp_clk:60,dev_mcasp6_aux_clk:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp6_mcasp_aclkr_pin_0:60,dev_mcasp6_mcasp_aclkr_pout_0:60,dev_mcasp6_mcasp_aclkx_pin_0:60,dev_mcasp6_mcasp_aclkx_pout_0:60,dev_mcasp6_mcasp_ahclkr_pin_0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp6_mcasp_ahclkr_pout_0:60,dev_mcasp6_mcasp_ahclkx_pin_0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp6_mcasp_ahclkx_pout_0:60,dev_mcasp6_vbusp_clk:60,dev_mcasp7_aux_clk:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp7_mcasp_aclkr_pin_0:60,dev_mcasp7_mcasp_aclkr_pout_0:60,dev_mcasp7_mcasp_aclkx_pin_0:60,dev_mcasp7_mcasp_aclkx_pout_0:60,dev_mcasp7_mcasp_ahclkr_pin_0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp7_mcasp_ahclkr_pout_0:60,dev_mcasp7_mcasp_ahclkx_pin_0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp7_mcasp_ahclkx_pout_0:60,dev_mcasp7_vbusp_clk:60,dev_mcasp8_aux_clk:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp8_mcasp_aclkr_pin_0:60,dev_mcasp8_mcasp_aclkr_pout_0:60,dev_mcasp8_mcasp_aclkx_pin_0:60,dev_mcasp8_mcasp_aclkx_pout_0:60,dev_mcasp8_mcasp_ahclkr_pin_0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp8_mcasp_ahclkr_pout_0:60,dev_mcasp8_mcasp_ahclkx_pin_0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp8_mcasp_ahclkx_pout_0:60,dev_mcasp8_vbusp_clk:60,dev_mcasp9_aux_clk:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp9_mcasp_aclkr_pin_0:60,dev_mcasp9_mcasp_aclkr_pout_0:60,dev_mcasp9_mcasp_aclkx_pin_0:60,dev_mcasp9_mcasp_aclkx_pout_0:60,dev_mcasp9_mcasp_ahclkr_pin_0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp9_mcasp_ahclkr_pout_0:60,dev_mcasp9_mcasp_ahclkx_pin_0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp9_mcasp_ahclkx_pout_0:60,dev_mcasp9_vbusp_clk:60,dev_mcspi0_bus_clkspiref_clk:[28,43],dev_mcspi0_bus_io_clkspii_clk:[28,43],dev_mcspi0_bus_io_clkspio_clk:[28,43],dev_mcspi0_bus_vbusp_clk:[28,43],dev_mcspi0_clkspiref_clk:60,dev_mcspi0_io_clkspio_clk:60,dev_mcspi0_vbusp_clk:60,dev_mcspi1_bus_clkspiref_clk:[28,43],dev_mcspi1_bus_io_clkspii_clk:[28,43],dev_mcspi1_bus_io_clkspio_clk:[28,43],dev_mcspi1_bus_vbusp_clk:[28,43],dev_mcspi1_clkspiref_clk:60,dev_mcspi1_io_clkspio_clk:60,dev_mcspi1_vbusp_clk:60,dev_mcspi2_bus_clkspiref_clk:[28,43],dev_mcspi2_bus_io_clkspii_clk:[28,43],dev_mcspi2_bus_io_clkspio_clk:[28,43],dev_mcspi2_bus_vbusp_clk:[28,43],dev_mcspi2_clkspiref_clk:60,dev_mcspi2_io_clkspio_clk:60,dev_mcspi2_vbusp_clk:60,dev_mcspi3_bus_clkspiref_clk:[28,43],dev_mcspi3_bus_io_clkspii_clk:[28,43],dev_mcspi3_bus_io_clkspio_clk:[28,43],dev_mcspi3_bus_vbusp_clk:[28,43],dev_mcspi3_clkspiref_clk:60,dev_mcspi3_io_clkspii_clk:60,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:60,dev_mcspi3_io_clkspio_clk:60,dev_mcspi3_vbusp_clk:60,dev_mcspi4_bus_clkspiref_clk:[28,43],dev_mcspi4_bus_io_clkspii_clk:28,dev_mcspi4_bus_io_clkspio_clk:28,dev_mcspi4_bus_vbusp_clk:[28,43],dev_mcspi4_clkspiref_clk:60,dev_mcspi4_io_clkspii_clk:60,dev_mcspi4_io_clkspio_clk:60,dev_mcspi4_vbusp_clk:60,dev_mcspi5_clkspiref_clk:60,dev_mcspi5_io_clkspio_clk:60,dev_mcspi5_vbusp_clk:60,dev_mcspi6_clkspiref_clk:60,dev_mcspi6_io_clkspio_clk:60,dev_mcspi6_vbusp_clk:60,dev_mcspi7_clkspiref_clk:60,dev_mcspi7_io_clkspio_clk:60,dev_mcspi7_vbusp_clk:60,dev_mcu_adc0_adc_clk:60,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:60,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:60,dev_mcu_adc0_bus_adc_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_adc0_bus_sys_clk:[28,43],dev_mcu_adc0_bus_vbus_clk:[28,43],dev_mcu_adc0_sys_clk:60,dev_mcu_adc0_vbus_clk:60,dev_mcu_adc1_adc_clk:60,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:60,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:60,dev_mcu_adc1_bus_adc_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_adc1_bus_sys_clk:[28,43],dev_mcu_adc1_bus_vbus_clk:[28,43],dev_mcu_adc1_sys_clk:60,dev_mcu_adc1_vbus_clk:60,dev_mcu_armss0_bus_interface_clk:43,dev_mcu_armss0_cpu0_bus_cpu_clk:[28,43],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,43],dev_mcu_armss0_cpu0_bus_interface_clk:[28,43],dev_mcu_armss0_cpu0_bus_interface_phas:[28,43],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,43],dev_mcu_armss0_cpu1_bus_interface_clk:[28,43],dev_mcu_armss0_cpu1_bus_interface_phas:[28,43],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[28,43],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[28,43],dev_mcu_cpsw0_bus_cppi_clk_clk:[28,43],dev_mcu_cpsw0_bus_cpts_genf0_0:43,dev_mcu_cpsw0_bus_cpts_rft_clk:[28,43],dev_mcu_cpsw0_bus_gmii1_mr_clk:[28,43],dev_mcu_cpsw0_bus_gmii1_mt_clk:[28,43],dev_mcu_cpsw0_bus_gmii_rft_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[28,43],dev_mcu_cpsw0_cppi_clk_clk:60,dev_mcu_cpsw0_cpts_genf0_0:60,dev_mcu_cpsw0_cpts_rft_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_mcu_cpsw0_gmii1_mr_clk:60,dev_mcu_cpsw0_gmii1_mt_clk:60,dev_mcu_cpsw0_gmii_rft_clk:60,dev_mcu_cpsw0_mdio_mdclk_o_0:60,dev_mcu_cpsw0_rgmii1_rxc_i:60,dev_mcu_cpsw0_rgmii1_txc_i:60,dev_mcu_cpsw0_rgmii1_txc_o:60,dev_mcu_cpsw0_rgmii_mhz_250_clk:60,dev_mcu_cpsw0_rgmii_mhz_50_clk:60,dev_mcu_cpsw0_rgmii_mhz_5_clk:60,dev_mcu_cpsw0_rmii_mhz_50_clk:60,dev_mcu_cpt2_aggr0_bus_vclk_clk:[28,43],dev_mcu_cpt2_aggr0_vclk_clk:60,dev_mcu_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc0_bus_dcc_input00_clk:[28,43],dev_mcu_dcc0_bus_dcc_input01_clk:[28,43],dev_mcu_dcc0_bus_dcc_input02_clk:[28,43],dev_mcu_dcc0_bus_dcc_input10_clk:[28,43],dev_mcu_dcc0_bus_vbus_clk:[28,43],dev_mcu_dcc0_dcc_clksrc0_clk:60,dev_mcu_dcc0_dcc_clksrc1_clk:60,dev_mcu_dcc0_dcc_clksrc2_clk:60,dev_mcu_dcc0_dcc_clksrc3_clk:60,dev_mcu_dcc0_dcc_clksrc4_clk:60,dev_mcu_dcc0_dcc_clksrc5_clk:60,dev_mcu_dcc0_dcc_clksrc6_clk:60,dev_mcu_dcc0_dcc_clksrc7_clk:60,dev_mcu_dcc0_dcc_input00_clk:60,dev_mcu_dcc0_dcc_input01_clk:60,dev_mcu_dcc0_dcc_input02_clk:60,dev_mcu_dcc0_dcc_input10_clk:60,dev_mcu_dcc0_vbus_clk:60,dev_mcu_dcc1_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc1_bus_dcc_input00_clk:[28,43],dev_mcu_dcc1_bus_dcc_input01_clk:[28,43],dev_mcu_dcc1_bus_dcc_input02_clk:[28,43],dev_mcu_dcc1_bus_dcc_input10_clk:[28,43],dev_mcu_dcc1_bus_vbus_clk:[28,43],dev_mcu_dcc1_dcc_clksrc0_clk:60,dev_mcu_dcc1_dcc_clksrc1_clk:60,dev_mcu_dcc1_dcc_clksrc2_clk:60,dev_mcu_dcc1_dcc_clksrc3_clk:60,dev_mcu_dcc1_dcc_clksrc4_clk:60,dev_mcu_dcc1_dcc_clksrc5_clk:60,dev_mcu_dcc1_dcc_clksrc6_clk:60,dev_mcu_dcc1_dcc_clksrc7_clk:60,dev_mcu_dcc1_dcc_input00_clk:60,dev_mcu_dcc1_dcc_input01_clk:60,dev_mcu_dcc1_dcc_input02_clk:60,dev_mcu_dcc1_dcc_input10_clk:60,dev_mcu_dcc1_vbus_clk:60,dev_mcu_dcc2_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc2_bus_dcc_input00_clk:[28,43],dev_mcu_dcc2_bus_dcc_input01_clk:[28,43],dev_mcu_dcc2_bus_dcc_input02_clk:[28,43],dev_mcu_dcc2_bus_dcc_input10_clk:[28,43],dev_mcu_dcc2_bus_vbus_clk:[28,43],dev_mcu_dcc2_dcc_clksrc0_clk:60,dev_mcu_dcc2_dcc_clksrc1_clk:60,dev_mcu_dcc2_dcc_clksrc3_clk:60,dev_mcu_dcc2_dcc_clksrc4_clk:60,dev_mcu_dcc2_dcc_clksrc6_clk:60,dev_mcu_dcc2_dcc_clksrc7_clk:60,dev_mcu_dcc2_dcc_input00_clk:60,dev_mcu_dcc2_dcc_input01_clk:60,dev_mcu_dcc2_dcc_input02_clk:60,dev_mcu_dcc2_dcc_input10_clk:60,dev_mcu_dcc2_vbus_clk:60,dev_mcu_debugss0_bus_atb0_clk:[28,43],dev_mcu_debugss0_bus_atb1_clk:[28,43],dev_mcu_debugss0_bus_atb2_clk:[28,43],dev_mcu_debugss0_bus_atb3_clk:[28,43],dev_mcu_debugss0_bus_cfg_clk:[28,43],dev_mcu_debugss0_bus_dbg_clk:[28,43],dev_mcu_debugss0_bus_sys_clk:[28,43],dev_mcu_ecc_aggr0_bus_aggr_clk:[28,43],dev_mcu_ecc_aggr1_bus_aggr_clk:[28,43],dev_mcu_efuse0_bus_efc0_ctl_fclk:43,dev_mcu_efuse0_bus_efc1_ctl_fclk:43,dev_mcu_efuse0_bus_efc2_ctl_fclk:43,dev_mcu_efuse0_bus_efc3_ctl_fclk:43,dev_mcu_efuse0_bus_vbusp_clk_clk:[28,43],dev_mcu_esm0_bus_clk:[28,43],dev_mcu_esm0_clk:60,dev_mcu_fss0_fsas_0_gclk:60,dev_mcu_fss0_hyperbus0_bus_cba_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:43,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:43,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:43,dev_mcu_fss0_hyperbus1p0_0_cba_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:60,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:60,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_ospi_dqs_clk:60,dev_mcu_fss0_ospi_0_ospi_hclk_clk:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:60,dev_mcu_fss0_ospi_0_ospi_oclk_clk:60,dev_mcu_fss0_ospi_0_ospi_pclk_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_ospi_dqs_clk:60,dev_mcu_fss0_ospi_1_ospi_hclk_clk:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:60,dev_mcu_fss0_ospi_1_ospi_oclk_clk:60,dev_mcu_fss0_ospi_1_ospi_pclk_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:60,dev_mcu_i2c0_bus_clk:[28,43],dev_mcu_i2c0_bus_piscl:43,dev_mcu_i2c0_bus_pisys_clk:[28,43],dev_mcu_i2c0_clk:60,dev_mcu_i2c0_piscl_0:60,dev_mcu_i2c0_pisys_clk:60,dev_mcu_i2c0_porscl_0:60,dev_mcu_i2c1_clk:60,dev_mcu_i2c1_piscl_0:60,dev_mcu_i2c1_pisys_clk:60,dev_mcu_i3c0_i3c_pclk_clk:60,dev_mcu_i3c0_i3c_scl_di:60,dev_mcu_i3c0_i3c_scl_do_0:60,dev_mcu_i3c0_i3c_sclk_clk:60,dev_mcu_i3c1_i3c_pclk_clk:60,dev_mcu_i3c1_i3c_scl_di:60,dev_mcu_i3c1_i3c_scl_do_0:60,dev_mcu_i3c1_i3c_sclk_clk:60,dev_mcu_mcan0_bus_mcanss_cclk_clk:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_mcan0_bus_mcanss_hclk_clk:[28,43],dev_mcu_mcan0_mcanss_cclk_clk:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:60,dev_mcu_mcan0_mcanss_hclk_clk:60,dev_mcu_mcan1_bus_mcanss_cclk_clk:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_mcan1_bus_mcanss_hclk_clk:[28,43],dev_mcu_mcan1_mcanss_cclk_clk:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:60,dev_mcu_mcan1_mcanss_hclk_clk:60,dev_mcu_mcspi0_bus_clkspiref_clk:[28,43],dev_mcu_mcspi0_bus_io_clkspii_clk:[28,43],dev_mcu_mcspi0_bus_io_clkspio_clk:[28,43],dev_mcu_mcspi0_bus_vbusp_clk:[28,43],dev_mcu_mcspi0_clkspiref_clk:60,dev_mcu_mcspi0_io_clkspio_clk:60,dev_mcu_mcspi0_vbusp_clk:60,dev_mcu_mcspi1_bus_clkspiref_clk:[28,43],dev_mcu_mcspi1_bus_io_clkspii_clk:[28,43],dev_mcu_mcspi1_bus_io_clkspio_clk:[28,43],dev_mcu_mcspi1_bus_vbusp_clk:[28,43],dev_mcu_mcspi1_clkspiref_clk:60,dev_mcu_mcspi1_io_clkspii_clk:60,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:60,dev_mcu_mcspi1_io_clkspio_clk:60,dev_mcu_mcspi1_vbusp_clk:60,dev_mcu_mcspi2_bus_clkspiref_clk:[28,43],dev_mcu_mcspi2_bus_io_clkspii_clk:28,dev_mcu_mcspi2_bus_io_clkspio_clk:28,dev_mcu_mcspi2_bus_vbusp_clk:[28,43],dev_mcu_mcspi2_clkspiref_clk:60,dev_mcu_mcspi2_io_clkspii_clk:60,dev_mcu_mcspi2_io_clkspio_clk:60,dev_mcu_mcspi2_vbusp_clk:60,dev_mcu_msram0_bus_cclk_clk:[28,43],dev_mcu_msram0_bus_vclk_clk:[28,43],dev_mcu_navss0_bus_cpsw0clk:[28,43],dev_mcu_navss0_bus_modss_vd2clk:[28,43],dev_mcu_navss0_bus_pdma_mcu1clk:[28,43],dev_mcu_navss0_bus_udmass_vd2clk:43,dev_mcu_navss0_intaggr_0_sys_clk:60,dev_mcu_navss0_intr_router_0_intr_clk:60,dev_mcu_navss0_mcrc_0_clk:60,dev_mcu_navss0_modss_vd2clk:60,dev_mcu_navss0_proxy_0_clk_clk:60,dev_mcu_navss0_ringacc_0_sys_clk:60,dev_mcu_navss0_udmap_0_sys_clk:60,dev_mcu_navss0_udmass_vd2clk:60,dev_mcu_pbist0_bus_clk1_clk:[28,43],dev_mcu_pbist0_bus_clk2_clk:[28,43],dev_mcu_pbist0_bus_clk4_clk:[28,43],dev_mcu_pdma0_bus_vclk:[28,43],dev_mcu_pdma1_bus_vclk:[28,43],dev_mcu_pll_mmr0_bus_vbusp_clk:[28,43],dev_mcu_psram0_bus_clk_clk:[28,43],dev_mcu_r5fss0_core0_cpu_clk:60,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:60,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:60,dev_mcu_r5fss0_core0_interface_clk:60,dev_mcu_r5fss0_core1_cpu_clk:60,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:60,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:60,dev_mcu_r5fss0_core1_interface_clk:60,dev_mcu_rom0_bus_clk_clk:[28,43],dev_mcu_rti0_bus_rti_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_rti0_bus_vbusp_clk:[28,43],dev_mcu_rti0_rti_clk:60,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_rti0_vbusp_clk:60,dev_mcu_rti1_bus_rti_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_rti1_bus_vbusp_clk:[28,43],dev_mcu_rti1_rti_clk:60,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_rti1_vbusp_clk:60,dev_mcu_sa2_ul0_pka_in_clk:60,dev_mcu_sa2_ul0_x1_clk:60,dev_mcu_sa2_ul0_x2_clk:60,dev_mcu_sec_mmr0_bus_vbusp_clk:[28,43],dev_mcu_timer0_bus_timer_hclk_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer0_timer_hclk_clk:60,dev_mcu_timer0_timer_pwm_0:60,dev_mcu_timer0_timer_tclk_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:60,dev_mcu_timer1_bus_timer_hclk_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer1_timer_hclk_clk:60,dev_mcu_timer1_timer_tclk_clk:60,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:60,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:60,dev_mcu_timer2_bus_timer_hclk_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer2_timer_hclk_clk:60,dev_mcu_timer2_timer_pwm_0:60,dev_mcu_timer2_timer_tclk_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:60,dev_mcu_timer3_bus_timer_hclk_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer3_timer_hclk_clk:60,dev_mcu_timer3_timer_tclk_clk:60,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:60,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:60,dev_mcu_timer4_timer_hclk_clk:60,dev_mcu_timer4_timer_pwm_0:60,dev_mcu_timer4_timer_tclk_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:60,dev_mcu_timer5_timer_hclk_clk:60,dev_mcu_timer5_timer_tclk_clk:60,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:60,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:60,dev_mcu_timer6_timer_hclk_clk:60,dev_mcu_timer6_timer_pwm_0:60,dev_mcu_timer6_timer_tclk_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:60,dev_mcu_timer7_timer_hclk_clk:60,dev_mcu_timer7_timer_tclk_clk:60,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:60,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:60,dev_mcu_timer8_timer_hclk_clk:60,dev_mcu_timer8_timer_pwm_0:60,dev_mcu_timer8_timer_tclk_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:60,dev_mcu_timer9_timer_hclk_clk:60,dev_mcu_timer9_timer_tclk_clk:60,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:60,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:60,dev_mcu_uart0_bus_fclk_clk:[28,43],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_uart0_bus_vbusp_clk:[28,43],dev_mcu_uart0_fclk_clk:60,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:60,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:60,dev_mcu_uart0_vbusp_clk:60,dev_mlb0_mlbss_amlb_clk:60,dev_mlb0_mlbss_hclk_clk:60,dev_mlb0_mlbss_mlb_clk:60,dev_mlb0_mlbss_pclk_clk:60,dev_mlb0_mlbss_sclk_clk:60,dev_mmcsd0_bus_emmcsdss_vbus_clk:[28,43],dev_mmcsd0_bus_emmcsdss_xin_clk:[28,43],dev_mmcsd0_emmcss_io_clk_0:60,dev_mmcsd0_emmcss_vbus_clk:60,dev_mmcsd0_emmcss_xin_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mmcsd1_bus_emmcsdss_vbus_clk:[28,43],dev_mmcsd1_bus_emmcsdss_xin_clk:[28,43],dev_mmcsd1_emmcsdss_io_clk_i_0:60,dev_mmcsd1_emmcsdss_io_clk_o_0:60,dev_mmcsd1_emmcsdss_vbus_clk:60,dev_mmcsd1_emmcsdss_xin_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_io_clk_i_0:60,dev_mmcsd2_emmcsdss_io_clk_o_0:60,dev_mmcsd2_emmcsdss_vbus_clk:60,dev_mmcsd2_emmcsdss_xin_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:43,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:43,dev_navss0_bus_cpts0_genf2_0:43,dev_navss0_bus_cpts0_genf3_0:43,dev_navss0_bus_cpts0_genf4_0:43,dev_navss0_bus_cpts0_genf5_0:43,dev_navss0_bus_icss_g0clk:[28,43],dev_navss0_bus_icss_g1clk:[28,43],dev_navss0_bus_icss_g2clk:[28,43],dev_navss0_bus_modss_vd2clk:43,dev_navss0_bus_msmc0clk:[28,43],dev_navss0_bus_nbss_vclk:[28,43],dev_navss0_bus_nbss_vd2clk:[28,43],dev_navss0_bus_pdma_main1clk:[28,43],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_navss0_bus_udmass_vd2clk:43,dev_navss0_cpts_0_rclk:60,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:60,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:60,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:60,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_navss0_cpts_0_ts_genf0:60,dev_navss0_cpts_0_ts_genf1:60,dev_navss0_cpts_0_vbusp_gclk:60,dev_navss0_dti_0_clk_clk:60,dev_navss0_dti_0_ext0_dti_clk_clk:60,dev_navss0_dti_0_ext1_dti_clk_clk:60,dev_navss0_dti_0_ext2_dti_clk_clk:60,dev_navss0_dti_0_ext3_dti_clk_clk:60,dev_navss0_intr_router_0_intr_clk:60,dev_navss0_mailbox_0_vclk_clk:60,dev_navss0_mailbox_10_vclk_clk:60,dev_navss0_mailbox_11_vclk_clk:60,dev_navss0_mailbox_1_vclk_clk:60,dev_navss0_mailbox_2_vclk_clk:60,dev_navss0_mailbox_3_vclk_clk:60,dev_navss0_mailbox_4_vclk_clk:60,dev_navss0_mailbox_5_vclk_clk:60,dev_navss0_mailbox_6_vclk_clk:60,dev_navss0_mailbox_7_vclk_clk:60,dev_navss0_mailbox_8_vclk_clk:60,dev_navss0_mailbox_9_vclk_clk:60,dev_navss0_mcrc_0_clk:60,dev_navss0_modss_intaggr_0_sys_clk:60,dev_navss0_modss_intaggr_1_sys_clk:60,dev_navss0_modss_vd2clk:60,dev_navss0_proxy_0_clk_clk:60,dev_navss0_ringacc_0_sys_clk:60,dev_navss0_spinlock_0_clk:60,dev_navss0_tbu_0_clk_clk:60,dev_navss0_tcu_0_clk_clk:60,dev_navss0_timermgr_0_eon_tick_evt:60,dev_navss0_timermgr_0_vclk_clk:60,dev_navss0_timermgr_1_eon_tick_evt:60,dev_navss0_timermgr_1_vclk_clk:60,dev_navss0_udmap_0_sys_clk:60,dev_navss0_udmass_intaggr_0_sys_clk:60,dev_navss0_udmass_vd2clk:60,dev_navss0_virtss_vd2clk:60,dev_navss512l_main_0_cpts0_genf2_0:60,dev_navss512l_main_0_cpts0_genf3_0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:43,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:43,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[28,43],dev_pbist0_bus_clk1_clk:[28,43],dev_pbist0_bus_clk2_clk:[28,43],dev_pbist0_bus_clk4_clk:[28,43],dev_pbist1_bus_clk1_clk:[28,43],dev_pbist1_bus_clk2_clk:[28,43],dev_pbist1_bus_clk4_clk:[28,43],dev_pcie0_bus_pcie_cba_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_pcie0_bus_pcie_txi0_clk:[28,43],dev_pcie0_bus_pcie_txr0_clk:[28,43],dev_pcie0_bus_pcie_txr1_clk:[28,43],dev_pcie0_pcie_cba_clk:60,dev_pcie0_pcie_cpts_rclk_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie0_pcie_lane0_refclk:60,dev_pcie0_pcie_lane0_rxclk:60,dev_pcie0_pcie_lane0_rxfclk:60,dev_pcie0_pcie_lane0_txclk:60,dev_pcie0_pcie_lane0_txfclk:60,dev_pcie0_pcie_lane0_txmclk:60,dev_pcie0_pcie_lane1_refclk:60,dev_pcie0_pcie_lane1_rxclk:60,dev_pcie0_pcie_lane1_rxfclk:60,dev_pcie0_pcie_lane1_txclk:60,dev_pcie0_pcie_lane1_txfclk:60,dev_pcie0_pcie_lane1_txmclk:60,dev_pcie0_pcie_pm_clk:60,dev_pcie1_bus_pcie_cba_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_pcie1_bus_pcie_txi0_clk:[28,43],dev_pcie1_bus_pcie_txr0_clk:[28,43],dev_pcie1_pcie_cba_clk:60,dev_pcie1_pcie_cpts_rclk_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie1_pcie_lane0_refclk:60,dev_pcie1_pcie_lane0_rxclk:60,dev_pcie1_pcie_lane0_rxfclk:60,dev_pcie1_pcie_lane0_txclk:60,dev_pcie1_pcie_lane0_txfclk:60,dev_pcie1_pcie_lane0_txmclk:60,dev_pcie1_pcie_lane1_refclk:60,dev_pcie1_pcie_lane1_rxclk:60,dev_pcie1_pcie_lane1_rxfclk:60,dev_pcie1_pcie_lane1_txclk:60,dev_pcie1_pcie_lane1_txfclk:60,dev_pcie1_pcie_lane1_txmclk:60,dev_pcie1_pcie_pm_clk:60,dev_pcie2_pcie_cba_clk:60,dev_pcie2_pcie_cpts_rclk_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie2_pcie_lane0_refclk:60,dev_pcie2_pcie_lane0_rxclk:60,dev_pcie2_pcie_lane0_rxfclk:60,dev_pcie2_pcie_lane0_txclk:60,dev_pcie2_pcie_lane0_txfclk:60,dev_pcie2_pcie_lane0_txmclk:60,dev_pcie2_pcie_lane1_refclk:60,dev_pcie2_pcie_lane1_rxclk:60,dev_pcie2_pcie_lane1_rxfclk:60,dev_pcie2_pcie_lane1_txclk:60,dev_pcie2_pcie_lane1_txfclk:60,dev_pcie2_pcie_lane1_txmclk:60,dev_pcie2_pcie_pm_clk:60,dev_pcie3_pcie_cba_clk:60,dev_pcie3_pcie_cpts_rclk_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie3_pcie_lane0_refclk:60,dev_pcie3_pcie_lane0_rxclk:60,dev_pcie3_pcie_lane0_rxfclk:60,dev_pcie3_pcie_lane0_txclk:60,dev_pcie3_pcie_lane0_txfclk:60,dev_pcie3_pcie_lane0_txmclk:60,dev_pcie3_pcie_lane1_refclk:60,dev_pcie3_pcie_lane1_rxclk:60,dev_pcie3_pcie_lane1_rxfclk:60,dev_pcie3_pcie_lane1_txclk:60,dev_pcie3_pcie_lane1_txfclk:60,dev_pcie3_pcie_lane1_txmclk:60,dev_pcie3_pcie_pm_clk:60,dev_pdma0_bus_vclk:[28,43],dev_pdma1_bus_vclk:[28,43],dev_pdma_debug0_bus_vclk:[28,43],dev_pll_mmr0_bus_vbusp_clk:[28,43],dev_pllctrl0_bus_pll_clkout_clk:[28,43],dev_pllctrl0_bus_pll_refclk_clk:[28,43],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_pllctrl0_bus_vbus_slv_refclk_clk:[28,43],dev_pru_icssg0_bus_core_clk:[28,43],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg0_bus_iep_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg0_bus_uclk_clk:[28,43],dev_pru_icssg0_bus_vclk_clk:[28,43],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[28,43],dev_pru_icssg0_core_clk:60,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg0_iep_clk:60,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:60,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_pru_icssg0_pr1_mdio_mdclk_o_0:60,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:60,dev_pru_icssg0_pr1_rgmii0_txc_i_0:60,dev_pru_icssg0_pr1_rgmii0_txc_o_0:60,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:60,dev_pru_icssg0_pr1_rgmii1_txc_i_0:60,dev_pru_icssg0_pr1_rgmii1_txc_o_0:60,dev_pru_icssg0_rgmii_mhz_250_clk:60,dev_pru_icssg0_rgmii_mhz_50_clk:60,dev_pru_icssg0_rgmii_mhz_5_clk:60,dev_pru_icssg0_uclk_clk:60,dev_pru_icssg0_vclk_clk:60,dev_pru_icssg1_bus_core_clk:[28,43],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg1_bus_iep_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg1_bus_uclk_clk:[28,43],dev_pru_icssg1_bus_vclk_clk:[28,43],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[28,43],dev_pru_icssg1_core_clk:60,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg1_iep_clk:60,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:60,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_pru_icssg1_pr1_mdio_mdclk_o_0:60,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:60,dev_pru_icssg1_pr1_rgmii0_txc_i_0:60,dev_pru_icssg1_pr1_rgmii0_txc_o_0:60,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:60,dev_pru_icssg1_pr1_rgmii1_txc_i_0:60,dev_pru_icssg1_pr1_rgmii1_txc_o_0:60,dev_pru_icssg1_rgmii_mhz_250_clk:60,dev_pru_icssg1_rgmii_mhz_50_clk:60,dev_pru_icssg1_rgmii_mhz_5_clk:60,dev_pru_icssg1_serdes0_refclk:60,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:60,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:60,dev_pru_icssg1_serdes0_rxclk:60,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:60,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:60,dev_pru_icssg1_serdes0_rxfclk:60,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:60,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:60,dev_pru_icssg1_serdes0_txclk:60,dev_pru_icssg1_serdes0_txfclk:60,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:60,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:60,dev_pru_icssg1_serdes0_txmclk:60,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:60,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:60,dev_pru_icssg1_serdes1_refclk:60,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:60,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:60,dev_pru_icssg1_serdes1_rxclk:60,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:60,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:60,dev_pru_icssg1_serdes1_rxfclk:60,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:60,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:60,dev_pru_icssg1_serdes1_txclk:60,dev_pru_icssg1_serdes1_txfclk:60,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:60,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:60,dev_pru_icssg1_serdes1_txmclk:60,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:60,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:60,dev_pru_icssg1_uclk_clk:60,dev_pru_icssg1_vclk_clk:60,dev_pru_icssg2_bus_core_clk:[28,43],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg2_bus_iep_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg2_bus_uclk_clk:[28,43],dev_pru_icssg2_bus_vclk_clk:[28,43],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[28,43],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[28,43],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[28,43],dev_psc0_bus_clk:[28,43],dev_psc0_bus_slow_clk:[28,43],dev_psc0_clk:60,dev_psc0_slow_clk:60,dev_psramecc0_bus_clk_clk:[28,43],dev_pulsar_sl_main_0_interface0_phase_0:60,dev_pulsar_sl_main_0_interface1_phase_0:60,dev_pulsar_sl_main_1_interface0_phase_0:60,dev_pulsar_sl_main_1_interface1_phase_0:60,dev_pulsar_sl_mcu_0_interface0_phase_0:60,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:60,dev_pulsar_sl_mcu_0_interface1_phase_0:60,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:60,dev_r5fss0_core0_cpu_clk:60,dev_r5fss0_core0_interface_clk:60,dev_r5fss0_core1_cpu_clk:60,dev_r5fss0_core1_interface_clk:60,dev_r5fss0_introuter0_intr_clk:60,dev_r5fss1_core0_cpu_clk:60,dev_r5fss1_core0_interface_clk:60,dev_r5fss1_core1_cpu_clk:60,dev_r5fss1_core1_interface_clk:60,dev_r5fss1_introuter0_intr_clk:60,dev_rti0_bus_rti_clk:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti0_bus_vbusp_clk:[28,43],dev_rti0_rti_clk:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti0_vbusp_clk:60,dev_rti15_rti_clk:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti15_vbusp_clk:60,dev_rti16_rti_clk:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti16_vbusp_clk:60,dev_rti1_bus_rti_clk:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti1_bus_vbusp_clk:[28,43],dev_rti1_rti_clk:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti1_vbusp_clk:60,dev_rti24_rti_clk:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti24_vbusp_clk:60,dev_rti25_rti_clk:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti25_vbusp_clk:60,dev_rti28_rti_clk:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti28_vbusp_clk:60,dev_rti29_rti_clk:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti29_vbusp_clk:60,dev_rti2_bus_rti_clk:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti2_bus_vbusp_clk:[28,43],dev_rti30_rti_clk:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti30_vbusp_clk:60,dev_rti31_rti_clk:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti31_vbusp_clk:60,dev_rti3_bus_rti_clk:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti3_bus_vbusp_clk:[28,43],dev_sa2_ul0_bus_pka_in_clk:[28,43],dev_sa2_ul0_bus_x1_clk:[28,43],dev_sa2_ul0_bus_x2_clk:[28,43],dev_sa2_ul0_pka_in_clk:60,dev_sa2_ul0_x1_clk:60,dev_sa2_ul0_x2_clk:60,dev_serdes0_bus_clk:[28,43],dev_serdes0_bus_ip2_ln0_txrclk:[28,43],dev_serdes0_bus_ip3_ln0_txrclk:[28,43],dev_serdes0_bus_li_refclk:[28,43],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[28,43],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_serdes0_bus_ln0_rxclk:[28,43],dev_serdes0_bus_ln0_txclk:[28,43],dev_serdes0_bus_refclkpn:43,dev_serdes0_bus_refclkpp:43,dev_serdes1_bus_clk:[28,43],dev_serdes1_bus_ip1_ln0_txrclk:[28,43],dev_serdes1_bus_ip2_ln0_txrclk:[28,43],dev_serdes1_bus_ip3_ln0_txrclk:[28,43],dev_serdes1_bus_ln0_rxclk:[28,43],dev_serdes1_bus_ln0_txclk:[28,43],dev_serdes1_bus_refclkpn:43,dev_serdes1_bus_refclkpp:43,dev_serdes1_bus_ri_refclk:[28,43],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[28,43],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_serdes_10g0_clk:60,dev_serdes_10g0_core_ref_clk:60,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_10g0_ip1_ln0_refclk:60,dev_serdes_10g0_ip1_ln0_rxclk:60,dev_serdes_10g0_ip1_ln0_rxfclk:60,dev_serdes_10g0_ip1_ln0_txclk:60,dev_serdes_10g0_ip1_ln0_txfclk:60,dev_serdes_10g0_ip1_ln0_txmclk:60,dev_serdes_10g0_ip1_ln1_refclk:60,dev_serdes_10g0_ip1_ln1_rxclk:60,dev_serdes_10g0_ip1_ln1_rxfclk:60,dev_serdes_10g0_ip1_ln1_txclk:60,dev_serdes_10g0_ip1_ln1_txfclk:60,dev_serdes_10g0_ip1_ln1_txmclk:60,dev_serdes_10g0_ip1_ln2_refclk:60,dev_serdes_10g0_ip1_ln2_rxclk:60,dev_serdes_10g0_ip1_ln2_rxfclk:60,dev_serdes_10g0_ip1_ln2_txclk:60,dev_serdes_10g0_ip1_ln2_txfclk:60,dev_serdes_10g0_ip1_ln2_txmclk:60,dev_serdes_10g0_ip1_ln3_refclk:60,dev_serdes_10g0_ip1_ln3_rxclk:60,dev_serdes_10g0_ip1_ln3_rxfclk:60,dev_serdes_10g0_ip1_ln3_txclk:60,dev_serdes_10g0_ip1_ln3_txfclk:60,dev_serdes_10g0_ip1_ln3_txmclk:60,dev_serdes_10g0_ip3_ln0_refclk:60,dev_serdes_10g0_ip3_ln0_rxclk:60,dev_serdes_10g0_ip3_ln0_rxfclk:60,dev_serdes_10g0_ip3_ln0_txclk:60,dev_serdes_10g0_ip3_ln0_txfclk:60,dev_serdes_10g0_ip3_ln0_txmclk:60,dev_serdes_10g0_ip3_ln1_refclk:60,dev_serdes_10g0_ip3_ln1_rxclk:60,dev_serdes_10g0_ip3_ln1_rxfclk:60,dev_serdes_10g0_ip3_ln1_txclk:60,dev_serdes_10g0_ip3_ln1_txfclk:60,dev_serdes_10g0_ip3_ln1_txmclk:60,dev_serdes_10g0_ip3_ln2_refclk:60,dev_serdes_10g0_ip3_ln2_rxclk:60,dev_serdes_10g0_ip3_ln2_rxfclk:60,dev_serdes_10g0_ip3_ln2_txclk:60,dev_serdes_10g0_ip3_ln2_txfclk:60,dev_serdes_10g0_ip3_ln2_txmclk:60,dev_serdes_10g0_ip3_ln3_refclk:60,dev_serdes_10g0_ip3_ln3_rxclk:60,dev_serdes_10g0_ip3_ln3_rxfclk:60,dev_serdes_10g0_ip3_ln3_txclk:60,dev_serdes_10g0_ip3_ln3_txfclk:60,dev_serdes_10g0_ip3_ln3_txmclk:60,dev_serdes_10g0_ref_out_clk:60,dev_serdes_16g0_clk:60,dev_serdes_16g0_cmn_refclk1_m_0:60,dev_serdes_16g0_cmn_refclk1_p_0:60,dev_serdes_16g0_core_ref1_clk:60,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g0_core_ref_clk:60,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g0_ip1_ln0_refclk:60,dev_serdes_16g0_ip1_ln0_rxclk:60,dev_serdes_16g0_ip1_ln0_rxfclk:60,dev_serdes_16g0_ip1_ln0_txclk:60,dev_serdes_16g0_ip1_ln0_txfclk:60,dev_serdes_16g0_ip1_ln0_txmclk:60,dev_serdes_16g0_ip1_ln1_refclk:60,dev_serdes_16g0_ip1_ln1_rxclk:60,dev_serdes_16g0_ip1_ln1_rxfclk:60,dev_serdes_16g0_ip1_ln1_txclk:60,dev_serdes_16g0_ip1_ln1_txfclk:60,dev_serdes_16g0_ip1_ln1_txmclk:60,dev_serdes_16g0_ip2_ln0_refclk:60,dev_serdes_16g0_ip2_ln0_rxclk:60,dev_serdes_16g0_ip2_ln0_rxfclk:60,dev_serdes_16g0_ip2_ln0_txclk:60,dev_serdes_16g0_ip2_ln0_txfclk:60,dev_serdes_16g0_ip2_ln0_txmclk:60,dev_serdes_16g0_ip2_ln1_refclk:60,dev_serdes_16g0_ip2_ln1_rxclk:60,dev_serdes_16g0_ip2_ln1_rxfclk:60,dev_serdes_16g0_ip2_ln1_txclk:60,dev_serdes_16g0_ip2_ln1_txfclk:60,dev_serdes_16g0_ip2_ln1_txmclk:60,dev_serdes_16g0_ip3_ln1_refclk:60,dev_serdes_16g0_ip3_ln1_rxclk:60,dev_serdes_16g0_ip3_ln1_rxfclk:60,dev_serdes_16g0_ip3_ln1_txclk:60,dev_serdes_16g0_ip3_ln1_txfclk:60,dev_serdes_16g0_ip3_ln1_txmclk:60,dev_serdes_16g0_ref1_out_clk:60,dev_serdes_16g0_ref_out_clk:60,dev_serdes_16g1_clk:60,dev_serdes_16g1_cmn_refclk1_m_0:60,dev_serdes_16g1_cmn_refclk1_p_0:60,dev_serdes_16g1_core_ref1_clk:60,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g1_core_ref_clk:60,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g1_ip1_ln0_refclk:60,dev_serdes_16g1_ip1_ln0_rxclk:60,dev_serdes_16g1_ip1_ln0_rxfclk:60,dev_serdes_16g1_ip1_ln0_txclk:60,dev_serdes_16g1_ip1_ln0_txfclk:60,dev_serdes_16g1_ip1_ln0_txmclk:60,dev_serdes_16g1_ip1_ln1_refclk:60,dev_serdes_16g1_ip1_ln1_rxclk:60,dev_serdes_16g1_ip1_ln1_rxfclk:60,dev_serdes_16g1_ip1_ln1_txclk:60,dev_serdes_16g1_ip1_ln1_txfclk:60,dev_serdes_16g1_ip1_ln1_txmclk:60,dev_serdes_16g1_ip2_ln0_refclk:60,dev_serdes_16g1_ip2_ln0_rxclk:60,dev_serdes_16g1_ip2_ln0_rxfclk:60,dev_serdes_16g1_ip2_ln0_txclk:60,dev_serdes_16g1_ip2_ln0_txfclk:60,dev_serdes_16g1_ip2_ln0_txmclk:60,dev_serdes_16g1_ip2_ln1_refclk:60,dev_serdes_16g1_ip2_ln1_rxclk:60,dev_serdes_16g1_ip2_ln1_rxfclk:60,dev_serdes_16g1_ip2_ln1_txclk:60,dev_serdes_16g1_ip2_ln1_txfclk:60,dev_serdes_16g1_ip2_ln1_txmclk:60,dev_serdes_16g1_ip3_ln1_refclk:60,dev_serdes_16g1_ip3_ln1_rxclk:60,dev_serdes_16g1_ip3_ln1_rxfclk:60,dev_serdes_16g1_ip3_ln1_txclk:60,dev_serdes_16g1_ip3_ln1_txfclk:60,dev_serdes_16g1_ip3_ln1_txmclk:60,dev_serdes_16g1_ip4_ln0_refclk:60,dev_serdes_16g1_ip4_ln0_rxclk:60,dev_serdes_16g1_ip4_ln0_rxfclk:60,dev_serdes_16g1_ip4_ln0_txclk:60,dev_serdes_16g1_ip4_ln0_txfclk:60,dev_serdes_16g1_ip4_ln0_txmclk:60,dev_serdes_16g1_ip4_ln1_refclk:60,dev_serdes_16g1_ip4_ln1_rxclk:60,dev_serdes_16g1_ip4_ln1_rxfclk:60,dev_serdes_16g1_ip4_ln1_txclk:60,dev_serdes_16g1_ip4_ln1_txfclk:60,dev_serdes_16g1_ip4_ln1_txmclk:60,dev_serdes_16g1_ref1_out_clk:60,dev_serdes_16g1_ref_out_clk:60,dev_serdes_16g2_clk:60,dev_serdes_16g2_cmn_refclk1_m_0:60,dev_serdes_16g2_cmn_refclk1_p_0:60,dev_serdes_16g2_core_ref1_clk:60,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g2_core_ref_clk:60,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g2_ip2_ln0_refclk:60,dev_serdes_16g2_ip2_ln0_rxclk:60,dev_serdes_16g2_ip2_ln0_rxfclk:60,dev_serdes_16g2_ip2_ln0_txclk:60,dev_serdes_16g2_ip2_ln0_txfclk:60,dev_serdes_16g2_ip2_ln0_txmclk:60,dev_serdes_16g2_ip2_ln1_refclk:60,dev_serdes_16g2_ip2_ln1_rxclk:60,dev_serdes_16g2_ip2_ln1_rxfclk:60,dev_serdes_16g2_ip2_ln1_txclk:60,dev_serdes_16g2_ip2_ln1_txfclk:60,dev_serdes_16g2_ip2_ln1_txmclk:60,dev_serdes_16g2_ip3_ln1_refclk:60,dev_serdes_16g2_ip3_ln1_rxclk:60,dev_serdes_16g2_ip3_ln1_rxfclk:60,dev_serdes_16g2_ip3_ln1_txclk:60,dev_serdes_16g2_ip3_ln1_txfclk:60,dev_serdes_16g2_ip3_ln1_txmclk:60,dev_serdes_16g2_ip4_ln0_refclk:60,dev_serdes_16g2_ip4_ln0_rxclk:60,dev_serdes_16g2_ip4_ln0_rxfclk:60,dev_serdes_16g2_ip4_ln0_txclk:60,dev_serdes_16g2_ip4_ln0_txfclk:60,dev_serdes_16g2_ip4_ln0_txmclk:60,dev_serdes_16g2_ip4_ln1_refclk:60,dev_serdes_16g2_ip4_ln1_rxclk:60,dev_serdes_16g2_ip4_ln1_rxfclk:60,dev_serdes_16g2_ip4_ln1_txclk:60,dev_serdes_16g2_ip4_ln1_txfclk:60,dev_serdes_16g2_ip4_ln1_txmclk:60,dev_serdes_16g2_ref1_out_clk:60,dev_serdes_16g2_ref_out_clk:60,dev_serdes_16g3_clk:60,dev_serdes_16g3_cmn_refclk1_m_0:60,dev_serdes_16g3_cmn_refclk1_p_0:60,dev_serdes_16g3_core_ref1_clk:60,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g3_core_ref_clk:60,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g3_ip2_ln0_refclk:60,dev_serdes_16g3_ip2_ln0_rxclk:60,dev_serdes_16g3_ip2_ln0_rxfclk:60,dev_serdes_16g3_ip2_ln0_txclk:60,dev_serdes_16g3_ip2_ln0_txfclk:60,dev_serdes_16g3_ip2_ln0_txmclk:60,dev_serdes_16g3_ip2_ln1_refclk:60,dev_serdes_16g3_ip2_ln1_rxclk:60,dev_serdes_16g3_ip2_ln1_rxfclk:60,dev_serdes_16g3_ip2_ln1_txclk:60,dev_serdes_16g3_ip2_ln1_txfclk:60,dev_serdes_16g3_ip2_ln1_txmclk:60,dev_serdes_16g3_ip3_ln1_refclk:60,dev_serdes_16g3_ip3_ln1_rxclk:60,dev_serdes_16g3_ip3_ln1_rxfclk:60,dev_serdes_16g3_ip3_ln1_txclk:60,dev_serdes_16g3_ip3_ln1_txfclk:60,dev_serdes_16g3_ip3_ln1_txmclk:60,dev_serdes_16g3_ref1_out_clk:60,dev_serdes_16g3_ref_out_clk:60,dev_stm0_atb_clk:60,dev_stm0_bus_atb_clk:[28,43],dev_stm0_bus_core_clk:[28,43],dev_stm0_bus_vbusp_clk:[28,43],dev_stm0_core_clk:60,dev_stm0_vbusp_clk:60,dev_timer0_bus_timer_hclk_clk:[28,43],dev_timer0_bus_timer_tclk_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer0_timer_hclk_clk:60,dev_timer0_timer_pwm_0:60,dev_timer0_timer_tclk_clk:60,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer10_bus_timer_hclk_clk:[28,43],dev_timer10_bus_timer_tclk_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer10_timer_hclk_clk:60,dev_timer10_timer_pwm_0:60,dev_timer10_timer_tclk_clk:60,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer11_bus_timer_hclk_clk:[28,43],dev_timer11_bus_timer_tclk_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer11_timer_hclk_clk:60,dev_timer11_timer_tclk_clk:60,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:60,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:60,dev_timer12_timer_hclk_clk:60,dev_timer12_timer_pwm_0:60,dev_timer12_timer_tclk_clk:60,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer13_timer_hclk_clk:60,dev_timer13_timer_tclk_clk:60,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:60,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:60,dev_timer14_timer_hclk_clk:60,dev_timer14_timer_pwm_0:60,dev_timer14_timer_tclk_clk:60,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer15_timer_hclk_clk:60,dev_timer15_timer_tclk_clk:60,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:60,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:60,dev_timer16_timer_hclk_clk:60,dev_timer16_timer_pwm_0:60,dev_timer16_timer_tclk_clk:60,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer17_timer_hclk_clk:60,dev_timer17_timer_tclk_clk:60,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:60,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:60,dev_timer18_timer_hclk_clk:60,dev_timer18_timer_pwm_0:60,dev_timer18_timer_tclk_clk:60,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer19_timer_hclk_clk:60,dev_timer19_timer_tclk_clk:60,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:60,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:60,dev_timer1_bus_timer_hclk_clk:[28,43],dev_timer1_bus_timer_tclk_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer1_timer_hclk_clk:60,dev_timer1_timer_tclk_clk:60,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:60,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:60,dev_timer2_bus_timer_hclk_clk:[28,43],dev_timer2_bus_timer_tclk_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer2_timer_hclk_clk:60,dev_timer2_timer_pwm_0:60,dev_timer2_timer_tclk_clk:60,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer3_bus_timer_hclk_clk:[28,43],dev_timer3_bus_timer_tclk_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer3_timer_hclk_clk:60,dev_timer3_timer_tclk_clk:60,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:60,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:60,dev_timer4_bus_timer_hclk_clk:[28,43],dev_timer4_bus_timer_tclk_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer4_timer_hclk_clk:60,dev_timer4_timer_pwm_0:60,dev_timer4_timer_tclk_clk:60,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer5_bus_timer_hclk_clk:[28,43],dev_timer5_bus_timer_tclk_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer5_timer_hclk_clk:60,dev_timer5_timer_tclk_clk:60,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:60,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:60,dev_timer6_bus_timer_hclk_clk:[28,43],dev_timer6_bus_timer_tclk_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer6_timer_hclk_clk:60,dev_timer6_timer_pwm_0:60,dev_timer6_timer_tclk_clk:60,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer7_bus_timer_hclk_clk:[28,43],dev_timer7_bus_timer_tclk_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer7_timer_hclk_clk:60,dev_timer7_timer_tclk_clk:60,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:60,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:60,dev_timer8_bus_timer_hclk_clk:[28,43],dev_timer8_bus_timer_tclk_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer8_timer_hclk_clk:60,dev_timer8_timer_pwm_0:60,dev_timer8_timer_tclk_clk:60,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer9_bus_timer_hclk_clk:[28,43],dev_timer9_bus_timer_tclk_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer9_timer_hclk_clk:60,dev_timer9_timer_tclk_clk:60,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:60,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:60,dev_timesync_intrtr0_bus_intr_clk:[28,43],dev_timesync_intrtr0_intr_clk:60,dev_uart0_bus_fclk_clk:[28,43],dev_uart0_bus_vbusp_clk:[28,43],dev_uart0_fclk_clk:60,dev_uart0_vbusp_clk:60,dev_uart1_bus_fclk_clk:[28,43],dev_uart1_bus_vbusp_clk:[28,43],dev_uart1_fclk_clk:60,dev_uart1_vbusp_clk:60,dev_uart2_bus_fclk_clk:[28,43],dev_uart2_bus_vbusp_clk:[28,43],dev_uart2_fclk_clk:60,dev_uart2_vbusp_clk:60,dev_uart3_fclk_clk:60,dev_uart3_vbusp_clk:60,dev_uart4_fclk_clk:60,dev_uart4_vbusp_clk:60,dev_uart5_fclk_clk:60,dev_uart5_vbusp_clk:60,dev_uart6_fclk_clk:60,dev_uart6_vbusp_clk:60,dev_uart7_fclk_clk:60,dev_uart7_vbusp_clk:60,dev_uart8_fclk_clk:60,dev_uart8_vbusp_clk:60,dev_uart9_fclk_clk:60,dev_uart9_vbusp_clk:60,dev_ufs0_ufshci_hclk_clk:60,dev_ufs0_ufshci_mclk_clk:60,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:60,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:60,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:60,dev_ufs0_ufshci_mphy_refclk_0:60,dev_usb0_aclk_clk:60,dev_usb0_buf_clk:60,dev_usb0_clk_lpm_clk:60,dev_usb0_pclk_clk:60,dev_usb0_pipe_refclk:60,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:60,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:60,dev_usb0_pipe_rxclk:60,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:60,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:60,dev_usb0_pipe_rxfclk:60,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:60,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:60,dev_usb0_pipe_txclk:60,dev_usb0_pipe_txfclk:60,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:60,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:60,dev_usb0_pipe_txmclk:60,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:60,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:60,dev_usb0_usb2_apb_pclk_clk:60,dev_usb0_usb2_refclock_clk:60,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:60,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:60,dev_usb1_aclk_clk:60,dev_usb1_buf_clk:60,dev_usb1_clk_lpm_clk:60,dev_usb1_pclk_clk:60,dev_usb1_pipe_refclk:60,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:60,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:60,dev_usb1_pipe_rxclk:60,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:60,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:60,dev_usb1_pipe_rxfclk:60,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:60,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:60,dev_usb1_pipe_txclk:60,dev_usb1_pipe_txfclk:60,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:60,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:60,dev_usb1_pipe_txmclk:60,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:60,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:60,dev_usb1_usb2_apb_pclk_clk:60,dev_usb1_usb2_refclock_clk:60,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:60,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:60,dev_usb3ss0_bus_bus_clk:[28,43],dev_usb3ss0_bus_hsic_clk_clk:[28,43],dev_usb3ss0_bus_phy2_refclk960m_clk:[28,43],dev_usb3ss0_bus_pipe3_txb_clk:[28,43],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:43,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:28,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_usb3ss0_bus_ref_clk:[28,43],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,43],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:43,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss0_bus_susp_clk:[28,43],dev_usb3ss0_bus_utmi_clk_clk:[28,43],dev_usb3ss1_bus_bus_clk:[28,43],dev_usb3ss1_bus_hsic_clk_clk:[28,43],dev_usb3ss1_bus_phy2_refclk960m_clk:[28,43],dev_usb3ss1_bus_pipe3_txb_clk:[28,43],dev_usb3ss1_bus_ref_clk:[28,43],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,43],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:43,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss1_bus_susp_clk:[28,43],dev_usb3ss1_bus_utmi_clk_clk:[28,43],dev_vpac_top_main_0_clk:60,dev_vpac_top_main_0_pll_dco_clk:60,dev_vpfe0_ccd_pclk_clk:60,dev_vpfe0_vpfe_clk:60,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[28,43],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[28,43],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[28,43],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_wkup_ddpa0_ddpa_clk:60,dev_wkup_dmsc0_bus_dap_clk:43,dev_wkup_dmsc0_bus_ext_clk:43,dev_wkup_dmsc0_bus_func_32k_rc_clk:43,dev_wkup_dmsc0_bus_func_32k_rt_clk:43,dev_wkup_dmsc0_bus_func_mosc_clk:43,dev_wkup_dmsc0_bus_sec_efc_fclk:43,dev_wkup_dmsc0_bus_vbus_clk:43,dev_wkup_ecc_aggr0_bus_aggr_clk:[28,43],dev_wkup_esm0_bus_clk:[28,43],dev_wkup_esm0_clk:60,dev_wkup_gpio0_bus_mmr_clk:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_wkup_gpio0_mmr_clk:60,dev_wkup_gpio1_mmr_clk:60,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[28,43],dev_wkup_gpiomux_intrtr0_intr_clk:60,dev_wkup_i2c0_bus_clk:[28,43],dev_wkup_i2c0_bus_piscl:43,dev_wkup_i2c0_bus_pisys_clk:[28,43],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_wkup_i2c0_clk:60,dev_wkup_i2c0_piscl_0:60,dev_wkup_i2c0_pisys_clk:60,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:60,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:60,dev_wkup_i2c0_porscl_0:60,dev_wkup_pllctrl0_bus_pll_clkout_clk:[28,43],dev_wkup_pllctrl0_bus_pll_refclk_clk:[28,43],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[28,43],dev_wkup_porz_sync0_clk_12m_rc_clk:60,dev_wkup_psc0_bus_clk:[28,43],dev_wkup_psc0_bus_slow_clk:[28,43],dev_wkup_psc0_clk:60,dev_wkup_psc0_slow_clk:60,dev_wkup_uart0_bus_fclk_clk:[28,43],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:43,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:28,dev_wkup_uart0_bus_vbusp_clk:[28,43],dev_wkup_uart0_fclk_clk:60,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:60,dev_wkup_uart0_vbusp_clk:60,dev_wkup_vtm0_bus_fix_ref_clk:[28,43],dev_wkup_vtm0_bus_vbusp_clk:[28,43],dev_wkup_vtm0_fix_ref2_clk:60,dev_wkup_vtm0_fix_ref_clk:60,dev_wkup_vtm0_vbusp_clk:60,devgrp:[22,23,24,27],devgrp_00:[42,58,73,74],devgrp_01:[42,58,73,74],devgrp_02:74,devgrp_03:74,devgrp_04:74,devgrp_05:74,devgrp_06:74,devgrp_al:74,devgrp_boardcfg:27,devgrp_devic:27,devgrp_t:[21,22,23,24,74],devgrp_valid:27,devic:[4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,21,24,27,32,39,40,48,55,56,59,64,71,77,79,80,82],device_id:[5,27],device_off:27,device_on:27,devstat:[22,34,50,66],diagram:[0,2,78,80],dies:13,differ:[0,2,5,11,19,20,21,22,23,32,34,48,50,64,66,75,76,77,78],differenti:[2,77],direct:[28,41,43,57,60,72,77,80],directli:[2,8,11,12,75],directori:20,dirstring_typ:20,disabl:[5,6,8,10,12,13,20,21,27,77],disable_main_nav_secure_proxi:21,discard:[11,19],discoveri:23,discuss:[21,74],dispc_intr_req_0:[33,49],dispc_intr_req_1:[33,49],disregard:2,distinguish:[13,20],distinguished_nam:20,div2:13,div3:13,div4:13,divid:[5,11,13,22],dkek:24,dkek_allowed_host:24,dkek_config:24,dma:[0,2,12,18,59,75,80],dma_event_intr:[33,49,65],dmsc:[0,3,9,11,16,18,19,23,24,29,30,31,32,33,36,37,38,44,45,47,48,49,52,53,54,61,62,63,64,65,68,69,70,75],document:[0,13,14,15,17,19,23,24,28,34,41,43,50,57,60,66,72,74,75,76,77,78,81,82],doe:[0,3,5,8,12,20,23,24,74,75,76,77,80],doesn:7,domain:[0,6,8,42,58,73,74,80],don:74,done:[5,13,34,50,66,75,77],doorbel:11,doubl:21,down:[13,74],driven:[0,13],driver:[5,6,8,10,22,23,27],dru:[23,27],dsi_0_func_intr:65,dsp:[0,6],dss:[34,50,66],dss_inst0_dispc_func_irq_proc0:65,dss_inst0_dispc_func_irq_proc1:65,dss_inst0_dispc_safety_error_irq_proc0:65,dss_inst0_dispc_safety_error_irq_proc1:65,dss_inst0_dispc_secure_irq_proc0:65,dss_inst0_dispc_secure_irq_proc1:65,dst_host_irq:8,dst_id:8,dst_thread:10,dual:23,due:[2,5,6,12,13,21,27,75,76,78],dump:77,durat:13,dure:[12,18,20,23,27,34,40,42,50,56,58,66,73,74,76,80],each:[0,2,5,8,11,13,16,19,21,22,23,24,27,30,31,37,38,45,47,53,54,62,63,69,70,74,75,76,77,78,80],earli:27,earlier:74,earliest:27,eas:[28,43,60],easili:[27,76],eavesdropp:80,ecap_int:[33,49,65],ecc:[0,80],ecc_intr_err_pend:65,edit:23,effect:[24,27,74],effici:0,efus:[0,13,15,75,76,78],egress:80,einval:5,either:[2,11,13],element:[8,11,21,23,24],elm_porocpsinterrupt_lvl:[33,49,65],els:5,elsiz:11,emailaddress:20,emmcsdss_intr:[33,49,65],emmcss_intr:65,empti:[3,5,6,7,13,21,22,23,24],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,enabl:[0,2,3,5,6,8,10,11,12,13,15,17,20,21,22,24,27,77,80],encod:[11,13,20,23,75],encrypt:[14,21,22,23,24,75,76,80],end:[3,5,20,23,27,31,47,63,74],end_address:16,endian:[13,20],enforc:[13,76,78,80,81],engin:[0,75,80],enodev:5,ensur:[0,5,20,21,22,23,24,78],entir:74,entiti:[0,5,6,10,13,21,23,24,32,39,41,48,55,57,64,71,72,77],entitl:0,entri:[11,12,23,76],enumer:[2,20,22,23,28,43,60],eoe:[12,33,49,65],epwm_etint:[33,49,65],epwm_tripzint:[33,49,65],eqep_int:[33,49,65],equal:[5,10,74],equival:0,eras:14,err_level:65,errataid:11,error:[7,9,11,12,23,27,33,41,49,57,65,72],esd:23,esm_int_cfg_lvl:65,esm_int_hi_lvl:65,esm_int_low_lvl:65,esm_pls_event0:[33,49,65],esm_pls_event1:[33,49,65],esm_pls_event2:[33,49,65],especi:27,essenti:[3,5,6,7,13,21,22,23,24],establish:[13,78],etc:[0,7,27,74,77,80],evalu:5,even:[2,11,12,24,32,48,64,74,75,76],event:[0,8,9,11,12,13,22,23,27],event_pend_intr:[33,49,65],everi:[0,13,23,77],everyon:[31,47,63],everyth:74,evnt_pend:65,exact:[21,34,50,66],exactli:21,exampl:[2,3,6,7,20,21,22,23,74,77,80],exceed:5,except:[3,13,77],exchang:6,exclus:[6,18,27,74,78],exclusive_busi:27,exclusive_devic:27,execut:[0,5,8,11,13,27,76],exist:[9,10,11,12,22,23],exit:23,exp_intr:[33,49],expans:[9,10],expect:[2,21,22,23,74,76,80],explain:13,explicitli:[22,23,78],expon:27,expos:75,extboot_statu:3,extend:[0,3,4,5,12,20,21,27,59,79,82],extens:[2,17,19,78,81],extern:[5,12,19,22],extra:5,extract:[17,76],extrem:[3,13,23],fact:6,factor:21,factori:[75,76],fail:[5,6,13,16,19,22,23,27],failur:[2,5,13,16,23,80],fals:[15,23,31,47,63],famili:[0,5,6,13,23,76,77,80,82],familiar:[74,75],faq:[79,82],far:[3,8],fast:[13,27],faster:[23,42,58,73],fault:21,favour:77,fdepth:[12,27],fdq0:27,fdq1:27,fdq2:27,fdq3:27,featur:[0,2,5,21,23,80],fed:75,fenc:[21,23],fetch:[3,12,27],few:[0,20],field:[2,5,6,8,10,13,14,16,17,19,21,23,24,27,74,75,76,78],fieldvalid:20,fifo:12,figur:78,file:23,fill:[17,19,20],filter:27,fimrwar:18,finalstatu:5,find:[5,8],finer:5,firewal:[2,3,4,8,9,10,11,12,18,21,23,24,27,59,75,79,80,82],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,81,82],first:[2,13,22,23,24,74,80,81],fix:[21,22,23,24,76,78],flag:[5,6,20,22,23,24,42,58,73,75],flagsvalid:20,flat:24,flexbl:[17,19],flexibl:78,flow:[5,23,27,33,49,65,74,78,81],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,follow:[2,3,8,11,12,13,16,18,19,20,21,22,23,24,27,28,34,40,43,50,56,60,66,74,75,77,78,80,81],forc:13,form:[23,31,47,63],format:[0,2,10,13,17,19,20,21,22,23,24,74,77],formula:11,forward:5,found:[5,23,27,77,80],foundpar:5,fraction:[21,34,50,66],framework:20,free:[8,12,13],freed:[8,10],freeli:80,freq:[5,34,50,66],freq_hz:5,frequenc:[2,22,27,34,50,66],from:[2,3,5,6,8,10,11,12,13,15,16,17,18,19,20,21,22,23,24,27,28,31,34,43,47,50,60,63,66,75,76,77,78,80,81],ftbool:21,full:[3,5,6,7,13,20,21,22,23,24,74,78,80],fulli:10,further:[18,19,41,57,72,74,76,80],futur:[2,9,10,20,21,24,27],fwl:77,fwl_id:16,gain:80,gcfg:[12,27],gen_ign_bootvector:13,gen_level:65,gener:[0,6,8,11,12,14,16,18,23,27,42,58,73,74,75,76,78,80,82],generic_debug:27,get:[2,3,5,6,22,27,74],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:27,gevt:[33,49,65],gic500ss_main_0:[41,57],gic_output_waker_gic_pwr0_wake_request:65,give:[2,5,9,13,34,50,66],given:[5,18,22,74,75],glitch:[13,22],global:[8,11,27],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[23,33,49],gpio_bank:[33,49,65],gpmc_sinterrupt:[33,49,65],gpu:66,gpu_0:[31,32,41,47,48,57,63,64,72],gpu_1:[32,41,48,57],gpu_irq:[33,49],grant:[8,11,12,80],granular:[13,27,28,43,60,76],greater:[5,10,11,12,23],group:[21,24,27,59,79,80,82],gtc_push_ev:[33,49,65],guarante:[5,23,27],guid:[0,13,23,31,47,63,80],guidanc:74,guidelin:23,had:[0,13],halt:13,hand:[13,18],handl:[0,6,8,12,13,20,27,31,47,63],handler:[22,23,27],handoff:18,handover_processor:13,handshak:6,happen:2,hard:13,hardwar:[0,3,5,6,12,13,15,19,74,75,77],has:[0,2,5,6,13,15,18,19,23,24,27,28,43,60,74,75,76,77,78,80],hash:[20,78,80,81],have:[0,2,3,5,8,10,13,21,23,24,27,28,31,42,43,47,58,60,63,73,75,76,77,80],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,22,23,24,75,77],help:[13,23,77],henceforth:0,here:[13,24,28,43,60,74,78],heterogen:0,hex:[20,77],hfosc:[22,34,50,66],hidden:20,hierarchi:21,high:[2,3,11,12,21,22,24,74,78,80],high_prior:[41,57,72],higher:13,highli:21,hlo:[8,74],hold:[5,13],holder:20,hole:21,home:23,hop:8,host:[0,2,3,5,6,8,9,10,11,12,13,16,18,20,21,22,23,27,30,31,33,35,36,38,41,45,47,49,51,52,54,57,59,62,63,65,67,68,70,72,75,76,80],host_cfg:23,host_cfg_entri:23,host_hierarchi:24,host_hierarchy_entri:24,host_id:[13,23,24,35,51,67],host_id_al:[23,32,48],host_perm:24,host_system_error:65,how:[0,6,12,13,20,21,22,23,24,27,76,78,80],howev:[0,2,6,11,13,19,21,22,23,27,28,43,60,78,80],hpb_intr:65,hsdiv0:66,hsdiv1:[34,50,66],hsdiv2:[34,50,66],hsdiv3:[34,50,66],hsdiv4:[34,50,66],hsdiv5:66,hsdiv6:66,hsdiv7:66,hsdiv8:66,html:23,http:[20,23],huge:27,human:[3,27],hw_key_hide_flag:20,hw_read_lock:15,hw_write_lock:15,hypervisor:11,hypothet:[5,13],i00_lvl:[33,49],i01_lvl:[33,49],i02_lvl:[33,49],i03_lvl:[33,49],i04_lvl:[33,49],i05_lvl:[33,49],i06_lvl:[33,49],i07_lvl:[33,49],i08_lvl:[33,49],i09_lvl:[33,49],i10_lvl:[33,49],i11_lvl:[33,49],i12_lvl:[33,49],i13_lvl:[33,49],i14_lvl:[33,49],i15_lvl:[33,49],i2023:11,i2c:74,i3c__int:65,ia_global_ev:27,ia_id:8,ia_vint:27,ia_vint_status_bit:27,icss:[6,32,48],icssg0_rx:[37,53],icssg0_tx:[37,53],icssg1_rx:[37,53],icssg1_tx:[37,53],icssg2_rx:[37,53],icssg2_tx:[37,53],icssg:[31,47,64],icssg_0:[32,41,48,57,64,72],icssg_1:[32,41,48,57],icssg_2:[32,41,48,57],identif:[32,41,48,57,64,72,74],identifi:[2,5,6,13,17,20,22,23,27,31,47,59,63,75,77],ids:[27,77],iec:20,ignor:[5,6,11,12,15,24,27,75],illustr:80,imag:[3,78,81],image_address_hi:13,image_address_lo:13,image_s:13,images:20,immedi:[7,21,27],impact:[13,27,74],implement:[0,2,3,5,6,7,8,11,13,21,22,23,24,28,43,60,77],impli:[13,22,28,31,43,47,60,63,74,76],implic:80,improv:78,in_intr:[33,49,65],inact:21,includ:[0,2,5,6,8,12,20,74,77],inclus:23,incom:[28,43,60],increas:[11,74,78,81],indefinit:80,independ:[3,6,13,24,76,78],index:[8,9,10,11,12,15,16,23,27,30,33,36,38,45,49,52,54,62,65,68,70],indic:[2,3,5,6,12,13,15,16,18,19,20,24,27,32,48,64,74],individu:[9,11,12,34,50,66,76],infifo_level:65,info:[3,12,16,27],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,20,23,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77],infrastructur:3,ingress:80,ingroup_level:65,init:[27,34,42,50,58,66,73],init_err:[33,49],initalvector:20,initi:[2,3,5,20,24,27,42,58,73,75,77,78,80,81],initialvector:[20,78],inlin:23,inline_sort:23,input:[5,8,11,12,14,22,23,27,28,30,34,36,37,38,43,45,50,52,53,54,60,62,66,68,69,70,75,81],insecur:21,insert:2,insid:[27,75],instal:7,instanc:[13,14,22,23,74,80],instead:[5,23,74,75,76,78,81],instrument:[0,4,20,82],insur:6,int_cal_l:[33,49],intact:2,intaggr_levi_pend:65,intaggr_vintr_pend:[33,49,65],integ:20,integ_check:2,integr:[21,23,24,78,81],intend:[3,32,48,64],intent:[2,16],intention:21,interact:[0,3,13,80],interchang:0,interconnect:[20,31,47,63,77],interest:[5,27,74],interfac:[0,4,13,17,27,33,49,65,75,77,82],intern:[5,8,11,12,13,16,23,31,47,63,80],interpret:[0,2,5,12,20,27,82],interrupt:[0,2,8,13,27,59],intervent:80,intput:23,intr:[33,49,65],intr_224:72,intr_225:72,intr_226:72,intr_227:72,intr_64:72,intr_65:72,intr_66:72,intr_67:72,intr_done_level:[33,49,65],intr_pend:[33,49,65],intr_spi:[33,49,65],intr_wwd:65,introduc:[0,74,77],introduct:82,invalid:[5,12,15,20,21,23,27,33,49,65,74],invalid_st:27,invas:13,invoc:13,invok:[6,13,22,74,75],involv:[13,19,22,23],invovl:13,io_tbu0_ras_intr:65,ir_input:27,ir_inst:23,ir_output:27,irq:[4,6,11,12,27,41,57,65,72,77],irq_dst_host_irq:27,irq_dst_id:27,irq_global_ev:27,irq_ia_id:27,irq_ia_init:27,irq_ia_map_vint:27,irq_ia_oes_get:27,irq_ia_oes_set:27,irq_ia_unmap_vint:27,irq_init:27,irq_ir_cfg:27,irq_ir_clr:27,irq_ir_init:27,irq_releaes_respons:8,irq_releas:[8,27],irq_secondary_host:27,irq_set:[8,27],irq_set_respons:8,irq_src_id:27,irq_src_index:27,irq_vint:27,irq_vint_status_bit_index:27,irrespect:76,isc:11,island:[32,48,64],iso:20,isol:[6,21,22,24],issu:[5,7,75],iter:[11,13],iterationcnt:[20,78],itm:[21,27],its:[2,5,9,11,12,20,75,80],itself:[13,80],itu:20,j721e:[23,27,80,82],j721e_dev_a72ss0:[60,61,73],j721e_dev_a72ss0_core0:[60,61,73],j721e_dev_a72ss0_core1:[60,61,73],j721e_dev_aasrc0:[60,61,65,73],j721e_dev_atl0:[60,61,73],j721e_dev_board0:[60,61,73],j721e_dev_c66ss0_core0:[60,61,65,73],j721e_dev_c66ss0_introuter0:[60,61,65,71,73],j721e_dev_c66ss0_pbist0:[61,73],j721e_dev_c66ss1_core0:[60,61,65,73],j721e_dev_c66ss1_introuter0:[60,61,65,71,73],j721e_dev_c66ss1_pbist0:[61,73],j721e_dev_c71ss0:[60,61,73],j721e_dev_c71ss0_mma:[60,61,73],j721e_dev_c71x_0_pbist_vd:[61,73],j721e_dev_cmpevent_intrtr0:[60,61,65,71,73],j721e_dev_compute_cluster0_cfg_wrap:[60,61,73],j721e_dev_compute_cluster0_clec:[60,61,65,73],j721e_dev_compute_cluster0_core_cor:[60,61,73],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[60,61,73],j721e_dev_compute_cluster0_debug_wrap:[60,61,73],j721e_dev_compute_cluster0_divh2_divh0:[61,73],j721e_dev_compute_cluster0_divp_tft0:[61,73],j721e_dev_compute_cluster0_dmsc_wrap:[60,61,73],j721e_dev_compute_cluster0_en_msmc_domain:[60,61,73],j721e_dev_compute_cluster0_gic500ss:[60,61,65,73],j721e_dev_compute_cluster0_pbist_wrap:[60,61,73],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[61,65,73],j721e_dev_cpsw0:[60,61,65,73],j721e_dev_cpt2_aggr0:[60,61,73],j721e_dev_cpt2_aggr1:[60,61,73],j721e_dev_cpt2_aggr2:[60,61,73],j721e_dev_csi_psilss0:[60,61,73],j721e_dev_csi_rx_if0:[60,61,65,73],j721e_dev_csi_rx_if1:[60,61,65,73],j721e_dev_csi_tx_if0:[60,61,65,73],j721e_dev_dcc0:[60,61,65,73],j721e_dev_dcc10:[60,61,65,73],j721e_dev_dcc11:[60,61,65,73],j721e_dev_dcc12:[60,61,65,73],j721e_dev_dcc1:[60,61,65,73],j721e_dev_dcc2:[60,61,65,73],j721e_dev_dcc3:[60,61,65,73],j721e_dev_dcc4:[60,61,65,73],j721e_dev_dcc5:[60,61,65,73],j721e_dev_dcc6:[60,61,65,73],j721e_dev_dcc7:[60,61,65,73],j721e_dev_dcc8:[60,61,65,73],j721e_dev_dcc9:[60,61,65,73],j721e_dev_ddr0:[60,61,65,73],j721e_dev_debugss_wrap0:[60,61,73],j721e_dev_decoder0:[60,61,65,73],j721e_dev_dmpac0_sde_0:[60,61,73],j721e_dev_dmpac_top_main_0:[60,61,73],j721e_dev_dmsc_wkup_0:[61,73],j721e_dev_dphy_rx0:[60,61,73],j721e_dev_dphy_rx1:[60,61,73],j721e_dev_dphy_tx0:[60,61,73],j721e_dev_dss0:[60,61,65,73],j721e_dev_dss_dsi0:[60,61,65,73],j721e_dev_dss_edp0:[60,61,65,73],j721e_dev_ecap0:[60,61,65,73],j721e_dev_ecap1:[60,61,65,73],j721e_dev_ecap2:[60,61,65,73],j721e_dev_ehrpwm0:[60,61,65,73],j721e_dev_ehrpwm1:[60,61,65,73],j721e_dev_ehrpwm2:[60,61,65,73],j721e_dev_ehrpwm3:[60,61,65,73],j721e_dev_ehrpwm4:[60,61,65,73],j721e_dev_ehrpwm5:[60,61,65,73],j721e_dev_elm0:[60,61,65,73],j721e_dev_emif_data_0_vd:[61,73],j721e_dev_encoder0:[60,61,65,73],j721e_dev_eqep0:[60,61,65,73],j721e_dev_eqep1:[60,61,65,73],j721e_dev_eqep2:[60,61,65,73],j721e_dev_esm0:[60,61,65,73],j721e_dev_fss_mcu_0:[61,73],j721e_dev_gpio0:[60,61,65,73],j721e_dev_gpio1:[60,61,65,73],j721e_dev_gpio2:[60,61,65,73],j721e_dev_gpio3:[60,61,65,73],j721e_dev_gpio4:[60,61,65,73],j721e_dev_gpio5:[60,61,65,73],j721e_dev_gpio6:[60,61,65,73],j721e_dev_gpio7:[60,61,65,73],j721e_dev_gpiomux_intrtr0:[60,61,65,71,73],j721e_dev_gpmc0:[60,61,65,73],j721e_dev_gpu0_dft_pbist_0:[61,73],j721e_dev_gpu0_gpu_0:[60,61,73],j721e_dev_gpu0_gpucore_0:[61,73],j721e_dev_gtc0:[60,61,65,73],j721e_dev_i2c0:[60,61,65,73],j721e_dev_i2c1:[60,61,65,73],j721e_dev_i2c2:[60,61,65,73],j721e_dev_i2c3:[60,61,65,73],j721e_dev_i2c4:[60,61,65,73],j721e_dev_i2c5:[60,61,65,73],j721e_dev_i2c6:[60,61,65,73],j721e_dev_i3c0:[60,61,65,73],j721e_dev_j7_lascar_gpu_wrap_main_0:[61,73],j721e_dev_k3_c66_corepac_main_0:[61,73],j721e_dev_k3_c66_corepac_main_1:[61,73],j721e_dev_led0:[60,61,73],j721e_dev_main2mcu_lvl_intrtr0:[60,61,65,71,73],j721e_dev_main2mcu_pls_intrtr0:[60,61,65,71,73],j721e_dev_main2wkupmcu_vd:[61,73],j721e_dev_mcan0:[60,61,65,73],j721e_dev_mcan10:[60,61,65,73],j721e_dev_mcan11:[60,61,65,73],j721e_dev_mcan12:[60,61,65,73],j721e_dev_mcan13:[60,61,65,73],j721e_dev_mcan1:[60,61,65,73],j721e_dev_mcan2:[60,61,65,73],j721e_dev_mcan3:[60,61,65,73],j721e_dev_mcan4:[60,61,65,73],j721e_dev_mcan5:[60,61,65,73],j721e_dev_mcan6:[60,61,65,73],j721e_dev_mcan7:[60,61,65,73],j721e_dev_mcan8:[60,61,65,73],j721e_dev_mcan9:[60,61,65,73],j721e_dev_mcasp0:[60,61,65,73],j721e_dev_mcasp10:[60,61,65,73],j721e_dev_mcasp11:[60,61,65,73],j721e_dev_mcasp1:[60,61,65,73],j721e_dev_mcasp2:[60,61,65,73],j721e_dev_mcasp3:[60,61,65,73],j721e_dev_mcasp4:[60,61,65,73],j721e_dev_mcasp5:[60,61,65,73],j721e_dev_mcasp6:[60,61,65,73],j721e_dev_mcasp7:[60,61,65,73],j721e_dev_mcasp8:[60,61,65,73],j721e_dev_mcasp9:[60,61,65,73],j721e_dev_mcspi0:[60,61,65,73],j721e_dev_mcspi1:[60,61,65,73],j721e_dev_mcspi2:[60,61,65,73],j721e_dev_mcspi3:[60,61,65,73],j721e_dev_mcspi4:[60,61,65,73],j721e_dev_mcspi5:[60,61,65,73],j721e_dev_mcspi6:[60,61,65,73],j721e_dev_mcspi7:[60,61,65,73],j721e_dev_mcu_adc0:[60,61,65,73],j721e_dev_mcu_adc1:[60,61,65,73],j721e_dev_mcu_cpsw0:[60,61,65,73],j721e_dev_mcu_cpt2_aggr0:[60,61,73],j721e_dev_mcu_dcc0:[60,61,65,73],j721e_dev_mcu_dcc1:[60,61,65,73],j721e_dev_mcu_dcc2:[60,61,65,73],j721e_dev_mcu_esm0:[60,61,65,73],j721e_dev_mcu_fss0_fsas_0:[60,61,65,73],j721e_dev_mcu_fss0_hyperbus1p0_0:[60,61,65,73],j721e_dev_mcu_fss0_ospi_0:[60,61,65,73],j721e_dev_mcu_fss0_ospi_1:[60,61,65,73],j721e_dev_mcu_i2c0:[60,61,65,73],j721e_dev_mcu_i2c1:[60,61,65,73],j721e_dev_mcu_i3c0:[60,61,65,73],j721e_dev_mcu_i3c1:[60,61,65,73],j721e_dev_mcu_mcan0:[60,61,65,73],j721e_dev_mcu_mcan1:[60,61,65,73],j721e_dev_mcu_mcspi0:[60,61,65,73],j721e_dev_mcu_mcspi1:[60,61,65,73],j721e_dev_mcu_mcspi2:[60,61,65,73],j721e_dev_mcu_navss0_intaggr_0:[60,61,65,71,73],j721e_dev_mcu_navss0_intr_router_0:[60,61,65,71,73],j721e_dev_mcu_navss0_mcrc_0:[60,61,65,73],j721e_dev_mcu_navss0_modss:[60,61,73],j721e_dev_mcu_navss0_proxy_0:[60,61,68,71,73],j721e_dev_mcu_navss0_ringacc_0:[60,61,65,70,71,73],j721e_dev_mcu_navss0_udmap_0:[60,61,62,65,71,73],j721e_dev_mcu_navss0_udmass:[60,61,73],j721e_dev_mcu_pbist0:[61,73],j721e_dev_mcu_pbist1:[61,73],j721e_dev_mcu_r5fss0_core0:[60,61,65,73],j721e_dev_mcu_r5fss0_core1:[60,61,65,73],j721e_dev_mcu_rti0:[60,61,73],j721e_dev_mcu_rti1:[60,61,73],j721e_dev_mcu_sa2_ul0:[60,61,65,73,80],j721e_dev_mcu_timer0:[60,61,65,73],j721e_dev_mcu_timer1:[60,61,65,73],j721e_dev_mcu_timer2:[60,61,65,73],j721e_dev_mcu_timer3:[60,61,65,73],j721e_dev_mcu_timer4:[60,61,65,73],j721e_dev_mcu_timer5:[60,61,65,73],j721e_dev_mcu_timer6:[60,61,65,73],j721e_dev_mcu_timer7:[60,61,65,73],j721e_dev_mcu_timer8:[60,61,65,73],j721e_dev_mcu_timer9:[60,61,65,73],j721e_dev_mcu_uart0:[60,61,65,73],j721e_dev_mlb0:[60,61,65,73],j721e_dev_mmcsd0:[60,61,65,73],j721e_dev_mmcsd1:[60,61,65,73],j721e_dev_mmcsd2:[60,61,65,73],j721e_dev_navss0_cpts_0:[60,61,65,73],j721e_dev_navss0_dti_0:[60,61,73],j721e_dev_navss0_intr_router_0:[60,61,65,71,73],j721e_dev_navss0_mailbox_0:[60,61,65,73],j721e_dev_navss0_mailbox_10:[60,61,65,73],j721e_dev_navss0_mailbox_11:[60,61,65,73],j721e_dev_navss0_mailbox_1:[60,61,65,73],j721e_dev_navss0_mailbox_2:[60,61,65,73],j721e_dev_navss0_mailbox_3:[60,61,65,73],j721e_dev_navss0_mailbox_4:[60,61,65,73],j721e_dev_navss0_mailbox_5:[60,61,65,73],j721e_dev_navss0_mailbox_6:[60,61,65,73],j721e_dev_navss0_mailbox_7:[60,61,65,73],j721e_dev_navss0_mailbox_8:[60,61,65,73],j721e_dev_navss0_mailbox_9:[60,61,65,73],j721e_dev_navss0_mcrc_0:[60,61,65,73],j721e_dev_navss0_modss:[60,61,73],j721e_dev_navss0_modss_intaggr_0:[60,61,65,71,73],j721e_dev_navss0_modss_intaggr_1:[60,61,65,71,73],j721e_dev_navss0_proxy_0:[60,61,68,71,73],j721e_dev_navss0_ringacc_0:[60,61,65,70,71,73],j721e_dev_navss0_spinlock_0:[60,61,73],j721e_dev_navss0_tbu_0:[60,61,65,73],j721e_dev_navss0_tcu_0:[60,61,65,73],j721e_dev_navss0_timermgr_0:[60,61,73],j721e_dev_navss0_timermgr_1:[60,61,73],j721e_dev_navss0_udmap_0:[60,61,62,65,71,73],j721e_dev_navss0_udmass:[60,61,73],j721e_dev_navss0_udmass_intaggr_0:[60,61,65,71,73],j721e_dev_navss0_virtss:[60,61,73],j721e_dev_navss512l_main_0:[60,61,65,69,73],j721e_dev_navss_mcu_j7_mcu_0:[61,69,73],j721e_dev_pbist0:[61,73],j721e_dev_pbist10:[61,73],j721e_dev_pbist1:[61,73],j721e_dev_pbist2:[61,73],j721e_dev_pbist3:[61,73],j721e_dev_pbist4:[61,73],j721e_dev_pbist5:[61,73],j721e_dev_pbist6:[61,73],j721e_dev_pbist7:[61,73],j721e_dev_pbist9:[61,73],j721e_dev_pcie0:[60,61,65,73],j721e_dev_pcie1:[60,61,65,73],j721e_dev_pcie2:[60,61,65,73],j721e_dev_pcie3:[60,61,65,73],j721e_dev_pru_icssg0:[60,61,65,73],j721e_dev_pru_icssg1:[60,61,65,73],j721e_dev_psc0:[60,61,73],j721e_dev_pulsar_sl_main_0:[60,61,73],j721e_dev_pulsar_sl_main_1:[60,61,73],j721e_dev_pulsar_sl_mcu_0:[60,61,73],j721e_dev_r5fss0_core0:[60,61,65,73],j721e_dev_r5fss0_core1:[60,61,65,73],j721e_dev_r5fss0_introuter0:[60,61,65,71,73],j721e_dev_r5fss1_core0:[60,61,65,73],j721e_dev_r5fss1_core1:[60,61,65,73],j721e_dev_r5fss1_introuter0:[60,61,65,71,73],j721e_dev_rti0:[60,61,73],j721e_dev_rti15:[60,61,73],j721e_dev_rti16:[60,61,73],j721e_dev_rti1:[60,61,73],j721e_dev_rti24:[60,61,65,73],j721e_dev_rti25:[60,61,65,73],j721e_dev_rti28:[60,61,73],j721e_dev_rti29:[60,61,73],j721e_dev_rti30:[60,61,73],j721e_dev_rti31:[60,61,73],j721e_dev_sa2_ul0:[60,61,65,73,80],j721e_dev_serdes_10g0:[60,61,73],j721e_dev_serdes_16g0:[60,61,73],j721e_dev_serdes_16g1:[60,61,73],j721e_dev_serdes_16g2:[60,61,73],j721e_dev_serdes_16g3:[60,61,73],j721e_dev_stm0:[60,61,73],j721e_dev_timer0:[60,61,65,73],j721e_dev_timer10:[60,61,65,73],j721e_dev_timer11:[60,61,65,73],j721e_dev_timer12:[60,61,65,73],j721e_dev_timer13:[60,61,65,73],j721e_dev_timer14:[60,61,65,73],j721e_dev_timer15:[60,61,65,73],j721e_dev_timer16:[60,61,65,73],j721e_dev_timer17:[60,61,65,73],j721e_dev_timer18:[60,61,65,73],j721e_dev_timer19:[60,61,65,73],j721e_dev_timer1:[60,61,65,73],j721e_dev_timer2:[60,61,65,73],j721e_dev_timer3:[60,61,65,73],j721e_dev_timer4:[60,61,65,73],j721e_dev_timer5:[60,61,65,73],j721e_dev_timer6:[60,61,65,73],j721e_dev_timer7:[60,61,65,73],j721e_dev_timer8:[60,61,65,73],j721e_dev_timer9:[60,61,65,73],j721e_dev_timesync_intrtr0:[60,61,65,71,73],j721e_dev_uart0:[60,61,65,73],j721e_dev_uart1:[60,61,65,73],j721e_dev_uart2:[60,61,65,73],j721e_dev_uart3:[60,61,65,73],j721e_dev_uart4:[60,61,65,73],j721e_dev_uart5:[60,61,65,73],j721e_dev_uart6:[60,61,65,73],j721e_dev_uart7:[60,61,65,73],j721e_dev_uart8:[60,61,65,73],j721e_dev_uart9:[60,61,65,73],j721e_dev_ufs0:[60,61,65,73],j721e_dev_usb0:[60,61,65,73],j721e_dev_usb1:[60,61,65,73],j721e_dev_vpac_top_main_0:[60,61,73],j721e_dev_vpfe0:[60,61,65,73],j721e_dev_wkup_ddpa0:[60,61,73],j721e_dev_wkup_esm0:[60,61,65,73],j721e_dev_wkup_gpio0:[60,61,65,73],j721e_dev_wkup_gpio1:[60,61,65,73],j721e_dev_wkup_gpiomux_intrtr0:[60,61,65,71,73],j721e_dev_wkup_i2c0:[60,61,65,73],j721e_dev_wkup_porz_sync0:[60,61,73],j721e_dev_wkup_psc0:[60,61,73],j721e_dev_wkup_uart0:[60,61,65,73],j721e_dev_wkup_vtm0:[60,61,65,73],j721e_dev_wkupmcu2main_vd:[61,73],j7_main_sec_mmr_main_0:67,j7_mcu_sec_mmr_mcu_0:67,jitter:5,job:8,json:23,jtag:[17,20,21],judgement:13,judici:23,just:[13,32,48,64,80],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,23,27],kei:[0,2,14,17,19,20,21,22,23,76,78,80,81],kek:[4,20,21,79,82],kept:5,keystor:[19,59],knob:[13,19],know:[3,5,74],knowledg:0,known:[10,23,30,45,62],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,75],lack:[0,5],larg:74,larger:5,last:[6,13,20,22,23],latenc:[13,74],later:[3,74,78],latest:23,layer:[2,26,82],layout:2,least:13,leav:2,left:[8,12,27,80],legal:12,length:[2,14,19,20,23,75,78,81],less:5,lesser:74,let:[3,13],level:[2,13,20,24],levent_in:[33,49],like:[2,6,7,13,19,80],limit:[2,5,13,14,18,19,21,23,74,75,77,80],line:[6,20],link:[3,32,37,48,53,64,69,77],linux:[0,2],list:[2,5,9,11,12,13,14,16,18,19,21,23,27,74,75,77,80,81],lite:2,littl:13,load:[3,6,13,78,80,81],local:[11,23,27],local_rm_boardcfg:23,locat:[2,9,11,12,13,20,21,22,23,24,35,51,67,78,81],lock:[20,22,76],lockstep:13,lockstep_permit:13,log2:11,log:[13,22,23,27],log_output_consol:23,log_output_fil:23,logic:[13,74],longer:[13,80],look:[2,34,50,66],loop:[5,13,22],lost:6,low:[2,3,6,11,12,21,22,23,24],low_prior:[41,57,72],lower:[13,20,27,75],lpsc:27,lpsc_main_debug_err_intr:[33,49],lpsc_main_infra_err_intr:[33,49],lpsc_per_common_err_intr:[33,49],lsb:[2,11,19,23],machin:[27,32,48,64],macro:21,made:[5,21,23,32,48,64,75,80],magic:[23,24],mai:[2,5,12,13,18,20,22,24,32,48,64,74,80],main2mcu:23,main:[20,21,22,23,24,32,34,48,50,64,66],main_0_c6x_0_nonsecur:63,main_0_c6x_0_secur:63,main_0_c6x_1_nonsecur:63,main_0_c6x_1_secur:63,main_0_c7x_0_nonsecur:63,main_0_c7x_0_secur:63,main_0_icssg_0:63,main_0_r5_0:[64,72],main_0_r5_0_nonsecur:63,main_0_r5_0_secur:63,main_0_r5_1:[64,72],main_0_r5_1_nonsecur:63,main_0_r5_1_secur:63,main_0_r5_2:[64,72],main_0_r5_3:[64,72],main_1_r5_0:[64,72],main_1_r5_0_nonsecur:63,main_1_r5_0_secur:63,main_1_r5_1:[64,72],main_1_r5_1_nonsecur:63,main_1_r5_1_secur:63,main_1_r5_2:[64,72],main_1_r5_3:[64,72],main_isolation_en:21,main_isolation_hostid:21,maintain:[0,2,34,50,66,75,76,77],major:[2,3,21,27],make:[2,5,8,9,11,12,13,18,20,22,23,24,74],manag:[3,14,15,16,20,21,25,28,29,31,32,43,44,47,48,59,60,61,63,64,75,80,82],mandatori:[2,17,19,24,32,41,48,57,64,72,80],mani:[5,6,12,13,22,27],manipul:8,manner:[2,16,74,75],manual:[6,13,77],manufactur:75,map:[8,10,11,12,22,23,24,27,28,43,60,76,77,80],mark:[2,5,13,24,28,30,33,36,37,38,43,45,49,52,53,54,60,62,65,68,69,70,75,76,77],mask:[15,76],maskabl:13,master:[13,24,31,47,63],match:[5,13,21,23],materi:75,max:5,max_cpu_cor:20,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,19,21,23,76],mcanss_ext_ts_rollover_lvl_int:65,mcanss_mcan_lvl_int:65,mcu0:[34,50],mcu:[21,23,24,32,42,48,58,64,73],mcu_0_r5_0:[64,72],mcu_0_r5_1:[64,72],mcu_0_r5_2:[64,72],mcu_0_r5_3:[64,72],mcu_armss0_cpu0:[41,57],mcu_armss0_cpu1:[41,57],mcu_cpsw:66,mcu_navss0_ringacc0:[38,54],mcu_navss0_ringacc_0:70,mcu_navss0_udmap0:[30,33,45,49],mcu_navss0_udmap_0:[62,65],mcu_per:66,mcu_pulsar:66,mcu_r5fss0_core0:[67,72],mcu_r5fss0_core1:[67,72],mcu_sec_mmr0:[35,51],mdio_pend:65,mean:[3,6,13,20,21,23,27],meant:[5,13],meanwhil:3,mechan:[2,12,23],mek:[78,81],member:[20,24],memori:[2,3,16,21,22,23,24,32,48,64,75,76,78,80,81],memset:5,mention:74,messag:[0,13,27,28,29,30,33,34,36,37,38,41,43,44,45,49,50,52,53,54,57,60,61,62,65,66,68,69,70,72,75,76,77,81,82],method:[17,19,77],mevt:[33,49,65],mhz:[34,50,66],micro:13,might:[5,13,32,48,64],milli:13,millisecond:78,min:5,min_freq_hz:5,min_hz:5,mind:[3,6,32,48,64],minim:[11,80],minimum:[5,13],minor:[3,21,27,81],misc_lvl:[33,49],misconfigur:[21,80],mismatch:21,mitig:[0,75],mix:74,mlbss_mlb_ahb_int:65,mlbss_mlb_int:65,mmr:[22,24,46,76,80],mmr_idx:15,mmr_val:15,mmra:80,mmu:[0,2,13],mode:[2,11,13,27,74,75,78,81],modif:76,modifi:[5,6,11,19,27,29,44,61,76,80,81],modul:[0,2,5,21,22,27,34,50,66,80],module_get:27,module_put:27,moduleclockparentchang:5,moment:[9,10],monitor:[27,33,38,49,54,65,70],monoton:6,more:[0,2,12,17,20,22,23,27,31,42,47,58,63,73,74,76,77,80],most:[5,11,19,23,76,80],motiv:74,mount:[28,43,60],move:[20,22],movement:0,mpk:[78,81],mpu:[2,21],msb:[2,11,19],msd:27,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:27,msg_param_v:27,msg_receiv:27,msmc0_rx:[37,53],msmc0_tx:[37,53],msmc:21,msmc_cache_s:[3,21],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,multi:5,multipl:[0,2,5,6,22,23,27,75,76,77,78,80,81],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,74,75,76,77,78,80,81],mutual:74,mux:[8,28,43,60],n_permission_reg:16,nack:[5,10,12,16,18,22,23],nak:[2,5,6,13,21],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,20,21,27,28,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,47,48,49,50,51,52,53,54,55,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74],natur:2,nav:21,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[38,54],navss0_ringacc_0:70,navss0_udmap0:[30,33,45,49],navss0_udmap_0:[62,65],navss:[16,27,77],navss_main_cpsw9_rx:69,navss_main_cpsw9_tx:69,navss_main_csi_rx:69,navss_main_csi_tx:69,navss_main_dmpac_tc0_cc_rx:69,navss_main_dmpac_tc0_cc_tx:69,navss_main_icssg0_rx:69,navss_main_icssg0_tx:69,navss_main_icssg1_rx:69,navss_main_icssg1_tx:69,navss_main_msmc0_rx:69,navss_main_msmc0_tx:69,navss_main_pdma_main_aasrc_rx:69,navss_main_pdma_main_aasrc_tx:69,navss_main_pdma_main_debug_ccmcu_rx:69,navss_main_pdma_main_debug_mainc66_rx:69,navss_main_pdma_main_mcan_rx:69,navss_main_pdma_main_mcan_tx:69,navss_main_pdma_main_mcasp_g0_rx:69,navss_main_pdma_main_mcasp_g0_tx:69,navss_main_pdma_main_mcasp_g1_rx:69,navss_main_pdma_main_mcasp_g1_tx:69,navss_main_pdma_main_misc_g0_rx:69,navss_main_pdma_main_misc_g0_tx:69,navss_main_pdma_main_misc_g1_rx:69,navss_main_pdma_main_misc_g1_tx:69,navss_main_pdma_main_misc_g2_rx:69,navss_main_pdma_main_misc_g2_tx:69,navss_main_pdma_main_misc_g3_rx:69,navss_main_pdma_main_misc_g3_tx:69,navss_main_pdma_main_usart_g0_rx:69,navss_main_pdma_main_usart_g0_tx:69,navss_main_pdma_main_usart_g1_rx:69,navss_main_pdma_main_usart_g1_tx:69,navss_main_pdma_main_usart_g2_rx:69,navss_main_pdma_main_usart_g2_tx:69,navss_main_saul0_rx:69,navss_main_saul0_tx:69,navss_main_udmap0_rx:69,navss_main_udmap0_tx:69,navss_main_vpac_tc0_cc_rx:69,navss_main_vpac_tc0_cc_tx:69,navss_main_vpac_tc1_cc_rx:69,navss_main_vpac_tc1_cc_tx:69,navss_mcu_pdma_adc_rx:69,navss_mcu_pdma_adc_tx:69,navss_mcu_pdma_cpsw0_rx:69,navss_mcu_pdma_cpsw0_tx:69,navss_mcu_pdma_mcu0_rx:69,navss_mcu_pdma_mcu0_tx:69,navss_mcu_pdma_mcu1_rx:69,navss_mcu_pdma_mcu1_tx:69,navss_mcu_pdma_mcu2_rx:69,navss_mcu_pdma_mcu2_tx:69,navss_mcu_saul0_rx:69,navss_mcu_saul0_tx:69,navss_mcu_udmap0_rx:69,navss_mcu_udmap0_tx:69,necessari:[13,24,27,76,80],need:[2,3,9,10,11,13,19,20,21,22,23,74,78,81],never:76,newer:5,next:[2,22,23,76],nich:23,nist:75,nmfi_en:13,nobmp:20,non:[10,11,12,13,15,20,23,24,31,32,42,47,48,58,63,64,73,75,76,77],none:[21,23,31,47,63,77,80],norepli:20,normal:[3,5,6,7,8,9,10,11,12,13,14,16,20,21,22,23,24,78],notat:20,note:[5,8,13,19,27,28,30,35,43,45,51,60,62,67,77],notif:[2,3,21,22,23,24],notifi:[3,23,41,57,72],notify_resp:[41,57,72],now:[15,20,22,23,74,78],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:23,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,19,22,23,24,27,39,41,46,55,57,71,72,74,76,80],numpar:5,nvic:[33,49],obtain:[17,20,75,77,80],occup:11,occur:[12,13,18,19,27,77],ocmc:[21,23,24],oct:20,octet:20,oes_reg_index:27,ofc:22,off:[5,6,13,18,27],offer:[2,76,78],offici:22,offset:[12,13,27],often:[2,76],oid:20,old:5,older:5,onc:[5,6,18,19,22,23,27,34,50,66,75,76,80],one:[0,5,11,13,14,15,19,21,22,23,24,28,43,60,74,75,76,77,78,80],onetim:0,onli:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,74,75,76,77,78,80,81],onto:21,open:[20,23,80],oper:[0,2,5,6,10,12,13,15,16,19,20,22,23,24,27,74,75,76,78,80,81],optim:74,option:[0,2,5,8,11,12,13,19,20,21,23,24,28,42,43,58,60,73,75],order:[2,6,11,12,13,21,22,23,24,27,30,45,62,74,77,80,81],order_id:11,orderid:[11,12],organ:[28,43,60,74,76,78],origin:[5,11,12,22,78],origpar:5,osal:27,ospi_lvl_intr:65,ota:80,otfa_intr_err_pend:65,otg_lvl:[33,49],otgirq:65,other:[0,2,5,6,8,11,12,13,15,17,19,20,21,23,24,27,74,75,76,77,80,81],otherwis:[2,5,8,12,23,80],otp:[4,21,59,79,82],otp_config:24,otp_entri:24,out:[6,13,75,77,78,81],outer:20,outfifo_level:65,outgo:[28,43,60],outgroup_level:65,outl_intr:[33,49,65],outp:65,output:[5,8,12,20,23,27,28,43,60,78,81],output_binary_fil:23,outsid:[79,82],over:[2,13,27,74],overal:[6,13,21,23],overhead:13,overlap:[23,30,33,36,38,45,49,52,54,62,65,68,70],overrid:[13,77],overridden:77,overview:[2,80],own:[5,10,11,12,13,18,21,23,30,31,45,47,62,63,75,76,77,80],owner:[10,11,12,18,23,27,31,47,63,76,77,80],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,18,74,80],packet:[12,27],pad:[78,81],page:0,pair:[18,27,80],parallel:0,paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,28,29,30,33,36,37,38,43,44,45,49,52,53,54,60,61,62,65,68,69,70,78],paramt:21,parent32:5,parent:[5,27,28,43,60],pars:27,parser:20,part:[11,12,13,20,22,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74],particular:[28,29,43,44,60,61],partit:[0,27],pass:[5,6,9,11,12,20,21,22,23,24],patch:[3,27],patch_vers:3,path:[5,41,57,72,77],paus:[12,27],payload:[2,19,20,81],pcie0_pend:[33,49],pcie10_pend:[33,49],pcie11_pend:[33,49],pcie12_pend:[33,49],pcie13_pend:[33,49],pcie14_pend:[33,49],pcie1_pend:[33,49],pcie2_pend:[33,49],pcie3_pend:[33,49],pcie4_pend:[33,49],pcie5_pend:[33,49],pcie6_pend:[33,49],pcie7_pend:[33,49],pcie8_pend:[33,49],pcie9_pend:[33,49],pcie_cpts_comp:[33,49,65],pcie_cpts_genf0:[33,49,65],pcie_cpts_hw1_push:[33,49,65],pcie_cpts_hw2_push:[33,49,65],pcie_cpts_pend:[33,49,65],pcie_cpts_sync:[33,49,65],pcie_downstream_puls:65,pcie_error_puls:65,pcie_flr_puls:65,pcie_hot_reset_puls:65,pcie_legacy_puls:65,pcie_link_state_puls:65,pcie_local_level:65,pcie_phy_level:65,pcie_ptm_valid_puls:65,pcie_pwr_state_puls:65,pd_get:27,pd_init:27,pd_inv_dep_data:27,pd_put:27,pd_rstdne_timeout:27,pd_trans_timeout:27,pdma_cpsw0_rx:[37,53],pdma_cpsw0_tx:[37,53],pdma_debug_cc_rx:[37,53],pdma_debug_main_rx:[37,53],pdma_debug_mcu_rx:[37,53],pdma_main0_mcasp0_rx:[37,53],pdma_main0_mcasp0_tx:[37,53],pdma_main0_mcasp1_rx:[37,53],pdma_main0_mcasp1_tx:[37,53],pdma_main0_mcasp2_rx:[37,53],pdma_main0_mcasp2_tx:[37,53],pdma_main1_spi0_rx:[37,53],pdma_main1_spi0_tx:[37,53],pdma_main1_spi1_rx:[37,53],pdma_main1_spi1_tx:[37,53],pdma_main1_spi2_rx:[37,53],pdma_main1_spi2_tx:[37,53],pdma_main1_spi3_rx:[37,53],pdma_main1_spi3_tx:[37,53],pdma_main1_spi4_rx:[37,53],pdma_main1_spi4_tx:[37,53],pdma_main1_usart0_rx:[37,53],pdma_main1_usart0_tx:[37,53],pdma_main1_usart1_rx:[37,53],pdma_main1_usart1_tx:[37,53],pdma_main1_usart2_rx:[37,53],pdma_main1_usart2_tx:[37,53],pdma_mcu0_adc12_rx:[37,53],pdma_mcu0_adc12_tx:[37,53],pdma_mcu1_mcan0_rx:[37,53],pdma_mcu1_mcan0_tx:[37,53],pdma_mcu1_mcan1_rx:[37,53],pdma_mcu1_mcan1_tx:[37,53],pdma_mcu1_spi0_rx:[37,53],pdma_mcu1_spi0_tx:[37,53],pdma_mcu1_spi1_rx:[37,53],pdma_mcu1_spi1_tx:[37,53],pdma_mcu1_spi2_rx:[37,53],pdma_mcu1_spi2_tx:[37,53],pdma_mcu1_usart0_rx:[37,53],pdma_mcu1_usart0_tx:[37,53],peer:27,pend:6,pend_intr:[33,49,65],per0:[34,50,66],per1:[34,50,66],per:[2,11,12,13,21,22,23,24,27,28,43,46,60,75,77],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,10,11,12,13,15,16,17,19,20,22,23,24,27,74,75,76,77,78,80],peripher:[0,8,22,23,42,58,73,74],perman:76,permiss:[11,16,18,24,31,47,63,76,80],permit:[13,21,29,32,35,39,41,42,44,48,51,55,57,58,61,64,67,71,72,73,74],perspect:[28,43,60,77],physic:[2,3,13,17,21,22,23,24,35,51,67,74],pick:20,piec:[3,76],pin:22,pinmux:22,pipelin:13,piyali:23,pka:[0,18],pkh:78,pktdma:[0,2],place:[2,5,10,13,20,21,23,24,78],placement:2,plain:[13,21,23],pleas:[6,13,19,20,21,22,23,24,74,76,77,80,81],pll:[22,59],pllfrac2_ssmod_16fft_main_0:66,pllfrac2_ssmod_16fft_main_13:66,pllfrac2_ssmod_16fft_main_14:66,pllfrac2_ssmod_16fft_main_15:66,pllfrac2_ssmod_16fft_main_16:66,pllfrac2_ssmod_16fft_main_17:66,pllfrac2_ssmod_16fft_main_18:66,pllfrac2_ssmod_16fft_main_19:66,pllfrac2_ssmod_16fft_main_1:66,pllfrac2_ssmod_16fft_main_23:66,pllfrac2_ssmod_16fft_main_25:66,pllfrac2_ssmod_16fft_main_2:66,pllfrac2_ssmod_16fft_main_3:66,pllfrac2_ssmod_16fft_main_4:66,pllfrac2_ssmod_16fft_main_5:66,pllfrac2_ssmod_16fft_main_6:66,pllfrac2_ssmod_16fft_main_7:66,pllfrac2_ssmod_16fft_main_8:66,pllfrac2_ssmod_16fft_mcu_0:66,pllfrac2_ssmod_16fft_mcu_1:66,pllfrac2_ssmod_16fft_mcu_2:66,pllfracf_ssmod_16fft_main_12:66,plu:12,pm_bcfg_hash:20,pm_dev_init:27,pm_init:27,pmboardcfghash:[20,78],pme_gen_lvl:[33,49],pmmc:5,point:[3,19,22,23,27,74],pointer:[5,11,12,21,22,23,24,78],pointrpend:[33,49,65],polic:[2,13],polici:80,poll:[5,19],pool:13,popul:[2,17,22,23,24,75,78,81],por:76,port:[17,19,20,77],portion:[23,24,80],posit:27,possess:75,possibl:[3,5,6,11,13,23,75,80],post:[23,27],potenti:27,power:[0,3,6,13,21,25,28,29,43,44,60,61,82],powerdomain:27,pr1_edc0_latch0_in:[33,49,65],pr1_edc0_latch1_in:[33,49,65],pr1_edc0_sync0_out:[33,49,65],pr1_edc0_sync1_out:[33,49,65],pr1_edc1_latch0_in:[33,49,65],pr1_edc1_latch1_in:[33,49,65],pr1_edc1_sync0_out:[33,49,65],pr1_edc1_sync1_out:[33,49,65],pr1_host_intr_pend:[33,49,65],pr1_host_intr_req:[33,49,65],pr1_iep0_cap_intr_req:[33,49,65],pr1_iep0_cmp_intr_req:[33,49,65],pr1_iep1_cap_intr_req:[33,49,65],pr1_iep1_cmp_intr_req:[33,49,65],pr1_rx_sof_intr_req:[33,49,65],pr1_slv_intr:[33,49,65],pr1_tx_sof_intr_req:[33,49,65],precaut:21,preclud:23,predefin:[74,76],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,19,24,27,75],preserv:[20,80],presum:21,prevent:[6,13,15,22,23,74,76,77,80],previou:74,previous:13,prf:75,primari:[2,17,19,23,24,74,80],primer:[79,82],print:27,print_freq:5,printf:5,prior:[5,6,8,12,13,27],prioriti:[2,12,21,23,27],priv:[16,27],privat:[78,81],privid:[24,75],priviledg:2,privileg:[2,20,31,47,63,77],privilig:75,probabl:13,proc_access_list:24,proc_access_mast:24,proc_access_secondari:24,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82],proc_id:13,procedur:75,proceess:17,process:[0,2,3,5,6,8,9,11,12,13,16,17,19,21,24,32,39,41,48,55,57,64,71,72,76,81],processor:[0,2,4,8,20,21,23,32,41,48,57,59,64,72,80],processor_access_list:24,processor_acl_list:24,processor_id:[13,24],produc:75,product:[22,74],profil:21,program:[2,6,8,9,10,11,12,16,20,22,23,27,34,50,66],programm:[11,15,76],programmed_st:[5,6],progress:27,project:23,prompt:20,proper:[2,22],properli:[22,27],protect:[0,22,24,74,75,76,77,78,81],protocol:[2,12],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78],proxi:[0,2,4,5,8,10,12,16,21,24,27,59,77],proxy_cfg:[9,27],proxy_cfg_respons:9,proxy_init:27,proxy_oes_get:27,proxy_oes_set:27,psc:[22,27],psc_inv_data:27,pseudo:[5,75],pseudorandom:75,psi:[0,2,4,12,27,59],psil:[10,18],psil_dru_dst_offset:27,psil_dst_thread:27,psil_init:27,psil_pair:27,psil_read:27,psil_src_thread:27,psil_src_thread_p:27,psil_thread:27,psil_thread_cfg_reg_addr:27,psil_thread_cfg_reg_val_hi:27,psil_thread_cfg_reg_val_lo:27,psil_thread_dis:27,psil_thread_en:27,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:27,psil_writ:27,psinfo:27,psuedo:5,pub_boardcfg_rm_tisci:23,pulsar_0:[31,47,63],pulsar_1:[31,47,63],purpos:[13,20,27,32,48,64,75,76,78,80],put:27,qmode:11,qos:12,queri:[5,15,16,23,76],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,18,21,22,23,24,27],quick:74,quietli:[11,12],quirk:0,r5_0:[32,41,48,57,64],r5_1:[32,41,48,57,64],r5_2:[32,41,48,57],r5_3:[32,41,48,57],r5_cl0_c0:[35,51],r5_cl0_c1:[35,51],r5f:66,r5fss0_core0:[67,72],r5fss0_core1:[67,72],r5fss1_core0:[67,72],r5fss1_core1:[67,72],ra_init:27,ra_inst:23,ram:[3,9,13],random:[20,75,78,81],randomli:75,randomstr:[20,78],rang:[3,5,9,11,12,19,21,27,30,32,33,36,37,38,39,45,48,49,52,53,54,55,62,65,68,69,70,71],range_num:23,range_num_sec:23,range_start:23,range_start_sec:23,rapidli:5,rare:5,rat:13,rat_exp_intr:65,rate:[5,13],rather:5,rational:13,raw:78,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,9,11,12,13,14,19,22,24,27,31,34,41,47,50,57,63,66,72,74,75,77,80],readabl:[3,27,28,43,60],readback:77,readi:[3,13],real:[5,8,10,11,12,23],realli:74,reamin:24,reason:[7,11,13,21,22,23,74,76],reboot:[7,27,75,76],rec_intr_pend:[33,49,65],receipt:[22,24],receiv:[2,3,5,10,21,24,27,30,33,45,49,62,65,75],recept:23,recommend:[21,22,23,74,75,80],reconfigur:[21,22,80],record:11,recov:13,recoveri:[7,13,24,80],reduc:[23,24,78],ref:[8,10,11,12,23],refer:[0,2,5,6,13,21,22,23,24,31,34,47,50,63,66,74,76,77,80,81],reflect:[22,23],refresh:76,regard:[0,2,6,12],regardless:5,region:[0,9,10,11,12,18,24,27,76,80],regist:[2,5,8,9,11,12,13,14,15,16,18,19,20,22,23,27,34,50,66,75,76],regular:[21,23],reject:[12,21,23,24,30,33,36,38,45,49,52,54,62,65,68,70],rel:5,relat:[12,75,80],relationship:3,releas:[2,6,18,23,24,75,80],release_processor:13,relev:[13,20,74],reli:78,relinquish:13,reloc:3,remain:[3,5,19,22,74,77,78,80],remot:10,remov:21,repeat:[19,74],replac:[11,20],report:[13,23,27],repres:[5,23,27,28,29,32,35,39,41,43,44,48,51,55,57,60,61,64,67,71,72],represent:20,reprogram:77,req:20,req_distinguished_nam:20,request:[3,5,6,7,10,14,15,16,17,18,21,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,75,80],request_processor:13,requir:[0,2,5,6,8,11,13,16,17,19,20,21,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74,75,77,78,80,81],requisit:5,resasg:23,resasg_entri:23,resasg_entries_s:23,resasg_firewall_cfg:27,resasg_fwl_ch:27,resasg_fwl_id:27,resasg_subtype_global_event_sevt:[39,55,71],resasg_subtype_global_event_trigg:[39,55,71],resasg_subtype_ia_vint:[39,55,71],resasg_subtype_ir_output:[39,55,71],resasg_subtype_proxy_proxi:[39,55,71],resasg_subtype_ra_error_o:[39,55,71],resasg_subtype_ra_gp:[39,55,71],resasg_subtype_ra_monitor:[39,55,71],resasg_subtype_ra_udmap_rx:[39,55,71],resasg_subtype_ra_udmap_rx_h:[39,55,71],resasg_subtype_ra_udmap_rx_uh:71,resasg_subtype_ra_udmap_tx:[39,55,71],resasg_subtype_ra_udmap_tx_ext:[39,55,71],resasg_subtype_ra_udmap_tx_h:[39,55,71],resasg_subtype_ra_udmap_tx_uh:71,resasg_subtype_ra_virtid:[39,55,71],resasg_subtype_udmap_global_config:[39,55,71],resasg_subtype_udmap_invalid_flow_o:[39,55,71],resasg_subtype_udmap_rx_chan:[39,55,71],resasg_subtype_udmap_rx_flow_common:[39,55,71],resasg_subtype_udmap_rx_hchan:[39,55,71],resasg_subtype_udmap_rx_uhchan:71,resasg_subtype_udmap_tx_chan:[39,55,71],resasg_subtype_udmap_tx_echan:[39,55,71],resasg_subtype_udmap_tx_hchan:[39,55,71],resasg_subtype_udmap_tx_uhchan:71,resasg_utyp:27,resasg_validate_host:27,resasg_validate_resourc:27,resend:19,resent:19,reserv:[2,3,5,6,11,12,13,20,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,80],reserved_cfg_entri:[],reset:[2,4,5,6,13,19,20,27,76,81],resetdon:27,resetvec:20,resid:8,resourc:[0,3,6,16,21,24,25,29,30,31,32,33,36,38,42,44,45,47,48,49,52,54,58,59,61,62,63,65,68,70,73,74,82],resource_get:27,resource_get_range_num:27,resource_get_range_start:27,resource_get_secondary_host:27,resource_get_subtyp:27,resource_get_typ:27,respect:78,respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,21,22,23,24,27,41,57,72,74,75,76],rest:[2,13,77,78],restart:80,restor:[5,13,18],restrict:[12,24,27,77,80],result:[2,5,8,9,11,12,23,27,75,77],ret:5,retain:75,retent:[5,6,27],retention_get:27,retention_put:27,retriev:[3,6,11,16,23,27],reus:20,rev:23,revers:5,review:19,revis:[23,24,76,78,81],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:64,right:[5,23],ring:[0,2,4,8,12,21,27,33,49,59,65,77],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:27,ring_ba_lo_lo:27,ring_configur:27,ring_control2:11,ring_count_hi:27,ring_count_lo:27,ring_get_cfg:27,ring_mod:27,ring_mon_cfg:[11,27],ring_mon_cfg_respons:11,ring_monitor_mod:27,ring_monitor_queu:27,ring_monitor_sourc:27,ring_oes_get:27,ring_oes_set:27,ring_orderid:[11,27],ring_siz:[11,27],ring_validate_index:27,ring_virtid:27,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,risk:80,rm_bcfg_hash:20,rm_boardcfg:23,rm_core_init:27,rm_init:27,rmboardcfghash:[20,78],role:21,rollback:[0,20,78,81],rom:[17,20,22,34,50,66,78],root:[0,2,17,21,23,76,77,78],round:21,rout:[12,23,27],router:[0,2,8,23],routin:75,row:[46,76],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:0,rsdv2:20,rsdv3:20,rsvd1:20,rsvd2:20,rsvd3:20,rsvd:[2,24],rto:[0,2],rule:[20,23],rules_fil:23,run:[0,3,5,19,23,74,75,76,77],runtim:[4,18,19,23,27,42,58,59,73,80,81],rwcd:[31,47,63],rwd:[31,47,63],rx_atyp:12,rx_burst_siz:12,rx_chan:[30,45,62],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[30,45,62],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:62,rxcq_qnum:12,sa2:2,sa2ul:[4,14,24,79,82],sa2ul_config:24,sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[33,49,65],sa_ul_trng:[33,49,65],salt:[20,78],same:[0,2,5,6,11,19,23,24,27,32,48,64,75,76,78],sane:13,satisfi:5,saul0_rx:[37,53],saul0_tx:[37,53],save:11,scalabl:23,scale:21,scaling_factor:21,scaling_profil:21,scan:13,scenario:[0,13],schedul:[12,23,27],scheme:74,sci:[2,15,16,17,18,21,22,24,27],script:23,sdbg_debug_ctrl:20,sdk:2,search:5,sec:19,sec_bcfg_enc_iv:20,sec_bcfg_enc_r:20,sec_bcfg_hash:20,sec_bcfg_key_derive_index:20,sec_bcfg_key_derive_salt:20,sec_bcfg_ver:20,sec_boot_ctrl:20,sec_debug_core_sel:20,secboardcfghash:[20,78],secboardcfgv:[20,78],second:[13,23],secondari:[8,23,27],secondary_host:[8,23],secproxi:21,secreci:75,secret:[20,22,24],section:[2,11,12,13,20,23,28,30,31,33,36,37,38,43,45,47,49,52,53,54,60,62,63,65,68,69,70,74,75,77,80,81],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,79,80,82],see:[3,5,6,12,13,14,17,19,20,23,24,27,41,57,72,75,76,77,78],seldom:80,select:[5,11,21,27],selector:[12,27],self:13,send:[2,3,5,11,21,22,23,24,27,77],send_receive_with_timeout:5,sender:2,sensit:[74,80],sent:[2,3,5,21,22,23,24,27,34,50,66,77,78],separ:[0,2,11,13,21,23,24,75,78],seq:2,sequenc:[2,3,5,20,22,23,42,58,73,74],serv:[21,23],servic:[2,23,24,74,80],set:[0,2,3,5,6,7,9,10,11,12,15,19,20,21,22,23,24,27,34,42,50,58,66,73,74,75,76,77,78,80],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:27,set_processor_config:[13,20],set_processor_control:13,set_processor_suspend_readi:13,setup:[5,9,13,76],sever:3,sevt:[33,49,65],sfals:8,sgx544:[32,48],sha2:[0,20,78,81],shall:[13,74],share:[3,6,23,30,45,62,75],shatyp:20,shavalu:20,shift:12,should:[2,5,13,17,19,20,23,27,35,51,67,74,80],show:[20,23,78],shown:[2,20,23,77,78,81],shutdown:13,side:[14,74,75,76],sign:[17,19,21,22,23,24,79,82],signatur:[19,80],significand:27,silicon:22,similar:[2,13,74,77],similarli:5,simpl:16,simplest:74,simplifi:5,simutan:21,sinc:[2,6,13,21,22,74],singl:[0,18,23,27,75,76,78],situat:75,size:[3,11,13,14,19,20,21,22,23,24,27,75],size_byt:11,sizeof:[5,21],slave:[2,77],slight:0,slightli:6,slot:[31,47,63],small:5,smaller:76,smpk:20,snapshot:5,snippet:5,snoop:13,soc:[0,2,3,5,6,8,9,10,11,12,13,19,20,21,22,23,24,27,29,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,48,49,50,51,52,53,54,55,56,57,58,61,62,64,65,66,67,68,69,70,71,72,73,74,76,77,80,82],soc_doc_am6_public_host_desc_host_list:21,soc_events_in:65,soc_events_in_64:72,soc_events_in_65:72,soc_events_in_66:72,soc_events_in_67:72,soc_events_in_68:72,soc_events_in_69:72,soc_events_in_70:72,soc_events_in_71:72,soc_events_in_72:72,soc_events_in_732:72,soc_events_in_733:72,soc_events_in_734:72,soc_events_in_735:72,soc_events_in_73:72,soc_events_out_level:65,soc_phys_addr_t:16,soc_uid:17,soft:76,softwar:[0,3,7,19,21,22,23,74,75,76,77,78,80,81],some:[5,6,8,9,11,12,13,21,29,30,32,33,36,37,38,44,45,48,49,52,53,54,61,62,64,65,68,69,70,77,81],soon:75,sop:27,sort:23,sotwar:80,sound:74,sourc:[5,6,8,10,11,12,27,28,43,60,78],space:5,span:[74,77],special:[6,24,28,43,60],specif:[0,2,3,5,6,12,14,15,17,20,21,22,23,27,30,33,36,37,38,42,45,49,52,53,54,58,62,65,68,69,70,73,74,75,76,77,80,82],specifi:[8,10,11,12,13,15,16,17,18,19,20,21,22,23,24,27,28,29,32,43,44,48,60,61,64,76,78],spectrum:5,speed:74,spi:[33,49,65],spi_64:72,spi_65:72,spi_66:72,spi_67:72,spi_68:72,spi_69:72,spi_70:72,spi_71:72,spi_72:72,spi_732:72,spi_733:72,spi_734:72,spi_735:72,spi_73:72,split:13,spread:5,sproxi:[41,57,72],sproxy_priv:[31,47,63],sr1:[77,82],sr2:82,sram:[3,21,23,24],src_id:8,src_index:8,src_thread:10,ss_device_id:27,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,42,58,73,74],stai:6,standalon:[24,76],standard:[0,2,8,9,10,11,12,13,22,23,24,27,77],standbywfil2:13,start:[3,6,10,12,13,15,16,20,22,23,27,31,39,47,55,63,71,74],start_address:16,start_resourc:23,startup:[3,13,16,74],stat_pend:65,state:[0,3,5,6,11,13,22,23,27,74,76,80],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,27,32,48,64,76,80],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steer:[8,23],step:[11,19,22,23,74,78,81],still:[2,5,22,23],stop:13,storag:23,store:[2,5,12,14,22,24,75,76],str:3,stream:0,stricter:80,string:[3,20,27,75,78,81],strongli:[22,74,80],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24],structur:[13,20,78],strue:8,sub:3,sub_vers:3,subhdr:[21,23,24],subject:8,submodul:80,subordin:[11,12],subsect:[2,77],subsequ:[19,23,24,80],subset:[12,74],substructur:[22,23],subsystem:[0,2,8,9,10,11,12,27,28,29,43,44,60,61,80],subtyp:[23,27,39,55,71],subvers:27,succe:[5,21],succeed:2,succes:16,success:[2,5,6,10,13,19,20,78,81],successfulli:16,suffic:5,suggest:80,superset:78,superstructur:21,supervisor:[10,11,12,21,24],supervisor_host_id:24,supervisori:24,suppli:[28,43,60,77,78],support:[0,2,5,11,12,13,14,17,19,20,21,22,23,27,76,78,80,81],suppress:[12,27],sure:[8,12,13,22,23,74],suspend:13,swrev:20,swrv:20,symmetr:[0,75],synchron:11,syntax:20,sysfw:[0,13,18,20,23,74,78,79,82],sysfw_boardcfg_rul:23,sysfw_boardcfg_valid:23,sysfw_boot_seq:20,sysfw_hs_boardcfg:20,sysfw_image_integr:20,sysfw_image_load:20,sysfw_vers:27,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,81,82],sz0:27,sz1:27,sz2:27,sz3:27,tabl:[2,8,11,12,20,21,22,23,28,31,34,43,47,50,60,63,66,78,80],taddr:10,tag:[12,27],take:[0,10,11,18,21,23,27,30,31,33,36,37,38,45,47,49,52,53,54,62,63,65,68,69,70,74,76,77],taken:[2,22],target:[5,9,17,19,20,27,78,81],target_err:[33,49],target_freq_hz:5,task:[11,21],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm_rstbase:13,tcu_cmd_sync_ns_intr:65,tcu_cmd_sync_s_intr:65,tcu_event_q_ns_intr:65,tcu_event_q_s_intr:65,tcu_global_ns_intr:65,tcu_global_s_intr:65,tcu_ras_intr:65,tdtype:12,te_init:13,teardown:[12,27],technic:[6,13,77],technolog:20,term:74,termin:[5,23],test_image_enc_iv:20,test_image_enc_r:20,test_image_key_derive_index:20,test_image_key_derive_salt:20,test_image_length:20,test_image_sha512:20,tester:75,texa:[0,4,20,82],text:[21,23],than:[5,10,11,12,23,74],thei:[2,5,11,12,18,23,27,76,77,78],them:[27,28,30,43,45,60,62],themselv:13,theorit:19,therefor:[10,11,21,23,76],therm_lvl_gt_th1_intr:65,therm_lvl_gt_th2_intr:65,therm_lvl_lt_th0_intr:65,thi:[0,2,3,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,80,81],thing:[32,48,64],those:3,though:[24,32,48,64,74],thrd_id:10,thread:[2,18,23,24,27],three:16,threshold:[11,27,41,57,72],through:[2,8,10,11,12,17,18,19,22,23,24,75,76,77,80],throughout:27,throughput:75,thu:[8,21,23],thumb:13,ti_bcfg_info:20,ti_enc_info:20,ti_load_info:20,tied:[17,76],till:22,time:[6,8,10,11,12,13,15,18,19,22,23,24,31,47,63,74,75,76],timedout:13,timeout:[12,13,27],timer_pwm:65,tisci:[0,19,20,27,28,29,30,31,33,36,37,38,43,44,45,47,49,52,53,54,60,61,62,63,65,68,69,70,76,77,81],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],tisci_msg_:2,tisci_msg_board_config:[21,23,27,74],tisci_msg_board_config_pm:[21,22,74],tisci_msg_board_config_pm_handl:22,tisci_msg_board_config_pm_req:22,tisci_msg_board_config_pm_resp:22,tisci_msg_board_config_req:21,tisci_msg_board_config_resp:21,tisci_msg_board_config_rm:[23,74],tisci_msg_board_config_rm_handl:23,tisci_msg_board_config_rm_req:23,tisci_msg_board_config_rm_resp:23,tisci_msg_board_config_secur:[24,74,78],tisci_msg_board_config_security_req:24,tisci_msg_board_config_security_resp:24,tisci_msg_boot_notification_req:3,tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[77,80],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:22,tisci_msg_get_clock_par:22,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:22,tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:22,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:77,tisci_msg_get_num_clock_par:22,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:76,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid_req:17,tisci_msg_get_soc_uid_resp:17,tisci_msg_lock_otp_row:76,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwls_req:17,tisci_msg_open_debug_fwls_resp:17,tisci_msg_pm_board_config_pm:22,tisci_msg_proc_auth_boot:81,tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_query_freq:[22,34,50,66],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_otp_mmr:76,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_receiv:27,tisci_msg_rm_board_config_rm:23,tisci_msg_rm_get_resource_rang:23,tisci_msg_rm_get_resource_range_req:23,tisci_msg_rm_get_resource_range_resp:23,tisci_msg_rm_irq_releas:23,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:23,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:23,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[23,80],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:23,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:23,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[23,80],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:23,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:23,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:23,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[30,45,62],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:23,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:23,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:23,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:23,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_auth_res_acquir:80,tisci_msg_sa2ul_auth_res_acquire_req:18,tisci_msg_sa2ul_auth_res_acquire_resp:18,tisci_msg_sa2ul_auth_res_releas:80,tisci_msg_sa2ul_auth_res_release_req:18,tisci_msg_sa2ul_auth_res_release_resp:18,tisci_msg_sa2ul_get_dkek:75,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:75,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:75,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sender_host_id:27,tisci_msg_set_clock:22,tisci_msg_set_clock_par:22,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:22,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:22,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[22,34,50,66],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[77,80],tisci_msg_soft_lock_otp_write_glob:76,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:22,tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:23,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_otp_row:76,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:78,togeth:12,toler:[5,21],tool:23,top:[13,24],topic:[0,82],total:[11,13,14,23,46,75,80],trace:[0,8,21,77,82],trace_data_vers:27,trace_dst:21,trace_dst_en:21,trace_dst_itm:21,trace_dst_mem:21,trace_dst_uart0:21,trace_src:21,trace_src_bas:21,trace_src_en:21,trace_src_pm:21,trace_src_rm:21,trace_src_sec:21,trace_src_supr:21,trace_src_us:21,track:[2,74],tradit:0,transact:[19,75,77],transfer:[2,12,16,77],transit:[6,18,27,80],translat:8,transmit:[2,10,27,33,49,65],transmitt:2,travers:77,treatment:12,tree:[22,24],tremend:0,tri:13,tricki:75,trigger:[8,18,33,49,65],tripl:21,trivial:13,trm:[12,13,16,31,47,63,77,80],trng:80,trust:[0,2,17,19,21,76,78,80],tune:24,turn:[6,27],tweak:[22,34,50,66],two:[2,13,19,21,23,74,76,77,78,80],tx_atyp:12,tx_burst_siz:12,tx_chan:[30,45,62],tx_chan_typ:12,tx_credit_count:12,tx_echan:[30,45,62],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[30,45,62],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:62,txcq_qnum:12,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,27,30,37,38,45,53,54,59,62,69,70,74,78],typic:[5,6,7,11,13,32,48,64,74,80],u16:[2,3,8,9,10,11,12,16,20,21,22,23,24],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,20,21,22,23,24,27],u64:[5,17,20],uart0:21,uart:[22,27,74],udma:[0,33,49,65,77],udma_ch_atyp:27,udma_ch_burst_s:27,udma_ch_cq_qnum:27,udma_ch_fetch_s:27,udma_ch_orderid:27,udma_ch_pause_on_err:27,udma_ch_prior:27,udma_ch_qo:27,udma_ch_sched_prior:27,udma_ch_thread_id:27,udma_ch_typ:27,udma_flow_desc_typ:27,udma_flow_dest_tag_sel:27,udma_flow_rx_dest_qnum:27,udma_flow_rx_einfo_pres:27,udma_flow_rx_error_handl:27,udma_flow_rx_fdq0_sz0_qnum:27,udma_flow_rx_fdq0_sz1_qnum:27,udma_flow_rx_fdq0_sz2_qnum:27,udma_flow_rx_fdq0_sz3_qnum:27,udma_flow_rx_fdq1_qnum:27,udma_flow_rx_fdq2_qnum:27,udma_flow_rx_fdq3_qnum:27,udma_flow_rx_ps_loc:27,udma_flow_rx_psinfo_pres:27,udma_flow_rx_size_thresh_en:27,udma_flow_rx_sop_offset:27,udma_flow_src_tag_sel:27,udma_rx_ch_flow_id_count:27,udma_rx_ch_flow_id_start:27,udma_rx_ch_ignore_long:27,udma_rx_ch_ignore_short:27,udma_tx_ch_credit_count:27,udma_tx_ch_fdepth:27,udma_tx_ch_filt_einfo:27,udma_tx_ch_filt_psword:27,udma_tx_ch_supr_tdpkt:27,udma_tx_ch_tdtyp:27,udma_utc_ctrl:23,udmap0_cfgstrm_tx:[37,53,69],udmap0_rx:[37,53],udmap0_trstrm_tx:[37,53,69],udmap0_tx:[37,53],udmap:[2,4,8,10,11,23,27],udmap_flow_cfg:27,udmap_flow_get_cfg:27,udmap_flow_sz_cfg:27,udmap_flow_sz_get_cfg:27,udmap_gcfg_cfg:[12,27],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:27,udmap_init:27,udmap_oes_get:27,udmap_oes_set:27,udmap_rx:[37,38,53,54,70],udmap_rx_ch_cfg:27,udmap_rx_ch_get_cfg:27,udmap_rx_ch_set_thrd_id:27,udmap_rx_h:[38,54,70],udmap_rx_uh:70,udmap_tx:[37,38,53,54,70],udmap_tx_ch_cfg:27,udmap_tx_ch_get_cfg:27,udmap_tx_ch_set_thrd_id:27,udmap_tx_ext:[38,54,70],udmap_tx_h:[38,54,70],udmap_tx_uh:70,ufs_intr:65,uid:20,uid_len_word:17,uint32_t:5,unawar:2,undefin:[23,77],under:[2,22,23,77],underli:[5,76,77],understand:[2,3,24,74],understood:[34,50,66],unifi:0,unintent:80,uniqu:[0,17,19,20,21,22,23,27,31,39,47,55,63,71,75],unit:[0,12,21],unknown:12,unless:5,unlock:[0,17,19,20,22],unmap:[8,27],unnecessari:80,unown:80,unpair:[18,27,80],unprivileg:77,unrel:77,unsign:[21,23,78],unsuccess:19,until:[3,13,19,22,23,24,27,75,76,78,81],unus:[5,9,10,16,23,24,27],updat:[18,22,23,78,80],upfront:74,upon:[23,24,74],upper:[11,20,27],upto:13,url:23,usag:[2,14,16,27,75,80],usart_irq:[33,49,65],use:[2,3,6,9,10,11,12,13,20,21,23,24,27,30,32,33,36,37,38,42,45,48,49,52,53,54,58,62,64,65,68,69,70,73,74,75,76,77,78,80],use_dkek:75,useabl:[32,48],usecas:[3,5,13,20,21,22,34,50,66,81],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,22,23,24,27,28,32,33,36,37,38,42,43,48,49,52,53,54,58,60,64,65,68,69,70,73,74,75,76,78,80,81],useful:27,user:[0,2,5,7,12,13,20,21,22,23,27,28,29,31,34,43,44,47,50,60,61,63,66,74,75],uses:[2,3,8,20,75],using:[0,10,12,13,16,17,19,21,22,23,27,30,45,62,74,75,76,77,78,80,81],usual:[2,5],utc:27,utc_chan_start:12,util:[0,8,10,27,42,58,73],v3_ca:20,valid:[2,3,5,10,13,20,21,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74],valid_param:[8,9,10,11,12,27],valid_param_hi:27,valid_param_lo:27,valu:[2,3,5,7,8,9,10,11,12,13,14,15,19,20,21,22,23,24,27,30,33,34,36,37,38,42,45,46,49,50,52,53,54,58,62,65,66,68,69,70,73,75,76,77,80,81],vari:[6,13,23,74,76,80],variabl:23,variant:20,variat:0,variou:[0,2,5,6,13,19,20,24,27,74,77,78,80,81],vector:[13,20,78,81],veri:[5,13],verifi:[2,10,12,19,20,22,23,78,80,81],version:[3,5,20,21,23,24,27,78],via:[0,2,3,5,8,9,10,11,12,13,14,17,19,21,23,24,28,29,43,44,60,61,77],video:66,view:[0,5,6],vint:[8,33,49,65],vint_status_bit_index:8,virt:[11,27],virtid:11,virtual:[0,8,23,27,32,48,64],vision:66,voltag:74,wai:[2,20,27,75,78],wait:[19,27],wake:6,wake_arm:27,wake_handl:27,wakeup:[13,27,42,58,73],wakeupss:21,want:7,warm:[7,76],warn:[2,13],well:[2,5,11,19,21,22,23,24,27,78],wfe:13,wfi:13,what:[5,8,10,21,23,34,50,66,74],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,19,20,21,23,24,27,34,50,66,74,75,77,78,81],whenev:23,where:[5,8,9,11,12,19,20,22,23,31,47,63,74,75,80,81],wherev:75,whether:[2,9,11,12,20,23,24],which:[0,2,5,6,8,10,11,12,13,18,20,21,22,23,24,27,28,32,34,41,43,48,50,57,60,64,66,72,74,75,76,80],who:[11,12,18,23,24,75],whole:[22,23],whose:[10,23],wide:[5,7,11,22,24,27],wider:74,width:[10,76],wildcard:24,within:[5,6,8,9,10,11,12,13,19,23,24,27,30,33,36,38,45,49,52,54,62,65,68,70],without:[2,80],wkup:22,word:[10,12,17,19,23,27,77],work:[12,23,76],workaround:[0,11],worst:13,would:[5,13,21,22,23,28,43,60,80],wrap:[2,11],writabl:77,write:[2,3,9,11,12,13,19,24,27,31,41,47,57,63,72,75,80],write_host:[24,76],writeback:[21,23],writer:76,written:[10,11,15,19,27,75,76],www:20,x509:[4,13,17,19,78,81],x509_extens:20,xmit_intr_pend:[33,49,65],xyz:[28,43,60],yes:13,yet:[5,8,19,20],you:[2,74],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,19,20,22,23,78,81]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","Runtime Debug TISCI Description","SA2UL Resource Management","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","TISCI User Guide"],titleterms:{"default":[34,50,66],"function":21,"static":23,Are:77,IDs:[27,29,30,32,33,35,36,37,38,42,44,45,48,49,51,52,53,54,58,61,62,64,65,67,68,69,70,73],Used:[5,6],Using:[75,76],a72ss0:60,a72ss0_core0:60,a72ss0_core1:60,aasrc0:60,abi:21,acceler:[11,23,38,54,70],access:[13,24,42,58,73,80],action:27,after:[22,23],aggreg:[33,49,65],all:[74,77],alloc:[41,57,72],am65x:[46,59],am65x_sr2:[30,33,36,37,38,39],am6:[28,29,31,32,34,35,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58],ani:77,api:[3,5,6,7,13,14,15,16,17,18,21,22,23,24,76],approach:75,arm:13,armv8:13,arrai:24,assign:[23,39,55,71],atl0:60,authent:13,avail:80,background:[16,77],base:[23,31,33,47,49,63,65],baseport:27,between:77,binari:81,board0:[28,43,60],board:[20,21,22,23,24,25,39,55,71,78],boardcfg:21,boardcfg_control:21,boardcfg_dbg_cfg:21,boardcfg_dbg_dst_port:21,boardcfg_dbg_src:21,boardcfg_host_hierarchi:24,boardcfg_msmc:21,boardcfg_pm:22,boardcfg_proc:24,boardcfg_rm:23,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_entri:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_entri:23,boardcfg_sa2ul_config:24,boardcfg_secproxi:21,book:13,boot:[13,20,78,81],buffer:27,c66ss0_core0:60,c66ss0_introuter0:[60,65],c66ss0_pbist0:60,c66ss1_core0:60,c66ss1_introuter0:[60,65],c66ss1_pbist0:60,c6x:13,c71ss0:60,c71ss0_mma:60,c71x_0_pbist_vd:60,c7x:13,cal0:[28,43],calcul:2,can:77,caveat:75,cbass0:[28,43],cbass_debug0:[28,43],cbass_fw0:[28,43],cbass_infra0:[28,43],ccdebugss0:[28,43],central:0,certif:[20,78],chang:16,channel:[12,30,31,45,47,62,63],chapter:[1,4,25,26,59,79],check:2,clock:[2,5,22,28,43,60],cmpevent_intrtr0:[28,33,43,49,60,65],command:19,commun:2,compar:75,comparison:75,compat:5,compil:21,compute_cluster0_cfg_wrap:60,compute_cluster0_clec:60,compute_cluster0_core_cor:60,compute_cluster0_ddr32ss_emif0_ew:60,compute_cluster0_debug_wrap:60,compute_cluster0_dmsc_wrap:60,compute_cluster0_en_msmc_domain:60,compute_cluster0_gic500ss:60,compute_cluster0_pbist_wrap:60,compute_cluster_a53_0:[28,43],compute_cluster_a53_1:[28,43],compute_cluster_a53_2:[28,43],compute_cluster_a53_3:[28,43],compute_cluster_cpac0:[28,43],compute_cluster_cpac1:[28,43],compute_cluster_cpac_pbist0:[28,43],compute_cluster_cpac_pbist1:[28,43],compute_cluster_j7es_tb_vdc_main_0:60,compute_cluster_msmc0:[28,43],compute_cluster_pbist0:[28,43],config:[21,22,23,24],configur:[5,6,9,10,11,12,13,16,18,20,21,22,23,24,25,27,39,55,71,76,77,78],consol:21,control:[2,5,6,13],core:[22,23,78],cpsw0:60,cpt2_aggr0:[28,43,60],cpt2_aggr1:60,cpt2_aggr2:60,cpt2_probe_vbusm_main_cal0_0:[28,43],cpt2_probe_vbusm_main_dss_2:[28,43],cpt2_probe_vbusm_main_navddrhi_5:[28,43],cpt2_probe_vbusm_main_navddrlo_6:[28,43],cpt2_probe_vbusm_main_navsramhi_3:[28,43],cpt2_probe_vbusm_main_navsramlo_4:[28,43],cpt2_probe_vbusm_mcu_export_slv_0:[28,43],cpt2_probe_vbusm_mcu_fss_s0_2:[28,43],cpt2_probe_vbusm_mcu_fss_s1_3:[28,43],cpt2_probe_vbusm_mcu_sram_slv_1:[28,43],csi_psilss0:60,csi_rx_if0:60,csi_rx_if1:60,csi_tx_if0:60,ctrl_mmr0:[28,43],data:[3,5,6,7,10,19,21,22,23,24,26,27],dcc0:[28,43,60],dcc10:60,dcc11:60,dcc12:60,dcc1:[28,43,60],dcc2:[28,43,60],dcc3:[28,43,60],dcc4:[28,43,60],dcc5:[28,43,60],dcc6:[28,43,60],dcc7:[28,43,60],dcc8:60,dcc9:60,ddr0:60,ddrss0:[28,43],debug:[17,20,21,27,77],debugss0:[28,43],debugss_wrap0:[28,43,60],debugsuspendrtr0:[28,43],decoder0:60,definit:[13,74],deleg:12,deriv:[14,24,75],descript:[8,9,10,11,12,13,14,15,16,17,18,29,30,31,32,33,35,36,37,38,39,41,42,44,45,47,48,49,51,52,53,54,55,57,58,61,62,63,64,65,67,68,69,70,71,72,73],design:[21,23],destin:[33,37,49,53,65,69],detail:[21,23],develop:78,devgrp:[42,58,73,74],devic:[0,2,6,22,23,28,29,30,33,34,36,37,38,42,43,44,45,49,50,52,53,54,58,60,61,62,65,66,68,69,70,73,74,75,76,78,81],dftss0:[28,43],directli:77,dkek:[14,75],dma:[23,30,45,62],dmpac0_sde_0:60,dmpac_top_main_0:60,dmsc:[22,77],dmsc_wkup_0:60,document:[3,4,5,6,7,20,59],domain:27,dphy_rx0:60,dphy_rx1:60,dphy_tx0:60,dsp:13,dss0:[28,43,60],dss_dsi0:60,dss_edp0:60,dummy_ip_lpsc_debug2dmsc_vd:[28,43],dummy_ip_lpsc_dmsc_vd:[28,43],dummy_ip_lpsc_emif_data_vd:[28,43],dummy_ip_lpsc_main2mcu_vd:[28,43],dummy_ip_lpsc_mcu2main_infra_vd:[28,43],dummy_ip_lpsc_mcu2main_vd:[28,43],dummy_ip_lpsc_mcu2wkup_vd:[28,43],dummy_ip_lpsc_wkup2main_infra_vd:[28,43],dummy_ip_lpsc_wkup2mcu_vd:[28,43],dure:[19,78],ecap0:[28,43,60],ecap1:60,ecap2:60,ecc_aggr0:[28,43],ecc_aggr1:[28,43],ecc_aggr2:[28,43],efuse0:[28,43],ehrpwm0:[28,43,60],ehrpwm1:[28,43,60],ehrpwm2:[28,43,60],ehrpwm3:[28,43,60],ehrpwm4:[28,43,60],ehrpwm5:[28,43,60],elig:2,elm0:[28,43,60],emif_data_0_vd:60,enabl:74,encoder0:60,encrypt:[20,78,81],entiti:2,entri:24,enumer:[21,24,29,32,35,41,42,44,48,51,57,58,61,64,67,72,73],eqep0:[28,43,60],eqep1:[28,43,60],eqep2:[28,43,60],esm0:[28,43,60],event:[33,49,65],exampl:[5,13],extend:[15,24,46,76],extens:20,famili:59,faq:77,field:[9,11,12,20],firewal:[16,17,31,47,63,77],firmwar:[20,21,24,78,80],flag:[2,13],flow:[12,30,45,62],foreground:77,format:[27,78],foundat:[0,2],frequenc:5,fss_mcu_0:[28,60],further:0,gener:[2,3,4,13],get:[13,14,15,16,17,19,23],gic0:[28,43],global:[12,15,33,49,65],goal:21,gpio0:[28,43,60],gpio1:[28,43,60],gpio2:60,gpio3:60,gpio4:60,gpio5:60,gpio6:60,gpio7:60,gpiomux_intrtr0:[28,33,43,49,60,65],gpmc0:[28,43,60],gpu0:[28,43],gpu0_dft_pbist_0:60,gpu0_gpu_0:60,gpu0_gpucore_0:60,group:[22,23,42,58,73,74],gs80prg_mcu_wrap_wkup_0:[28,43],gs80prg_soc_wrap_wkup_0:[28,43],gtc0:[28,43,60],guid:[79,82],handov:13,hardwar:76,header:[2,21],hierarchi:24,high:23,host:[24,32,48,64,77],how:77,i2c0:[28,43,60],i2c1:[28,43,60],i2c2:[28,43,60],i2c3:[28,43,60],i2c4:60,i2c5:60,i2c6:60,i3c0:60,icemelter_wkup_0:[28,43],identifi:[28,43,60],ids:[31,47,63],imag:[13,20],includ:78,increment:74,index:5,indic:[30,36,38,45,52,54,62,68,70],inform:[16,46,78],init:[22,23],initi:[16,18,22,23,74],input:[33,49,65],instrument:2,integr:[2,20],interfac:[2,19],interpret:26,interrupt:[23,33,49,65],introduct:[0,1,5,6,8,9,10,11,12,13,17,18,19,20,22,23,29,30,31,32,33,35,36,37,38,39,40,41,42,44,45,46,47,48,49,51,52,53,54,55,56,57,58,61,62,63,64,65,67,68,69,70,71,72,73,74,80],irq:[8,23],issu:77,j721e:[59,60,61,62,63,64,65,66,67,68,69,70,71,72,73],j7_lascar_gpu_wrap_main_0:60,jtag:19,k3_arm_atb_funnel_3_32_mcu_0:[28,43],k3_c66_corepac_main_0:60,k3_c66_corepac_main_1:60,k3_led_main_0:[28,43],keep:13,kei:75,kek:[14,24,75],keystor:[40,56],know:77,larg:5,layer:27,led0:60,level:23,list:[24,28,31,43,47,60,63],load:20,locat:27,lock:15,macro:[5,6],magic:21,main2mcu_lvl_intrtr0:[28,33,43,49,60,65],main2mcu_pls_intrtr0:[28,33,43,49,60,65],main2wkupmcu_vd:60,main:[42,58,73],main_sec_proxy0:[41,57],manag:[0,2,4,5,8,9,10,11,12,13,18,22,23,24,27,33,49,65,77],mcan0:60,mcan10:60,mcan11:60,mcan12:60,mcan13:60,mcan1:60,mcan2:60,mcan3:60,mcan4:60,mcan5:60,mcan6:60,mcan7:60,mcan8:60,mcan9:60,mcasp0:[28,43,60],mcasp10:60,mcasp11:60,mcasp1:[28,43,60],mcasp2:[28,43,60],mcasp3:60,mcasp4:60,mcasp5:60,mcasp6:60,mcasp7:60,mcasp8:60,mcasp9:60,mcspi0:[28,43,60],mcspi1:[28,43,60],mcspi2:[28,43,60],mcspi3:[28,43,60],mcspi4:[28,43,60],mcspi5:60,mcspi6:60,mcspi7:60,mcu_adc0:[28,43,60],mcu_adc1:[28,43,60],mcu_armss0:[28,43],mcu_armss0_cpu0:[28,43],mcu_armss0_cpu1:[28,43],mcu_cbass0:[28,43],mcu_cbass_debug0:[28,43],mcu_cbass_fw0:[28,43],mcu_cpsw0:[28,43,60],mcu_cpt2_aggr0:[28,43,60],mcu_ctrl_mmr0:[28,43],mcu_dcc0:[28,43,60],mcu_dcc1:[28,43,60],mcu_dcc2:[28,43,60],mcu_debugss0:[28,43],mcu_ecc_aggr0:[28,43],mcu_ecc_aggr1:[28,43],mcu_efuse0:[28,43],mcu_esm0:[28,43,60],mcu_fss0_fsas_0:[28,43,60],mcu_fss0_hyperbus0:[28,43],mcu_fss0_hyperbus1p0_0:60,mcu_fss0_ospi_0:[28,43,60],mcu_fss0_ospi_1:[28,43,60],mcu_i2c0:[28,43,60],mcu_i2c1:60,mcu_i3c0:60,mcu_i3c1:60,mcu_mcan0:[28,43,60],mcu_mcan1:[28,43,60],mcu_mcspi0:[28,43,60],mcu_mcspi1:[28,43,60],mcu_mcspi2:[28,43,60],mcu_msram0:[28,43],mcu_navss0:[28,43],mcu_navss0_intaggr_0:[60,65],mcu_navss0_intr_aggr_0:[28,33,43,49],mcu_navss0_intr_router_0:[28,33,43,49,60,65],mcu_navss0_mcrc0:[28,43],mcu_navss0_mcrc_0:60,mcu_navss0_modss:60,mcu_navss0_proxy0:[28,43],mcu_navss0_proxy_0:60,mcu_navss0_ringacc0:[28,43],mcu_navss0_ringacc_0:60,mcu_navss0_sec_proxy_0:72,mcu_navss0_udmap0:[28,43],mcu_navss0_udmap_0:60,mcu_navss0_udmass:60,mcu_pbist0:[28,43,60],mcu_pbist1:60,mcu_pdma0:[28,43],mcu_pdma1:[28,43],mcu_pll_mmr0:[28,43],mcu_psram0:[28,43],mcu_r5fss0_core0:60,mcu_r5fss0_core1:60,mcu_rom0:[28,43],mcu_rti0:[28,43,60],mcu_rti1:[28,43,60],mcu_sa2_ul0:60,mcu_sec_mmr0:[28,43],mcu_sec_proxy0:[41,57],mcu_timer0:[28,43,60],mcu_timer1:[28,43,60],mcu_timer2:[28,43,60],mcu_timer3:[28,43,60],mcu_timer4:60,mcu_timer5:60,mcu_timer6:60,mcu_timer7:60,mcu_timer8:60,mcu_timer9:60,mcu_uart0:[28,43,60],mcu_wakeup:[42,58,73],memori:27,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,21,22,23,24,78],method:75,mlb0:60,mmcsd0:[28,43,60],mmcsd1:[28,43,60],mmcsd2:60,mmr:15,model:74,monitor:11,msmc:3,multiplex:5,mux:5,mx_efuse_main_chain_main_0:[28,43],mx_efuse_mcu_chain_mcu_0:[28,43],mx_wakeup_reset_sync_wkup_0:[28,43],navss0:[28,43],navss0_cpts0:[28,43],navss0_cpts_0:60,navss0_dti_0:60,navss0_intr_router_0:[28,33,43,49,60,65],navss0_mailbox0_cluster0:[28,43],navss0_mailbox0_cluster10:[28,43],navss0_mailbox0_cluster11:[28,43],navss0_mailbox0_cluster1:[28,43],navss0_mailbox0_cluster2:[28,43],navss0_mailbox0_cluster3:[28,43],navss0_mailbox0_cluster4:[28,43],navss0_mailbox0_cluster5:[28,43],navss0_mailbox0_cluster6:[28,43],navss0_mailbox0_cluster7:[28,43],navss0_mailbox0_cluster8:[28,43],navss0_mailbox0_cluster9:[28,43],navss0_mailbox_0:60,navss0_mailbox_10:60,navss0_mailbox_11:60,navss0_mailbox_1:60,navss0_mailbox_2:60,navss0_mailbox_3:60,navss0_mailbox_4:60,navss0_mailbox_5:60,navss0_mailbox_6:60,navss0_mailbox_7:60,navss0_mailbox_8:60,navss0_mailbox_9:60,navss0_mcrc0:[28,43],navss0_mcrc_0:60,navss0_modss:60,navss0_modss_inta0:[28,33,43,49],navss0_modss_inta1:[28,33,43,49],navss0_modss_intaggr_0:[60,65],navss0_modss_intaggr_1:[60,65],navss0_proxy0:[28,43],navss0_proxy_0:60,navss0_pvu0:[28,43],navss0_pvu1:[28,43],navss0_ringacc0:[28,43],navss0_ringacc_0:60,navss0_sec_proxy_0:72,navss0_spinlock_0:60,navss0_tbu_0:60,navss0_tcu_0:60,navss0_timer_mgr0:[28,43],navss0_timer_mgr1:[28,43],navss0_timermgr_0:60,navss0_timermgr_1:60,navss0_udmap0:[28,43],navss0_udmap_0:60,navss0_udmass:60,navss0_udmass_inta0:[28,33,43,49],navss0_udmass_intaggr_0:[60,65],navss0_virtss:60,navss512l_main_0:60,navss_mcu_j7_mcu_0:60,non:2,note:14,number:21,object:[3,5,6,7],oldi_tx_core_main_0:[28,43],open:[17,19],optim:78,option:27,osal:[22,23],otp:[15,24,46,76],outer:78,output:[33,49,65],outsid:80,overlap:77,overview:27,owner:16,ownership:77,pair:10,paramet:[8,9,10,11,12,46],part:23,path:2,payload:78,pbist0:[28,43,60],pbist10:60,pbist1:[28,43,60],pbist2:60,pbist3:60,pbist4:60,pbist5:60,pbist6:60,pbist7:60,pbist9:60,pcie0:[28,43,60],pcie1:[28,43,60],pcie2:60,pcie3:60,pdma0:[28,43],pdma1:[28,43],pdma_debug0:[28,43],per:[41,57,72],permiss:77,pka:80,pll:[34,50,66],pll_mmr0:[28,43],pllctrl0:[28,43],popul:20,power:[2,4,5,22,27],pre:23,primer:74,priv:[31,47,63,77],procedu:78,procedur:[11,78],process:23,processor:[13,24,35,51,67],program:[5,75,76,77],programm:77,protocol:19,proxi:[9,23,36,37,41,52,53,57,68,69,72],pru_icssg0:[28,43,60],pru_icssg1:[28,43,60],pru_icssg2:[28,43],psc0:[28,43,60],psi:[10,37,53,69],psil:[23,80],psramecc0:[28,43],pulsar_sl_main_0:60,pulsar_sl_main_1:60,pulsar_sl_mcu_0:60,queri:3,r5fss0_core0:60,r5fss0_core1:60,r5fss0_introuter0:[60,65],r5fss1_core0:60,r5fss1_core1:60,r5fss1_introuter0:[60,65],rang:23,read:[0,10,15,76],receiv:[12,19,22,23],refer:20,region:[16,31,47,63,77],regist:[10,77],relationship:77,releas:[8,13,14],request:[2,9,11,12,13],reserv:[],reset:[7,11],resourc:[2,4,8,9,10,11,12,18,23,27,39,55,71,77,80],respons:[2,8,9,11,12],revis:[20,21],ring:[11,23,38,54,70],rout:8,router:[33,49,65],row:[15,24],rti0:[28,43,60],rti15:60,rti16:60,rti1:[28,43,60],rti24:60,rti25:60,rti28:60,rti29:60,rti2:[28,43],rti30:60,rti31:60,rti3:[28,43],runtim:[17,40,56],sa2_ul0:[28,43,60],sa2ul:[18,75,80],same:77,sampl:20,sci:23,secur:[0,2,4,19,20,24,27,41,57,72,78,81],sequenc:13,serdes0:[28,43],serdes1:[28,43],serdes_10g0:60,serdes_16g0:60,serdes_16g1:60,serdes_16g2:60,serdes_16g3:60,set:[8,13,14,16],share:80,sign:[78,81],size:[12,40,56],soc:[17,28,43,59,60],soft:15,softwar:20,sourc:[33,37,49,53,65,69],specif:[13,59],specifi:77,sr1:59,sr2:59,statu:[13,15],stm0:[28,43,60],structur:[3,5,6,7,10,21,22,23,24],sub:27,substructur:[21,24],subsystem:[22,23],suppli:75,support:77,sysfw:80,system:[2,7,20,21,24,78,80],templat:20,texa:2,thi:[5,6],thread:[10,37,41,53,57,69,72,80],threshold:12,time:[21,78],timeout:19,timer0:[28,43,60],timer10:[28,43,60],timer11:[28,43,60],timer12:60,timer13:60,timer14:60,timer15:60,timer16:60,timer17:60,timer18:60,timer19:60,timer1:[28,43,60],timer2:[28,43,60],timer3:[28,43,60],timer4:[28,43,60],timer5:[28,43,60],timer6:[28,43,60],timer7:[28,43,60],timer8:[28,43,60],timer9:[28,43,60],timesync_intrtr0:[28,33,43,49,60,65],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,75,78,82],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:17,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_otp_mmr:15,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_auth_res_acquir:18,tisci_msg_sa2ul_auth_res_releas:18,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_otp_row:15,topic:79,trace:[26,27],transfer:19,transmit:[12,19],transport:2,two:75,type:[39,55,71],uart0:[28,43,60],uart1:[28,43,60],uart2:[28,43,60],uart3:60,uart4:60,uart5:60,uart6:60,uart7:60,uart8:60,uart9:60,udmap:12,ufs0:60,uid:[17,19],unencrypt:81,unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,18,21,22,23,24,74],usb0:60,usb1:60,usb3ss0:[28,43],usb3ss1:[28,43],user:[77,79,82],valid:[8,9,11,12,22,23],valu:74,vdc_data_vbusm_32b_ref_mcu2wkup:[28,43],vdc_data_vbusm_32b_ref_wkup2mcu:[28,43],vdc_data_vbusm_64b_ref_main2mcu:[28,43],vdc_data_vbusm_64b_ref_mcu2main:[28,43],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[28,43],vdc_infra_vbusp_32b_ref_mcu2main_infra:[28,43],vdc_infra_vbusp_32b_ref_wkup2main_infra:[28,43],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[28,43],vdc_nav_psil_128b_ref_main2mcu:[28,43],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[28,43],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[28,43],via:75,virtual:[33,49,65],vpac_top_main_0:60,vpfe0:60,wait:13,what:77,which:77,wise:[28,43,60],without:5,wkup_cbass0:[28,43],wkup_cbass_fw0:[28,43],wkup_ctrl_mmr0:[28,43],wkup_ddpa0:60,wkup_dmsc0:[28,43],wkup_dmsc0_cortex_m3_0:[28,43],wkup_ecc_aggr0:[28,43],wkup_esm0:[28,43,60],wkup_gpio0:[28,43,60],wkup_gpio1:60,wkup_gpiomux_intrtr0:[28,33,43,49,60,65],wkup_i2c0:[28,43,60],wkup_pllctrl0:[28,43],wkup_porz_sync0:60,wkup_psc0:[28,43,60],wkup_uart0:[28,43,60],wkup_vtm0:[28,43,60],wkupmcu2main_vd:60,write:[10,15,76,77],x509:20}})