<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Basic V2LVS Usage" />
<meta name="abstract" content="An interactive V2LVS Tcl shell session is a good way to understand basic V2LVS usage and to develop scripts." />
<meta name="description" content="An interactive V2LVS Tcl shell session is a good way to understand basic V2LVS usage and to develop scripts." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idc45637c2-486d-4ed3-bfae-bb7d7ecb2de9" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Basic V2LVS Usage</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Basic V2LVS Usage" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idc45637c2-486d-4ed3-bfae-bb7d7ecb2de9">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Basic
V2LVS Usage</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">An interactive
V2LVS Tcl shell session is a good way to understand basic V2LVS
usage and to develop scripts.</span>
</div>
<p class="p">Here is a Verilog input file <span class="ph filepath">design.v</span>.</p>
<div class="fig fignone ExampleTitle" id="idc45637c2-486d-4ed3-bfae-bb7d7ecb2de9__id62279f57-4c24-409f-8409-38011bdcf78e"><span class="figcap"><span class="fig--title-label">Example 1. </span>Basic
V2LVS Usage</span><pre class="pre codeblock leveled"><code>/////////////////////// Verilog file /////////////////////// 
module B (.P11(P1), .Q11({Q1,Q3}), .R11({R1, R1, Q4}), .P12(P1)); 
  input P1; 
  output Q1, R1; 
  output [0:1] Q3, Q4; 
endmodule 

module A ( P, Q, R ); 
  input P; 
  output [0:2] Q, R; 
  wire [0:2]S; 
  B Binst( P, Q, R, S ); 
endmodule 
/////////////////// End of Verilog file /////////////////// </code></pre></div>
<p class="p">The first command in the following sequence
starts the Tcl shell. The subsequent commands load the Verilog design,
set the warning level, the Verilog version, get the modules under
cell A, and write the translated output.</p>
<pre class="pre codeblock leveled"><code>% v2lvs -tcl 
... 
% <a class="xref fm:HeadingOnly" href="Command_V2lvssetWarningLevel_idbaea0042.html#idbaea0042-43f6-4e2d-8211-8461a093426a__Command_V2lvssetWarningLevel_idbaea0042.xml#idbaea0042-43f6-4e2d-8211-8461a093426a" title="Specifies the verbosity of warning messages issued by the tool.">v2lvs::set_warning_level</a> -level 1 
% <a class="xref fm:HeadingOnly" href="Command_V2lvsverilogVersion_id3113c047.html#id3113c047-5d56-4bd2-b228-aec2048e50bc__Command_V2lvsverilogVersion_id3113c047.xml#id3113c047-5d56-4bd2-b228-aec2048e50bc" title="Specifies the Verilog version in use.">v2lvs::verilog_version</a> -version 2001 
% <a class="xref fm:HeadingOnly" href="Command_V2lvsloadVerilog_ida6b20476.html#ida6b20476-ba78-42f0-83a3-86b49eaac201__Command_V2lvsloadVerilog_ida6b20476.xml#ida6b20476-ba78-42f0-83a3-86b49eaac201" title="Specifies a Verilog structural netlist or library file.">v2lvs::load_verilog</a> -filename design.v 
% <a class="xref fm:HeadingOnly" href="Command_V2lvsfindModule_id071160ab.html#id071160ab-bb51-4957-8617-f748cb480871__Command_V2lvsfindModule_id071160ab.xml#id071160ab-bb51-4957-8617-f748cb480871" title="Creates a list of module names from the input Verilog netlist. When used without any optional argument sets, this command returns a list of all module names.">v2lvs::find_module</a> -under A 
Info: Creating Design Database ... 
B 
% <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> -filename A.out 
% exit </code></pre><p class="p">The <span class="ph filepath">A.out</span> file contains
this:</p>
<pre class="pre codeblock leveled"><code>*.BUSDELIMITER [

.SUBCKT B P1 Q1 Q3[0] Q3[1] R1 R1 Q4[0] Q4[1] P1
.ENDS

.SUBCKT A P Q[0] Q[1] Q[2] R[0] R[1] R[2]
XBinst P Q[0] Q[1] Q[2] 1000 R[0] R[1] R[2] S[2] B
.ENDS</code></pre><p class="p">You can put the Tcl commands into a script
and run it using this command line:</p>
<pre class="pre codeblock leveled"><code>% v2lvs -tcl &lt;script_name&gt;</code></pre><p class="p">Here is a basic script that reads in a Verilog
design and associated Verilog and SPICE library files:</p>
<pre class="pre codeblock leveled"><code>v2lvs::load_verilog -filename design.v 
v2lvs::load_verilog -filename lib.v -lib_mode 
<a class="xref fm:HeadingOnly" href="Command_V2lvsloadSpice_id23946bc3.html#id23946bc3-7234-45f6-a75a-18381ffa2564__Command_V2lvsloadSpice_id23946bc3.xml#id23946bc3-7234-45f6-a75a-18381ffa2564" title="Specifies a SPICE library file with translation mode for SPICE pins.">v2lvs::load_spice</a> -filename stdcells.sp -range_mode 
v2lvs::load_spice -filename memory.sp -range_mode 
v2lvs::load_spice -filename dac.sp -range_mode 
v2lvs::load_spice -filename pads.sp -range_mode 
<a class="xref fm:HeadingOnly" href="Command_V2lvssetIncludes_id50ba0115.html#id50ba0115-1ce0-4b94-89c6-b86add5e2af9__Command_V2lvssetIncludes_id50ba0115.xml#id50ba0115-1ce0-4b94-89c6-b86add5e2af9" title="Specifies a SPICE netlist to be referenced in a .INCLUDE statement in the output.">v2lvs::set_includes</a> -filename {stdcells.sp memory.sp dac.sp pads.sp} 
v2lvs::write_output -filename my_design.sp </code></pre><p class="p">This script reads in the Verilog design, includes
the SPICE library files in the output netlist, and writes pins using
range mode. There is another mode called pin mode that can also
be used depending on how the ports are arranged.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_V2lvsTclInterface_id273724ee.html" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools.">V2LVS Tcl Interface</a></div>
<div><a class="link" href="../topics/Contain_V2lvsUsedWithoutVerilogSpiceLibraryFiles_id6064f598.html" title="The information contained in the Verilog library file is not strictly necessary for mapping Verilog to SPICE. V2LVS implements a number of heuristic algorithms for mapping undeclared module instances to SPICE subcircuits.">V2LVS Used Without Verilog or SPICE Library Files</a></div>
<div><a class="link" href="../topics/Concept_RangeMode_id85f1d40e.html" title="The v2lvs::load_spice -range_mode option (command line: -lsr) causes the SPICE library file to be read for interface information. SPICE pins of the form p[n] are interpreted as Verilog port ranges. Contents of the subcircuits are ignored. Any .INCLUDE statements are processed. Multiple instances of commands using -range_mode are allowed.">Range Mode</a></div>
<div><a class="link" href="../topics/Concept_PinMode_id92654599.html" title="The v2lvs::load_spice -pin_mode option (command line: ‑lsp) causes the SPICE file to be read for interface information. Pins of the form p[n] are interpreted as individual Verilog ports. Contents of the subcircuits are ignored. Any .INCLUDE statements are processed. Multiple instances of commands using ‑pin_mode are allowed.">Pin Mode</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Basic V2LVS Usage"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_BasicV2lvsUsage_idc45637c2.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>