

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Tue Jul  9 15:58:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.620|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5661|  5661|  5661|  5661|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  5660|  5660|      1132|          -|          -|     5|    no    |
        | + Loop 1.1           |  1130|  1130|       226|          -|          -|     5|    no    |
        |  ++ pool2_1          |   224|   224|        14|          -|          -|    16|    no    |
        |   +++ pool2_1.1      |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ pool2_1.1.1  |     4|     4|         2|          -|          -|     2|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    117|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     25|    -|
|Register         |        -|      -|    108|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    108|    142|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln130_1_fu_339_p2   |     +    |      0|  0|   6|           4|           4|
    |add_ln130_fu_288_p2     |     +    |      0|  0|   6|           4|           4|
    |add_ln1494_1_fu_348_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln1494_2_fu_361_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_317_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln203_1_fu_229_p2   |     +    |      0|  0|   6|           6|           6|
    |add_ln203_2_fu_262_p2   |     +    |      0|  0|  10|          10|          10|
    |add_ln203_fu_199_p2     |     +    |      0|  0|   6|           6|           6|
    |i_fu_169_p2             |     +    |      0|  0|   4|           3|           1|
    |j_fu_211_p2             |     +    |      0|  0|   4|           3|           1|
    |k_fu_248_p2             |     +    |      0|  0|   7|           5|           1|
    |x_fu_282_p2             |     +    |      0|  0|   3|           2|           1|
    |y_fu_333_p2             |     +    |      0|  0|   3|           2|           1|
    |icmp_ln119_fu_163_p2    |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln121_fu_205_p2    |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln123_fu_242_p2    |   icmp   |      0|  0|   3|           5|           6|
    |icmp_ln126_fu_276_p2    |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln128_fu_327_p2    |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln1494_fu_371_p2   |   icmp   |      0|  0|   7|          16|          16|
    |select_ln130_fu_377_p3  |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 117|         105|         113|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   4|          8|    1|          8|
    |i_0_reg_83      |   3|          2|    3|          6|
    |j_0_reg_94      |   3|          2|    3|          6|
    |k_0_reg_105     |   3|          2|    5|         10|
    |p_07_1_reg_116  |   3|          2|   16|         32|
    |p_07_2_reg_140  |   3|          2|   16|         32|
    |x_0_reg_129     |   3|          2|    2|          4|
    |y_0_reg_152     |   3|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           |  25|         22|   48|        102|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln1494_reg_447    |   7|   0|    8|          1|
    |add_ln203_reg_398     |   6|   0|    6|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_reg_83            |   3|   0|    3|          0|
    |i_reg_388             |   3|   0|    3|          0|
    |j_0_reg_94            |   3|   0|    3|          0|
    |j_reg_406             |   3|   0|    3|          0|
    |k_0_reg_105           |   5|   0|    5|          0|
    |k_reg_424             |   5|   0|    5|          0|
    |out_V_addr_reg_434    |   9|   0|    9|          0|
    |p_07_1_reg_116        |  16|   0|   16|          0|
    |p_07_2_reg_140        |  16|   0|   16|          0|
    |shl_ln130_1_reg_411   |   3|   0|    4|          1|
    |shl_ln_reg_393        |   3|   0|    4|          1|
    |tmp_3_cast_reg_416    |   6|   0|   10|          4|
    |x_0_reg_129           |   2|   0|    2|          0|
    |x_reg_442             |   2|   0|    2|          0|
    |y_0_reg_152           |   2|   0|    2|          0|
    |y_reg_455             |   2|   0|    2|          0|
    |zext_ln203_3_reg_429  |   5|   0|   12|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 | 108|   0|  122|         14|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool2    | return value |
|out_V_address0     | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|C2_out_V_address0  | out |   11|  ap_memory |   C2_out_V   |     array    |
|C2_out_V_ce0       | out |    1|  ap_memory |   C2_out_V   |     array    |
|C2_out_V_q0        |  in |   16|  ap_memory |   C2_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

