

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_22_x2'
================================================================
* Date:           Tue Sep  6 09:40:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9223|     9223|  30.740 us|  30.740 us|  9223|  9223|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_22_x2_loop_1_C_drain_IO_L1_out_22_x2_loop_2                                 |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_22_x2_loop_4_C_drain_IO_L1_out_22_x2_loop_5_C_drain_IO_L1_out_22_x2_loop_6  |     6146|     6146|         4|          1|          1|  6144|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2124, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2123, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1_x297, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:17904]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:17906]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln17904 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17904]   --->   Operation 18 'specmemcore' 'specmemcore_ln17904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln17905 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17905]   --->   Operation 19 'specmemcore' 'specmemcore_ln17905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_71 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln17912 = br void" [./dut.cpp:17912]   --->   Operation 22 'br' 'br_ln17912' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split11"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_486, void %.split11"   --->   Operation 24 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_425, void %.split11"   --->   Operation 25 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 26 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln89052 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89052, i5 0, i5 %c7_V"   --->   Operation 31 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln890_486 = select i1 %icmp_ln89052, i7 %add_ln691, i7 %c6_V"   --->   Operation 32 'select' 'select_ln890_486' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_486, i32 1, i32 5"   --->   Operation 33 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_486"   --->   Operation 34 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:17918]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17918 = zext i10 %tmp_s" [./dut.cpp:17918]   --->   Operation 36 'zext' 'zext_ln17918' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17918" [./dut.cpp:17918]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17918]   --->   Operation 38 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691_425 = add i5 %select_ln890, i5 1"   --->   Operation 39 'add' 'add_ln691_425' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 40 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17918]   --->   Operation 40 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 41 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln17920 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_71" [./dut.cpp:17920]   --->   Operation 42 'store' 'store_ln17920' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 43 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln17920 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:17920]   --->   Operation 44 'store' 'store_ln17920' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 45 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_1_x297" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_72 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 47 'getelementptr' 'buf_data_split_V_addr_72' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.69ns)   --->   "%store_ln17930 = store i32 %tmp, i1 %buf_data_split_V_addr_72" [./dut.cpp:17930]   --->   Operation 48 'store' 'store_ln17930' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 49 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_71"   --->   Operation 49 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 50 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_22_x2_loop_1_C_drain_IO_L1_out_22_x2_loop_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln17914 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17914]   --->   Operation 53 'specpipeline' 'specpipeline_ln17914' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln17914 = specloopname void @_ssdm_op_SpecLoopName, void @empty_432" [./dut.cpp:17914]   --->   Operation 54 'specloopname' 'specloopname_ln17914' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_71"   --->   Operation 55 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 56 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 56 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln17932 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:17932]   --->   Operation 58 'store' 'store_ln17932' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln17935 = br void %.preheader.preheader" [./dut.cpp:17935]   --->   Operation 60 'br' 'br_ln17935' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i13 %add_ln890_197, void, i13 0, void %.preheader.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_487, void, i4 1, void %.preheader.preheader.preheader"   --->   Operation 62 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_491, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_490, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_92 = phi i6 %add_ln691_428, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.75ns)   --->   "%add_ln890_197 = add i13 %indvar_flatten22, i13 1"   --->   Operation 66 'add' 'add_ln890_197' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.64ns)   --->   "%icmp_ln890_313 = icmp_eq  i13 %indvar_flatten22, i13 6144"   --->   Operation 67 'icmp' 'icmp_ln890_313' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_313, void %.preheader, void"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_426 = add i4 %c4_V, i4 1"   --->   Operation 69 'add' 'add_ln691_426' <Predicate = (!icmp_ln890_313)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_22_x2_loop_4_C_drain_IO_L1_out_22_x2_loop_5_C_drain_IO_L1_out_22_x2_loop_6_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6144, i64 6144, i64 6144"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%icmp_ln890_314 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 72 'icmp' 'icmp_ln890_314' <Predicate = (!icmp_ln890_313)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln17935 = select i1 %icmp_ln890_314, i5 0, i5 %c5_V" [./dut.cpp:17935]   --->   Operation 73 'select' 'select_ln17935' <Predicate = (!icmp_ln890_313)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %c4_V, i4 0"   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_313)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%cmp_i_i53 = icmp_eq  i4 %c4_V, i4 1"   --->   Operation 75 'icmp' 'cmp_i_i53' <Predicate = (!icmp_ln890_313)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln17935_1 = select i1 %icmp_ln890_314, i1 %cmp_i_i_mid1, i1 %cmp_i_i53" [./dut.cpp:17935]   --->   Operation 76 'select' 'select_ln17935_1' <Predicate = (!icmp_ln890_313)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln17935)   --->   "%xor_ln17935 = xor i1 %icmp_ln890_314, i1 1" [./dut.cpp:17935]   --->   Operation 77 'xor' 'xor_ln17935' <Predicate = (!icmp_ln890_313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_315 = icmp_eq  i6 %c6_V_92, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_315' <Predicate = (!icmp_ln890_313)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln17935 = and i1 %icmp_ln890_315, i1 %xor_ln17935" [./dut.cpp:17935]   --->   Operation 79 'and' 'and_ln17935' <Predicate = (!icmp_ln890_313)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln890_487 = select i1 %icmp_ln890_314, i4 %add_ln691_426, i4 %c4_V"   --->   Operation 80 'select' 'select_ln890_487' <Predicate = (!icmp_ln890_313)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln691_427 = add i5 %select_ln17935, i5 1"   --->   Operation 81 'add' 'add_ln691_427' <Predicate = (!icmp_ln890_313)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_22_x2_loop_5_C_drain_IO_L1_out_22_x2_loop_6_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_488)   --->   "%or_ln890 = or i1 %and_ln17935, i1 %icmp_ln890_314"   --->   Operation 83 'or' 'or_ln890' <Predicate = (!icmp_ln890_313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_488 = select i1 %or_ln890, i6 0, i6 %c6_V_92"   --->   Operation 84 'select' 'select_ln890_488' <Predicate = (!icmp_ln890_313)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%trunc_ln17943 = trunc i5 %add_ln691_427" [./dut.cpp:17943]   --->   Operation 85 'trunc' 'trunc_ln17943' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%trunc_ln17943_1 = trunc i5 %c5_V" [./dut.cpp:17943]   --->   Operation 86 'trunc' 'trunc_ln17943_1' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%select_ln17935_2 = select i1 %icmp_ln890_314, i4 0, i4 %trunc_ln17943_1" [./dut.cpp:17935]   --->   Operation 87 'select' 'select_ln17935_2' <Predicate = (!icmp_ln890_313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%select_ln890_489 = select i1 %and_ln17935, i4 %trunc_ln17943, i4 %select_ln17935_2"   --->   Operation 88 'select' 'select_ln890_489' <Predicate = (!icmp_ln890_313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_489, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln890_490 = select i1 %and_ln17935, i5 %add_ln691_427, i5 %select_ln17935"   --->   Operation 90 'select' 'select_ln890_490' <Predicate = (!icmp_ln890_313)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln17943)   --->   "%zext_ln17943 = zext i6 %select_ln890_488" [./dut.cpp:17943]   --->   Operation 91 'zext' 'zext_ln17943' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln17943 = add i9 %tmp_cast, i9 %zext_ln17943" [./dut.cpp:17943]   --->   Operation 92 'add' 'add_ln17943' <Predicate = (!icmp_ln890_313)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17943_1 = zext i9 %add_ln17943" [./dut.cpp:17943]   --->   Operation 93 'zext' 'zext_ln17943_1' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_V_addr_34 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17943_1" [./dut.cpp:17943]   --->   Operation 94 'getelementptr' 'local_C_V_addr_34' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln17940 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17940]   --->   Operation 95 'specpipeline' 'specpipeline_ln17940' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln17940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_220" [./dut.cpp:17940]   --->   Operation 96 'specloopname' 'specloopname_ln17940' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17942 = br i1 %select_ln17935_1, void, void" [./dut.cpp:17942]   --->   Operation 97 'br' 'br_ln17942' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_428 = add i6 %select_ln890_488, i6 1"   --->   Operation 98 'add' 'add_ln691_428' <Predicate = (!icmp_ln890_313)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln890_196 = add i11 %indvar_flatten8, i11 1"   --->   Operation 99 'add' 'add_ln890_196' <Predicate = (!icmp_ln890_313)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln890_491 = select i1 %icmp_ln890_314, i11 1, i11 %add_ln890_196"   --->   Operation 100 'select' 'select_ln890_491' <Predicate = (!icmp_ln890_313)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.21>
ST_9 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_622 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_622' <Predicate = (!icmp_ln890_313 & !select_ln17935_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_313 & !select_ln17935_1)> <Delay = 0.38>
ST_9 : Operation 103 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_34" [./dut.cpp:17943]   --->   Operation 103 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_313 & select_ln17935_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln17944 = br void" [./dut.cpp:17944]   --->   Operation 104 'br' 'br_ln17944' <Predicate = (!icmp_ln890_313 & select_ln17935_1)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 105 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_34" [./dut.cpp:17943]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_313 & select_ln17935_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%fifo_data_16 = phi i64 %local_C_V_load, void, i64 %tmp_622, void"   --->   Operation 106 'phi' 'fifo_data_16' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2123, i64 %fifo_data_16" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_313)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_313)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln17951 = ret" [./dut.cpp:17951]   --->   Operation 109 'ret' 'ret_ln17951' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_2_x2124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1_x2123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_1_1_x297]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
local_C_V                (alloca           ) [ 0011111111110]
buf_data_split_V         (alloca           ) [ 0011111000000]
specmemcore_ln17904      (specmemcore      ) [ 0000000000000]
specmemcore_ln17905      (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr    (getelementptr    ) [ 0011111000000]
buf_data_split_V_addr_71 (getelementptr    ) [ 0011111000000]
br_ln17912               (br               ) [ 0111111000000]
indvar_flatten           (phi              ) [ 0010000000000]
c6_V                     (phi              ) [ 0010000000000]
c7_V                     (phi              ) [ 0010000000000]
add_ln890                (add              ) [ 0111111000000]
icmp_ln890               (icmp             ) [ 0011111000000]
br_ln890                 (br               ) [ 0000000000000]
add_ln691                (add              ) [ 0000000000000]
icmp_ln89052             (icmp             ) [ 0000000000000]
select_ln890             (select           ) [ 0000000000000]
select_ln890_486         (select           ) [ 0111111000000]
conv_i113_mid2_v         (partselect       ) [ 0000000000000]
trunc_ln890              (trunc            ) [ 0001100000000]
tmp_s                    (bitconcatenate   ) [ 0000000000000]
zext_ln17918             (zext             ) [ 0000000000000]
local_C_V_addr           (getelementptr    ) [ 0011111000000]
add_ln691_425            (add              ) [ 0111111000000]
buf_data_V               (load             ) [ 0000000000000]
trunc_ln674              (trunc            ) [ 0000000000000]
store_ln17920            (store            ) [ 0000000000000]
p_Result_1               (partselect       ) [ 0000000000000]
store_ln17920            (store            ) [ 0000000000000]
zext_ln890               (zext             ) [ 0000000000000]
tmp                      (read             ) [ 0000000000000]
buf_data_split_V_addr_72 (getelementptr    ) [ 0000000000000]
store_ln17930            (store            ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
specpipeline_ln17914     (specpipeline     ) [ 0000000000000]
specloopname_ln17914     (specloopname     ) [ 0000000000000]
v2_V                     (load             ) [ 0000000000000]
v1_V                     (load             ) [ 0000000000000]
p_Result_s               (bitconcatenate   ) [ 0000000000000]
store_ln17932            (store            ) [ 0000000000000]
br_ln0                   (br               ) [ 0111111000000]
br_ln17935               (br               ) [ 0000000111110]
indvar_flatten22         (phi              ) [ 0000000010000]
c4_V                     (phi              ) [ 0000000010000]
indvar_flatten8          (phi              ) [ 0000000010000]
c5_V                     (phi              ) [ 0000000010000]
c6_V_92                  (phi              ) [ 0000000010000]
add_ln890_197            (add              ) [ 0000000111110]
icmp_ln890_313           (icmp             ) [ 0000000011110]
br_ln890                 (br               ) [ 0000000000000]
add_ln691_426            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
icmp_ln890_314           (icmp             ) [ 0000000000000]
select_ln17935           (select           ) [ 0000000000000]
cmp_i_i_mid1             (icmp             ) [ 0000000000000]
cmp_i_i53                (icmp             ) [ 0000000000000]
select_ln17935_1         (select           ) [ 0000000011110]
xor_ln17935              (xor              ) [ 0000000000000]
icmp_ln890_315           (icmp             ) [ 0000000000000]
and_ln17935              (and              ) [ 0000000000000]
select_ln890_487         (select           ) [ 0000000111110]
add_ln691_427            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
or_ln890                 (or               ) [ 0000000000000]
select_ln890_488         (select           ) [ 0000000000000]
trunc_ln17943            (trunc            ) [ 0000000000000]
trunc_ln17943_1          (trunc            ) [ 0000000000000]
select_ln17935_2         (select           ) [ 0000000000000]
select_ln890_489         (select           ) [ 0000000000000]
tmp_cast                 (bitconcatenate   ) [ 0000000000000]
select_ln890_490         (select           ) [ 0000000111110]
zext_ln17943             (zext             ) [ 0000000000000]
add_ln17943              (add              ) [ 0000000000000]
zext_ln17943_1           (zext             ) [ 0000000000000]
local_C_V_addr_34        (getelementptr    ) [ 0000000011100]
specpipeline_ln17940     (specpipeline     ) [ 0000000000000]
specloopname_ln17940     (specloopname     ) [ 0000000000000]
br_ln17942               (br               ) [ 0000000000000]
add_ln691_428            (add              ) [ 0000000111110]
add_ln890_196            (add              ) [ 0000000000000]
select_ln890_491         (select           ) [ 0000000111110]
tmp_622                  (read             ) [ 0000000011110]
br_ln0                   (br               ) [ 0000000011110]
local_C_V_load           (load             ) [ 0000000011110]
br_ln17944               (br               ) [ 0000000011110]
fifo_data_16             (phi              ) [ 0000000010010]
write_ln174              (write            ) [ 0000000000000]
br_ln0                   (br               ) [ 0000000111110]
ret_ln17951              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_2_x2124">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_x2124"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1_x2123">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x2123"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_1_1_x297">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_x297"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_22_x2_loop_1_C_drain_IO_L1_out_22_x2_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_432"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_22_x2_loop_4_C_drain_IO_L1_out_22_x2_loop_5_C_drain_IO_L1_out_22_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_22_x2_loop_5_C_drain_IO_L1_out_22_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_220"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="local_C_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_data_split_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_622_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_622/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln174_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="buf_data_split_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf_data_split_V_addr_71_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_71/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_C_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="4"/>
<pin id="178" dir="0" index="4" bw="9" slack="0"/>
<pin id="179" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="64" slack="0"/>
<pin id="181" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln17932/6 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2"/>
<pin id="166" dir="0" index="4" bw="1" slack="0"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17920/3 store_ln17920/3 store_ln17930/4 v2_V/5 v1_V/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_data_split_V_addr_72_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_72/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="local_C_V_addr_34_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_34/8 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c6_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c6_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c7_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="c7_V_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten22_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="1"/>
<pin id="223" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten22_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="c4_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="c4_V_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten8_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="1"/>
<pin id="245" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten8_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/8 "/>
</bind>
</comp>

<comp id="254" class="1005" name="c5_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="c5_V_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="c6_V_92_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_92 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="c6_V_92_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_92/8 "/>
</bind>
</comp>

<comp id="276" class="1005" name="fifo_data_16_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="278" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_16 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="fifo_data_16_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="64" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_16/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln890_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln890_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln691_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln89052_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln890_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln890_486_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_486/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv_i113_mid2_v_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="4" slack="0"/>
<pin id="331" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln890_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln17918_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17918/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln691_425_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_425/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln674_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln890_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="2"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Result_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln890_197_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_197/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln890_313_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="0"/>
<pin id="396" dir="0" index="1" bw="12" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_313/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln691_426_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_426/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln890_314_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="0" index="1" bw="11" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_314/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln17935_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17935/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="cmp_i_i_mid1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="cmp_i_i53_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i53/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln17935_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17935_1/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln17935_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17935/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln890_315_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_315/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln17935_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17935/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln890_487_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_487/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln691_427_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_427/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln890_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln890_488_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_488/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln17943_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17943/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln17943_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17943_1/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln17935_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17935_2/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln890_489_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_489/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln890_490_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_490/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln17943_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17943/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln17943_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17943/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln17943_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17943_1/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln691_428_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_428/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln890_196_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_196/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln890_491_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="11" slack="0"/>
<pin id="557" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_491/8 "/>
</bind>
</comp>

<comp id="561" class="1005" name="buf_data_split_V_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="2"/>
<pin id="563" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="buf_data_split_V_addr_71_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_71 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln890_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln890_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="580" class="1005" name="select_ln890_486_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_486 "/>
</bind>
</comp>

<comp id="585" class="1005" name="trunc_ln890_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="590" class="1005" name="local_C_V_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="1"/>
<pin id="592" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln691_425_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_425 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln890_197_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="0"/>
<pin id="603" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_197 "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln890_313_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_313 "/>
</bind>
</comp>

<comp id="610" class="1005" name="select_ln17935_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln17935_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="select_ln890_487_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_487 "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln890_490_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_490 "/>
</bind>
</comp>

<comp id="624" class="1005" name="local_C_V_addr_34_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_34 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln691_428_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_428 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln890_491_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_491 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_622_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_622 "/>
</bind>
</comp>

<comp id="644" class="1005" name="local_C_V_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="102" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="104" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="110" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="110" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="114" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="285"><net_src comp="279" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="290"><net_src comp="192" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="192" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="203" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="214" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="214" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="304" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="298" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="203" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="318" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="310" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="326" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="357"><net_src comp="310" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="155" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="155" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="374"><net_src comp="364" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="161" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="161" pin="7"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="155" pin=4"/></net>

<net id="392"><net_src comp="225" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="225" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="80" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="236" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="247" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="258" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="236" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="236" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="406" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="420" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="406" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="269" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="92" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="440" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="406" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="400" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="236" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="412" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="406" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="269" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="466" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="258" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="406" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="88" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="490" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="452" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="494" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="502" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="452" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="466" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="412" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="478" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="510" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="545"><net_src comp="478" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="100" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="247" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="406" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="32" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="547" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="133" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="569"><net_src comp="141" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="574"><net_src comp="286" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="579"><net_src comp="292" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="318" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="588"><net_src comp="336" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="593"><net_src comp="149" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="599"><net_src comp="353" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="604"><net_src comp="388" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="609"><net_src comp="394" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="432" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="458" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="622"><net_src comp="518" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="627"><net_src comp="182" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="632"><net_src comp="541" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="637"><net_src comp="553" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="642"><net_src comp="120" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="647"><net_src comp="155" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_1_x2123 | {11 }
 - Input state : 
	Port: C_drain_IO_L1_out_22_x2 : fifo_C_drain_C_drain_IO_L1_out_1_2_x2124 | {9 }
	Port: C_drain_IO_L1_out_22_x2 : fifo_C_drain_PE_1_1_x297 | {4 }
  - Chain level:
	State 1
		specmemcore_ln17904 : 1
		specmemcore_ln17905 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_71 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89052 : 1
		select_ln890 : 2
		select_ln890_486 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln17918 : 5
		local_C_V_addr : 6
		buf_data_V : 7
		add_ln691_425 : 3
	State 3
		trunc_ln674 : 1
		store_ln17920 : 2
		p_Result_1 : 1
		store_ln17920 : 2
	State 4
		buf_data_split_V_addr_72 : 1
		store_ln17930 : 2
	State 5
	State 6
		p_Result_s : 1
		store_ln17932 : 2
	State 7
	State 8
		add_ln890_197 : 1
		icmp_ln890_313 : 1
		br_ln890 : 2
		add_ln691_426 : 1
		icmp_ln890_314 : 1
		select_ln17935 : 2
		cmp_i_i_mid1 : 1
		cmp_i_i53 : 1
		select_ln17935_1 : 2
		xor_ln17935 : 2
		icmp_ln890_315 : 1
		and_ln17935 : 2
		select_ln890_487 : 2
		add_ln691_427 : 3
		or_ln890 : 2
		select_ln890_488 : 2
		trunc_ln17943 : 4
		trunc_ln17943_1 : 1
		select_ln17935_2 : 2
		select_ln890_489 : 5
		tmp_cast : 6
		select_ln890_490 : 2
		zext_ln17943 : 3
		add_ln17943 : 4
		zext_ln17943_1 : 5
		local_C_V_addr_34 : 6
		br_ln17942 : 3
		add_ln691_428 : 3
		add_ln890_196 : 1
		select_ln890_491 : 2
	State 9
	State 10
	State 11
		write_ln174 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_286     |    0    |    18   |
|          |     add_ln691_fu_298     |    0    |    14   |
|          |   add_ln691_425_fu_353   |    0    |    12   |
|          |   add_ln890_197_fu_388   |    0    |    20   |
|    add   |   add_ln691_426_fu_400   |    0    |    12   |
|          |   add_ln691_427_fu_466   |    0    |    12   |
|          |    add_ln17943_fu_530    |    0    |    16   |
|          |   add_ln691_428_fu_541   |    0    |    13   |
|          |   add_ln890_196_fu_547   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_292    |    0    |    11   |
|          |    icmp_ln89052_fu_304   |    0    |    9    |
|          |   icmp_ln890_313_fu_394  |    0    |    12   |
|   icmp   |   icmp_ln890_314_fu_406  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_420   |    0    |    9    |
|          |     cmp_i_i53_fu_426     |    0    |    9    |
|          |   icmp_ln890_315_fu_446  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_310   |    0    |    5    |
|          |  select_ln890_486_fu_318 |    0    |    7    |
|          |   select_ln17935_fu_412  |    0    |    5    |
|          |  select_ln17935_1_fu_432 |    0    |    2    |
|  select  |  select_ln890_487_fu_458 |    0    |    4    |
|          |  select_ln890_488_fu_478 |    0    |    6    |
|          |  select_ln17935_2_fu_494 |    0    |    4    |
|          |  select_ln890_489_fu_502 |    0    |    4    |
|          |  select_ln890_490_fu_518 |    0    |    5    |
|          |  select_ln890_491_fu_553 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |    xor_ln17935_fu_440    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |    and_ln17935_fu_452    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_472     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_114     |    0    |    0    |
|          |    tmp_622_read_fu_120   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_326 |    0    |    0    |
|          |     p_Result_1_fu_364    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_336    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_359    |    0    |    0    |
|          |   trunc_ln17943_fu_486   |    0    |    0    |
|          |  trunc_ln17943_1_fu_490  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_340       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_379    |    0    |    0    |
|          |      tmp_cast_fu_510     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln17918_fu_348   |    0    |    0    |
|   zext   |     zext_ln890_fu_375    |    0    |    0    |
|          |    zext_ln17943_fu_526   |    0    |    0    |
|          |   zext_ln17943_1_fu_536  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   265   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_425_reg_596     |    5   |
|      add_ln691_428_reg_629     |    6   |
|      add_ln890_197_reg_601     |   13   |
|        add_ln890_reg_571       |   11   |
|buf_data_split_V_addr_71_reg_566|    1   |
|  buf_data_split_V_addr_reg_561 |    1   |
|          c4_V_reg_232          |    4   |
|          c5_V_reg_254          |    5   |
|         c6_V_92_reg_265        |    6   |
|          c6_V_reg_199          |    7   |
|          c7_V_reg_210          |    5   |
|      fifo_data_16_reg_276      |   64   |
|     icmp_ln890_313_reg_606     |    1   |
|       icmp_ln890_reg_576       |    1   |
|    indvar_flatten22_reg_221    |   13   |
|     indvar_flatten8_reg_243    |   11   |
|     indvar_flatten_reg_188     |   11   |
|    local_C_V_addr_34_reg_624   |    9   |
|     local_C_V_addr_reg_590     |    9   |
|     local_C_V_load_reg_644     |   64   |
|    select_ln17935_1_reg_610    |    1   |
|    select_ln890_486_reg_580    |    7   |
|    select_ln890_487_reg_614    |    4   |
|    select_ln890_490_reg_619    |    5   |
|    select_ln890_491_reg_634    |   11   |
|         tmp_622_reg_639        |   64   |
|       trunc_ln890_reg_585      |    1   |
+--------------------------------+--------+
|              Total             |   340  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_161 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_161 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   265  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   372  |   330  |
+-----------+--------+--------+--------+--------+
