#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  5 20:51:29 2020
# Process ID: 10080
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33116 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_2_2\lab2_2_2.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/lab2_2_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2_2_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 817.586 ; gain = 124.633
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: bcdto2outof5
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.809 ; gain = 227.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdto2outof5' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/lab2_2_2.srcs/sources_1/new/bcdto2outof5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto2outof5' (1#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/lab2_2_2.srcs/sources_1/new/bcdto2outof5.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.914 ; gain = 279.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.914 ; gain = 279.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.914 ; gain = 279.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/lab2_2_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_2/lab2_2_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1487.891 ; gain = 395.352
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.891 ; gain = 663.180
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 21:05:10 2020...
