
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8936567 heartbeat IPC: 1.119 cumulative IPC: 1.08832 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18328878 heartbeat IPC: 1.0647 cumulative IPC: 1.07576 (Simulation time: 0 hr 1 min 32 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27486534 heartbeat IPC: 1.09198 cumulative IPC: 1.0813 (Simulation time: 0 hr 2 min 15 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26819598 cumulative IPC: 1.0813 (Simulation time: 0 hr 2 min 15 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.0813 instructions: 29000001 cycles: 26819598
L1D TOTAL     ACCESS:   17535392  HIT:   17371727  MISS:     163665
L1D LOAD      ACCESS:    9284330  HIT:    9277546  MISS:       6784
L1D RFO       ACCESS:    2529333  HIT:    2497961  MISS:      31372
L1D PREFETCH  ACCESS:    5721729  HIT:    5596220  MISS:     125509
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694089  ISSUED:    9580746  USEFUL:     125043  USELESS:       5165
L1I TOTAL     ACCESS:    7402236  HIT:    7401905  MISS:        331
L1I LOAD      ACCESS:    7402236  HIT:    7401905  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     252012  HIT:     158905  MISS:      93107
L2C LOAD      ACCESS:       7077  HIT:       6075  MISS:       1002
L2C RFO       ACCESS:      29657  HIT:        160  MISS:      29497
L2C PREFETCH  ACCESS:     129541  HIT:      66937  MISS:      62604
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:       2879  ISSUED:       2879  USEFUL:       1249  USELESS:      61381
LLC TOTAL     ACCESS:     178349  HIT:      89235  MISS:      89114
LLC LOAD      ACCESS:        981  HIT:        147  MISS:        834
LLC RFO       ACCESS:      29497  HIT:          2  MISS:      29495
LLC PREFETCH  ACCESS:      62626  HIT:       3843  MISS:      58783
LLC WRITEBACK ACCESS:      85245  HIT:      85243  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         31  USELESS:      50600
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      53262  ROW_BUFFER_MISS:      35850
 DBUS_CONGESTED:      76653
 WQ ROW_BUFFER_HIT:      29962  ROW_BUFFER_MISS:      42901  FULL:          0

 AVG_CONGESTED_CYCLE: 14
