vhdtdtfi -lib work C:/Xilinx/project/midC.v -lang verilog -prj project -o piano.spl -module piano -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 piano.spl C:/Xilinx/project/piano.sym 
vhdtdtfi -lib work C:/Xilinx/project/midC.v -lang verilog -prj project -o piano.spl -module piano -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
