<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1071" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1071{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1071{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1071{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1071{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1071{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t6_1071{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_1071{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1071{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.79px;}
#t9_1071{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.61px;}
#ta_1071{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_1071{left:96px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tc_1071{left:96px;bottom:861px;letter-spacing:0.1px;word-spacing:-0.56px;}
#td_1071{left:96px;bottom:840px;letter-spacing:0.11px;}
#te_1071{left:96px;bottom:804px;letter-spacing:0.1px;word-spacing:-0.4px;}
#tf_1071{left:96px;bottom:769px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tg_1071{left:96px;bottom:748px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_1071{left:96px;bottom:727px;letter-spacing:0.13px;word-spacing:-0.51px;}
#ti_1071{left:96px;bottom:705px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tj_1071{left:96px;bottom:684px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tk_1071{left:96px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.71px;}
#tl_1071{left:96px;bottom:627px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1071{left:96px;bottom:606px;letter-spacing:0.15px;}
#tn_1071{left:96px;bottom:571px;letter-spacing:0.14px;word-spacing:-0.64px;}
#to_1071{left:96px;bottom:549px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tp_1071{left:96px;bottom:528px;letter-spacing:0.17px;word-spacing:-0.58px;}
#tq_1071{left:96px;bottom:493px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_1071{left:96px;bottom:471px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_1071{left:96px;bottom:450px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tt_1071{left:96px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tu_1071{left:96px;bottom:407px;letter-spacing:0.13px;word-spacing:-0.65px;}
#tv_1071{left:96px;bottom:386px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tw_1071{left:96px;bottom:364px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_1071{left:96px;bottom:329px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ty_1071{left:96px;bottom:308px;letter-spacing:0.14px;word-spacing:-0.4px;}
#tz_1071{left:96px;bottom:268px;letter-spacing:0.14px;}
#t10_1071{left:178px;bottom:268px;letter-spacing:0.19px;word-spacing:-0.06px;}
#t11_1071{left:96px;bottom:233px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t12_1071{left:96px;bottom:212px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t13_1071{left:96px;bottom:190px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t14_1071{left:96px;bottom:169px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t15_1071{left:96px;bottom:147px;letter-spacing:0.11px;word-spacing:-0.52px;}
#t16_1071{left:96px;bottom:126px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_1071{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1071{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1071{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1071{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1071{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1071{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1071{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1071{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1071" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1071Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1071" style="-webkit-user-select: none;"><object width="935" height="1210" data="1071/1071.svg" type="image/svg+xml" id="pdf1071" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1071" class="t s1_1071">Secure Virtual Machine </span><span id="t2_1071" class="t s2_1071">616 </span>
<span id="t3_1071" class="t s3_1071">24593—Rev. 3.41—June 2023 </span><span id="t4_1071" class="t s3_1071">AMD64 Technology </span>
<span id="t5_1071" class="t s4_1071">hardware will then deobfuscate these values on a subsequent VMRUN. This obfuscation may help </span>
<span id="t6_1071" class="t s4_1071">prevent certain types of side channel attacks on the encrypted VMSA ciphertext. </span>
<span id="t7_1071" class="t s4_1071">The obfuscation is performed with a bit-wise XOR operation between the register value and an 8B </span>
<span id="t8_1071" class="t s4_1071">nonce. The nonce value is stored in the VMSA and is updated in a pseudo-random manner by the CPU </span>
<span id="t9_1071" class="t s4_1071">hardware on every Automatic Exit. When initializing a new VMSA, it is recommended that the nonce </span>
<span id="ta_1071" class="t s4_1071">is set to a random value. </span>
<span id="tb_1071" class="t s4_1071">The specific VMSA fields which are obfuscated when this feature is enabled may vary by </span>
<span id="tc_1071" class="t s4_1071">implementation. More information about this may be found in the AMD-SP SEV-SNP ABI </span>
<span id="td_1071" class="t s4_1071">specification. </span>
<span id="te_1071" class="t s5_1071">SMT Protection </span>
<span id="tf_1071" class="t s4_1071">The SMT Protection feature allows SEV-SNP VMs to require the sibling thread to be idle while the </span>
<span id="tg_1071" class="t s4_1071">VM is being run. This ensures that malicious code is not executed by the sibling thread and therefore </span>
<span id="th_1071" class="t s4_1071">provides mitigation for potential side channel attacks related to shared core resources. The hypervisor </span>
<span id="ti_1071" class="t s4_1071">must execute the HLT instruction or request an I/O C-state on the sibling thread prior to executing the </span>
<span id="tj_1071" class="t s4_1071">VMRUN instruction to run an SEV-SNP vCPU with the SMT Protection feature enabled. </span>
<span id="tk_1071" class="t s4_1071">SNP-active guests may choose to enable the SMT Protection feature through SEV_FEATURES bit 15 </span>
<span id="tl_1071" class="t s4_1071">(SmtProtection). Support for the SMT Protection feature is indicated by CPUID </span>
<span id="tm_1071" class="t s4_1071">Fn8000_001F_EAX[25](SmtProtection)=1. </span>
<span id="tn_1071" class="t s4_1071">When the hypervisor executes VMRUN to run an SNP-active guest with SMT Protection enabled, the </span>
<span id="to_1071" class="t s4_1071">processor checks if the sibling thread is in an idle state and in host mode. If not, the VMRUN fails with </span>
<span id="tp_1071" class="t s4_1071">a VMEXIT_IDLE_REQUIRED error code. </span>
<span id="tq_1071" class="t s4_1071">When a thread is in the idle state and the sibling thread is in guest mode with SMT Protection active, </span>
<span id="tr_1071" class="t s4_1071">the thread in the idle state does not immediately exit the idle state upon receiving a wake up event, </span>
<span id="ts_1071" class="t s4_1071">such as an interrupt. Instead, the processor writes the APIC ICR register with the </span>
<span id="tt_1071" class="t s4_1071">IDLE_WAKEUP_ICR MSR value and remains in the idle state until the sibling thread enters host </span>
<span id="tu_1071" class="t s4_1071">mode. The write is done once and only if x2APIC mode is enabled. It is recommended that hypervisor </span>
<span id="tv_1071" class="t s4_1071">software program the HLT_WAKEUP_ICR value to send an IPI to the sibling thread in order to force </span>
<span id="tw_1071" class="t s4_1071">it to enter host mode. </span>
<span id="tx_1071" class="t s4_1071">The IDLE_WAKEUP_ICR MSR (C001_0137h) has the same layout and access properties as the </span>
<span id="ty_1071" class="t s4_1071">x2APIC Interrupt Command Register (ICR) MSR (see Section 16.13). </span>
<span id="tz_1071" class="t s6_1071">15.36.18 </span><span id="t10_1071" class="t s6_1071">Secure TSC </span>
<span id="t11_1071" class="t s4_1071">SNP-active guests may choose to enable the Secure TSC feature through SEV_FEATURES bit 9 </span>
<span id="t12_1071" class="t s4_1071">(SecureTscEn). When enabled, Secure TSC changes the guest view of the Time Stamp Counter when </span>
<span id="t13_1071" class="t s4_1071">read by the guest via either the TSC MSR, RDTSC, or RDTSCP instructions. The TSC value is first </span>
<span id="t14_1071" class="t s4_1071">scaled with the GUEST_TSC_SCALE value from the VMSA and then is added to the VMSA </span>
<span id="t15_1071" class="t s4_1071">GUEST_TSC_OFFSET value. The P0 frequency, TSC_RATIO (C001_0104h) and TSC_OFFSET </span>
<span id="t16_1071" class="t s4_1071">(VMCB offset 50h) values are not used in the calculation. </span>
<span id="t17_1071" class="t s7_1071">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
