[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamIndex/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<285> s<284> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:11>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<50> c<2> s<20> l<2:1> el<2:15>
n<TPTOP> u<7> t<StringConst> p<11> s<10> l<3:16> el<3:21>
n<> u<8> t<IntegerAtomType_Int> p<9> l<3:24> el<3:27>
n<> u<9> t<Data_type> p<10> c<8> l<3:24> el<3:27>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<3:24> el<3:27>
n<> u<11> t<Param_assignment> p<12> c<7> l<3:16> el<3:27>
n<> u<12> t<List_of_param_assignments> p<14> c<11> l<3:16> el<3:27>
n<> u<13> t<Type> p<14> s<12> l<3:11> el<3:15>
n<> u<14> t<Parameter_declaration> p<15> c<13> l<3:1> el<3:27>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:28>
n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<3:1> el<3:28>
n<> u<17> t<Module_common_item> p<18> c<16> l<3:1> el<3:28>
n<> u<18> t<Module_or_generate_item> p<19> c<17> l<3:1> el<3:28>
n<> u<19> t<Non_port_module_item> p<20> c<18> l<3:1> el<3:28>
n<> u<20> t<Module_item> p<50> c<19> s<28> l<3:1> el<3:28>
n<TPTOP> u<21> t<StringConst> p<22> l<5:2> el<5:7>
n<> u<22> t<Interface_identifier> p<26> c<21> s<25> l<5:2> el<5:7>
n<DATATOP> u<23> t<StringConst> p<24> l<5:8> el<5:15>
n<> u<24> t<Interface_identifier> p<25> c<23> l<5:8> el<5:15>
n<> u<25> t<List_of_interface_identifiers> p<26> c<24> l<5:8> el<5:15>
n<> u<26> t<Interface_port_declaration> p<27> c<22> l<5:2> el<5:15>
n<> u<27> t<Port_declaration> p<28> c<26> l<5:2> el<5:15>
n<> u<28> t<Module_item> p<50> c<27> s<48> l<5:2> el<5:16>
n<mid> u<29> t<StringConst> p<45> s<39> l<7:3> el<7:6>
n<TP0> u<30> t<StringConst> p<37> s<36> l<7:10> el<7:13>
n<TPTOP> u<31> t<StringConst> p<32> l<7:14> el<7:19>
n<> u<32> t<Primary_literal> p<33> c<31> l<7:14> el<7:19>
n<> u<33> t<Primary> p<34> c<32> l<7:14> el<7:19>
n<> u<34> t<Expression> p<35> c<33> l<7:14> el<7:19>
n<> u<35> t<Mintypmax_expression> p<36> c<34> l<7:14> el<7:19>
n<> u<36> t<Param_expression> p<37> c<35> l<7:14> el<7:19>
n<> u<37> t<Named_parameter_assignment> p<38> c<30> l<7:9> el<7:20>
n<> u<38> t<List_of_parameter_assignments> p<39> c<37> l<7:9> el<7:20>
n<> u<39> t<Parameter_value_assignment> p<45> c<38> s<44> l<7:7> el<7:21>
n<u0> u<40> t<StringConst> p<41> l<7:22> el<7:24>
n<> u<41> t<Name_of_instance> p<44> c<40> s<43> l<7:22> el<7:24>
n<> u<42> t<Ordered_port_connection> p<43> l<7:25> el<7:25>
n<> u<43> t<List_of_port_connections> p<44> c<42> l<7:25> el<7:25>
n<> u<44> t<Hierarchical_instance> p<45> c<41> l<7:22> el<7:26>
n<> u<45> t<Module_instantiation> p<46> c<29> l<7:3> el<7:27>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<7:3> el<7:27>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<7:3> el<7:27>
n<> u<48> t<Module_item> p<50> c<47> s<49> l<7:3> el<7:27>
n<> u<49> t<Endmodule> p<50> l<9:1> el<9:10>
n<> u<50> t<Module_declaration> p<51> c<6> l<2:1> el<9:10>
n<> u<51> t<Description> p<284> c<50> s<190> l<2:1> el<9:10>
n<module> u<52> t<Module_keyword> p<66> s<53> l<11:1> el<11:7>
n<mid> u<53> t<StringConst> p<66> s<63> l<11:8> el<11:11>
n<TP0> u<54> t<StringConst> p<58> s<57> l<11:29> el<11:32>
n<> u<55> t<IntVec_TypeLogic> p<56> l<11:35> el<11:40>
n<> u<56> t<Data_type> p<57> c<55> l<11:35> el<11:40>
n<> u<57> t<Constant_param_expression> p<58> c<56> l<11:35> el<11:40>
n<> u<58> t<Param_assignment> p<59> c<54> l<11:29> el<11:40>
n<> u<59> t<List_of_param_assignments> p<61> c<58> l<11:29> el<11:40>
n<> u<60> t<Type> p<61> s<59> l<11:24> el<11:28>
n<> u<61> t<Parameter_declaration> p<62> c<60> l<11:14> el<11:40>
n<> u<62> t<Parameter_port_declaration> p<63> c<61> l<11:14> el<11:40>
n<> u<63> t<Parameter_port_list> p<66> c<62> s<65> l<11:12> el<11:41>
n<> u<64> t<Port> p<65> l<11:43> el<11:43>
n<> u<65> t<List_of_ports> p<66> c<64> l<11:42> el<11:44>
n<> u<66> t<Module_nonansi_header> p<189> c<52> s<74> l<11:1> el<11:45>
n<TP0> u<67> t<StringConst> p<68> l<12:2> el<12:5>
n<> u<68> t<Interface_identifier> p<72> c<67> s<71> l<12:2> el<12:5>
n<DATA0> u<69> t<StringConst> p<70> l<12:6> el<12:11>
n<> u<70> t<Interface_identifier> p<71> c<69> l<12:6> el<12:11>
n<> u<71> t<List_of_interface_identifiers> p<72> c<70> l<12:6> el<12:11>
n<> u<72> t<Interface_port_declaration> p<73> c<68> l<12:2> el<12:11>
n<> u<73> t<Port_declaration> p<74> c<72> l<12:2> el<12:11>
n<> u<74> t<Module_item> p<189> c<73> s<94> l<12:2> el<12:12>
n<bottom> u<75> t<StringConst> p<91> s<85> l<13:2> el<13:8>
n<TP1> u<76> t<StringConst> p<83> s<82> l<13:12> el<13:15>
n<TP0> u<77> t<StringConst> p<78> l<13:16> el<13:19>
n<> u<78> t<Primary_literal> p<79> c<77> l<13:16> el<13:19>
n<> u<79> t<Primary> p<80> c<78> l<13:16> el<13:19>
n<> u<80> t<Expression> p<81> c<79> l<13:16> el<13:19>
n<> u<81> t<Mintypmax_expression> p<82> c<80> l<13:16> el<13:19>
n<> u<82> t<Param_expression> p<83> c<81> l<13:16> el<13:19>
n<> u<83> t<Named_parameter_assignment> p<84> c<76> l<13:11> el<13:20>
n<> u<84> t<List_of_parameter_assignments> p<85> c<83> l<13:11> el<13:20>
n<> u<85> t<Parameter_value_assignment> p<91> c<84> s<90> l<13:9> el<13:21>
n<u1> u<86> t<StringConst> p<87> l<13:22> el<13:24>
n<> u<87> t<Name_of_instance> p<90> c<86> s<89> l<13:22> el<13:24>
n<> u<88> t<Ordered_port_connection> p<89> l<13:25> el<13:25>
n<> u<89> t<List_of_port_connections> p<90> c<88> l<13:25> el<13:25>
n<> u<90> t<Hierarchical_instance> p<91> c<87> l<13:22> el<13:26>
n<> u<91> t<Module_instantiation> p<92> c<75> l<13:2> el<13:27>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<13:2> el<13:27>
n<> u<93> t<Non_port_module_item> p<94> c<92> l<13:2> el<13:27>
n<> u<94> t<Module_item> p<189> c<93> s<119> l<13:2> el<13:27>
n<bottom> u<95> t<StringConst> p<116> s<110> l<14:2> el<14:8>
n<TP1> u<96> t<StringConst> p<100> s<99> l<14:12> el<14:15>
n<> u<97> t<IntegerAtomType_Int> p<98> l<14:16> el<14:19>
n<> u<98> t<Data_type> p<99> c<97> l<14:16> el<14:19>
n<> u<99> t<Param_expression> p<100> c<98> l<14:16> el<14:19>
n<> u<100> t<Named_parameter_assignment> p<109> c<96> s<108> l<14:11> el<14:20>
n<SIZE> u<101> t<StringConst> p<108> s<107> l<14:23> el<14:27>
n<20> u<102> t<IntConst> p<103> l<14:28> el<14:30>
n<> u<103> t<Primary_literal> p<104> c<102> l<14:28> el<14:30>
n<> u<104> t<Primary> p<105> c<103> l<14:28> el<14:30>
n<> u<105> t<Expression> p<106> c<104> l<14:28> el<14:30>
n<> u<106> t<Mintypmax_expression> p<107> c<105> l<14:28> el<14:30>
n<> u<107> t<Param_expression> p<108> c<106> l<14:28> el<14:30>
n<> u<108> t<Named_parameter_assignment> p<109> c<101> l<14:22> el<14:31>
n<> u<109> t<List_of_parameter_assignments> p<110> c<100> l<14:11> el<14:31>
n<> u<110> t<Parameter_value_assignment> p<116> c<109> s<115> l<14:9> el<14:32>
n<u2> u<111> t<StringConst> p<112> l<14:33> el<14:35>
n<> u<112> t<Name_of_instance> p<115> c<111> s<114> l<14:33> el<14:35>
n<> u<113> t<Ordered_port_connection> p<114> l<14:36> el<14:36>
n<> u<114> t<List_of_port_connections> p<115> c<113> l<14:36> el<14:36>
n<> u<115> t<Hierarchical_instance> p<116> c<112> l<14:33> el<14:37>
n<> u<116> t<Module_instantiation> p<117> c<95> l<14:2> el<14:38>
n<> u<117> t<Module_or_generate_item> p<118> c<116> l<14:2> el<14:38>
n<> u<118> t<Non_port_module_item> p<119> c<117> l<14:2> el<14:38>
n<> u<119> t<Module_item> p<189> c<118> s<153> l<14:2> el<14:38>
n<bottom> u<120> t<StringConst> p<150> s<144> l<15:2> el<15:8>
n<> u<121> t<IntegerAtomType_Int> p<122> l<15:11> el<15:14>
n<> u<122> t<Data_type> p<123> c<121> l<15:11> el<15:14>
n<> u<123> t<Param_expression> p<124> c<122> l<15:11> el<15:14>
n<> u<124> t<Ordered_parameter_assignment> p<143> c<123> s<131> l<15:11> el<15:14>
n<1120> u<125> t<IntConst> p<126> l<15:16> el<15:20>
n<> u<126> t<Primary_literal> p<127> c<125> l<15:16> el<15:20>
n<> u<127> t<Primary> p<128> c<126> l<15:16> el<15:20>
n<> u<128> t<Expression> p<129> c<127> l<15:16> el<15:20>
n<> u<129> t<Mintypmax_expression> p<130> c<128> l<15:16> el<15:20>
n<> u<130> t<Param_expression> p<131> c<129> l<15:16> el<15:20>
n<> u<131> t<Ordered_parameter_assignment> p<143> c<130> s<135> l<15:16> el<15:20>
n<> u<132> t<IntegerAtomType_Int> p<133> l<15:22> el<15:25>
n<> u<133> t<Data_type> p<134> c<132> l<15:22> el<15:25>
n<> u<134> t<Param_expression> p<135> c<133> l<15:22> el<15:25>
n<> u<135> t<Ordered_parameter_assignment> p<143> c<134> s<142> l<15:22> el<15:25>
n<1130> u<136> t<IntConst> p<137> l<15:27> el<15:31>
n<> u<137> t<Primary_literal> p<138> c<136> l<15:27> el<15:31>
n<> u<138> t<Primary> p<139> c<137> l<15:27> el<15:31>
n<> u<139> t<Expression> p<140> c<138> l<15:27> el<15:31>
n<> u<140> t<Mintypmax_expression> p<141> c<139> l<15:27> el<15:31>
n<> u<141> t<Param_expression> p<142> c<140> l<15:27> el<15:31>
n<> u<142> t<Ordered_parameter_assignment> p<143> c<141> l<15:27> el<15:31>
n<> u<143> t<List_of_parameter_assignments> p<144> c<124> l<15:11> el<15:31>
n<> u<144> t<Parameter_value_assignment> p<150> c<143> s<149> l<15:9> el<15:32>
n<u3> u<145> t<StringConst> p<146> l<15:33> el<15:35>
n<> u<146> t<Name_of_instance> p<149> c<145> s<148> l<15:33> el<15:35>
n<> u<147> t<Ordered_port_connection> p<148> l<15:36> el<15:36>
n<> u<148> t<List_of_port_connections> p<149> c<147> l<15:36> el<15:36>
n<> u<149> t<Hierarchical_instance> p<150> c<146> l<15:33> el<15:37>
n<> u<150> t<Module_instantiation> p<151> c<120> l<15:2> el<15:38>
n<> u<151> t<Module_or_generate_item> p<152> c<150> l<15:2> el<15:38>
n<> u<152> t<Non_port_module_item> p<153> c<151> l<15:2> el<15:38>
n<> u<153> t<Module_item> p<189> c<152> s<187> l<15:2> el<15:38>
n<bottom> u<154> t<StringConst> p<184> s<178> l<16:2> el<16:8>
n<> u<155> t<IntegerAtomType_Int> p<156> l<16:11> el<16:14>
n<> u<156> t<Data_type> p<157> c<155> l<16:11> el<16:14>
n<> u<157> t<Param_expression> p<158> c<156> l<16:11> el<16:14>
n<> u<158> t<Ordered_parameter_assignment> p<177> c<157> s<165> l<16:11> el<16:14>
n<1140> u<159> t<IntConst> p<160> l<16:16> el<16:20>
n<> u<160> t<Primary_literal> p<161> c<159> l<16:16> el<16:20>
n<> u<161> t<Primary> p<162> c<160> l<16:16> el<16:20>
n<> u<162> t<Expression> p<163> c<161> l<16:16> el<16:20>
n<> u<163> t<Mintypmax_expression> p<164> c<162> l<16:16> el<16:20>
n<> u<164> t<Param_expression> p<165> c<163> l<16:16> el<16:20>
n<> u<165> t<Ordered_parameter_assignment> p<177> c<164> s<169> l<16:16> el<16:20>
n<> u<166> t<IntegerAtomType_Int> p<167> l<16:22> el<16:25>
n<> u<167> t<Data_type> p<168> c<166> l<16:22> el<16:25>
n<> u<168> t<Param_expression> p<169> c<167> l<16:22> el<16:25>
n<> u<169> t<Ordered_parameter_assignment> p<177> c<168> s<176> l<16:22> el<16:25>
n<UNDEF> u<170> t<StringConst> p<171> l<16:27> el<16:32>
n<> u<171> t<Primary_literal> p<172> c<170> l<16:27> el<16:32>
n<> u<172> t<Primary> p<173> c<171> l<16:27> el<16:32>
n<> u<173> t<Expression> p<174> c<172> l<16:27> el<16:32>
n<> u<174> t<Mintypmax_expression> p<175> c<173> l<16:27> el<16:32>
n<> u<175> t<Param_expression> p<176> c<174> l<16:27> el<16:32>
n<> u<176> t<Ordered_parameter_assignment> p<177> c<175> l<16:27> el<16:32>
n<> u<177> t<List_of_parameter_assignments> p<178> c<158> l<16:11> el<16:32>
n<> u<178> t<Parameter_value_assignment> p<184> c<177> s<183> l<16:9> el<16:33>
n<u4> u<179> t<StringConst> p<180> l<16:34> el<16:36>
n<> u<180> t<Name_of_instance> p<183> c<179> s<182> l<16:34> el<16:36>
n<> u<181> t<Ordered_port_connection> p<182> l<16:37> el<16:37>
n<> u<182> t<List_of_port_connections> p<183> c<181> l<16:37> el<16:37>
n<> u<183> t<Hierarchical_instance> p<184> c<180> l<16:34> el<16:38>
n<> u<184> t<Module_instantiation> p<185> c<154> l<16:2> el<16:39>
n<> u<185> t<Module_or_generate_item> p<186> c<184> l<16:2> el<16:39>
n<> u<186> t<Non_port_module_item> p<187> c<185> l<16:2> el<16:39>
n<> u<187> t<Module_item> p<189> c<186> s<188> l<16:2> el<16:39>
n<> u<188> t<Endmodule> p<189> l<17:1> el<17:10>
n<> u<189> t<Module_declaration> p<190> c<66> l<11:1> el<17:10>
n<> u<190> t<Description> p<284> c<189> s<283> l<11:1> el<17:10>
n<module> u<191> t<Module_keyword> p<238> s<192> l<19:1> el<19:7>
n<bottom> u<192> t<StringConst> p<238> s<237> l<19:8> el<19:14>
n<TP1> u<193> t<StringConst> p<197> s<196> l<19:32> el<19:35>
n<> u<194> t<IntVec_TypeLogic> p<195> l<19:38> el<19:43>
n<> u<195> t<Data_type> p<196> c<194> l<19:38> el<19:43>
n<> u<196> t<Constant_param_expression> p<197> c<195> l<19:38> el<19:43>
n<> u<197> t<Param_assignment> p<198> c<193> l<19:32> el<19:43>
n<> u<198> t<List_of_param_assignments> p<200> c<197> l<19:32> el<19:43>
n<> u<199> t<Type> p<200> s<198> l<19:27> el<19:31>
n<> u<200> t<Parameter_declaration> p<201> c<199> l<19:17> el<19:43>
n<> u<201> t<Parameter_port_declaration> p<237> c<200> s<213> l<19:17> el<19:43>
n<> u<202> t<Data_type_or_implicit> p<212> s<211> l<19:55> el<19:55>
n<SIZE> u<203> t<StringConst> p<210> s<209> l<19:55> el<19:59>
n<10> u<204> t<IntConst> p<205> l<19:60> el<19:62>
n<> u<205> t<Primary_literal> p<206> c<204> l<19:60> el<19:62>
n<> u<206> t<Constant_primary> p<207> c<205> l<19:60> el<19:62>
n<> u<207> t<Constant_expression> p<208> c<206> l<19:60> el<19:62>
n<> u<208> t<Constant_mintypmax_expression> p<209> c<207> l<19:60> el<19:62>
n<> u<209> t<Constant_param_expression> p<210> c<208> l<19:60> el<19:62>
n<> u<210> t<Param_assignment> p<211> c<203> l<19:55> el<19:62>
n<> u<211> t<List_of_param_assignments> p<212> c<210> l<19:55> el<19:62>
n<> u<212> t<Parameter_declaration> p<213> c<202> l<19:45> el<19:62>
n<> u<213> t<Parameter_port_declaration> p<237> c<212> s<222> l<19:45> el<19:62>
n<TP2> u<214> t<StringConst> p<218> s<217> l<19:79> el<19:82>
n<> u<215> t<IntegerAtomType_Int> p<216> l<19:85> el<19:88>
n<> u<216> t<Data_type> p<217> c<215> l<19:85> el<19:88>
n<> u<217> t<Constant_param_expression> p<218> c<216> l<19:85> el<19:88>
n<> u<218> t<Param_assignment> p<219> c<214> l<19:79> el<19:88>
n<> u<219> t<List_of_param_assignments> p<221> c<218> l<19:79> el<19:88>
n<> u<220> t<Type> p<221> s<219> l<19:74> el<19:78>
n<> u<221> t<Parameter_declaration> p<222> c<220> l<19:64> el<19:88>
n<> u<222> t<Parameter_port_declaration> p<237> c<221> s<236> l<19:64> el<19:88>
n<> u<223> t<IntegerAtomType_Int> p<224> l<19:100> el<19:103>
n<> u<224> t<Data_type> p<225> c<223> l<19:100> el<19:103>
n<> u<225> t<Data_type_or_implicit> p<235> c<224> s<234> l<19:100> el<19:103>
n<PPP> u<226> t<StringConst> p<233> s<232> l<19:104> el<19:107>
n<1150> u<227> t<IntConst> p<228> l<19:110> el<19:114>
n<> u<228> t<Primary_literal> p<229> c<227> l<19:110> el<19:114>
n<> u<229> t<Constant_primary> p<230> c<228> l<19:110> el<19:114>
n<> u<230> t<Constant_expression> p<231> c<229> l<19:110> el<19:114>
n<> u<231> t<Constant_mintypmax_expression> p<232> c<230> l<19:110> el<19:114>
n<> u<232> t<Constant_param_expression> p<233> c<231> l<19:110> el<19:114>
n<> u<233> t<Param_assignment> p<234> c<226> l<19:104> el<19:114>
n<> u<234> t<List_of_param_assignments> p<235> c<233> l<19:104> el<19:114>
n<> u<235> t<Parameter_declaration> p<236> c<225> l<19:90> el<19:114>
n<> u<236> t<Parameter_port_declaration> p<237> c<235> l<19:90> el<19:114>
n<> u<237> t<Parameter_port_list> p<238> c<201> l<19:15> el<19:115>
n<> u<238> t<Module_ansi_header> p<282> c<191> s<248> l<19:1> el<19:116>
n<TP1> u<239> t<StringConst> p<243> s<242> l<20:5> el<20:8>
n<DATA1> u<240> t<StringConst> p<241> l<20:9> el<20:14>
n<> u<241> t<Net_decl_assignment> p<242> c<240> l<20:9> el<20:14>
n<> u<242> t<List_of_net_decl_assignments> p<243> c<241> l<20:9> el<20:14>
n<> u<243> t<Net_declaration> p<244> c<239> l<20:5> el<20:15>
n<> u<244> t<Package_or_generate_item_declaration> p<245> c<243> l<20:5> el<20:15>
n<> u<245> t<Module_or_generate_item_declaration> p<246> c<244> l<20:5> el<20:15>
n<> u<246> t<Module_common_item> p<247> c<245> l<20:5> el<20:15>
n<> u<247> t<Module_or_generate_item> p<248> c<246> l<20:5> el<20:15>
n<> u<248> t<Non_port_module_item> p<282> c<247> s<270> l<20:5> el<20:15>
n<> u<249> t<IntVec_TypeLogic> p<260> s<259> l<21:5> el<21:10>
n<SIZE> u<250> t<StringConst> p<251> l<21:12> el<21:16>
n<> u<251> t<Primary_literal> p<252> c<250> l<21:12> el<21:16>
n<> u<252> t<Constant_primary> p<253> c<251> l<21:12> el<21:16>
n<> u<253> t<Constant_expression> p<258> c<252> s<257> l<21:12> el<21:16>
n<0> u<254> t<IntConst> p<255> l<21:17> el<21:18>
n<> u<255> t<Primary_literal> p<256> c<254> l<21:17> el<21:18>
n<> u<256> t<Constant_primary> p<257> c<255> l<21:17> el<21:18>
n<> u<257> t<Constant_expression> p<258> c<256> l<21:17> el<21:18>
n<> u<258> t<Constant_range> p<259> c<253> l<21:12> el<21:18>
n<> u<259> t<Packed_dimension> p<260> c<258> l<21:11> el<21:19>
n<> u<260> t<Data_type> p<264> c<249> s<263> l<21:5> el<21:19>
n<a> u<261> t<StringConst> p<262> l<21:20> el<21:21>
n<> u<262> t<Variable_decl_assignment> p<263> c<261> l<21:20> el<21:21>
n<> u<263> t<List_of_variable_decl_assignments> p<264> c<262> l<21:20> el<21:21>
n<> u<264> t<Variable_declaration> p<265> c<260> l<21:5> el<21:22>
n<> u<265> t<Data_declaration> p<266> c<264> l<21:5> el<21:22>
n<> u<266> t<Package_or_generate_item_declaration> p<267> c<265> l<21:5> el<21:22>
n<> u<267> t<Module_or_generate_item_declaration> p<268> c<266> l<21:5> el<21:22>
n<> u<268> t<Module_common_item> p<269> c<267> l<21:5> el<21:22>
n<> u<269> t<Module_or_generate_item> p<270> c<268> l<21:5> el<21:22>
n<> u<270> t<Non_port_module_item> p<282> c<269> s<280> l<21:5> el<21:22>
n<TP2> u<271> t<StringConst> p<275> s<274> l<22:5> el<22:8>
n<DATA2> u<272> t<StringConst> p<273> l<22:9> el<22:14>
n<> u<273> t<Net_decl_assignment> p<274> c<272> l<22:9> el<22:14>
n<> u<274> t<List_of_net_decl_assignments> p<275> c<273> l<22:9> el<22:14>
n<> u<275> t<Net_declaration> p<276> c<271> l<22:5> el<22:15>
n<> u<276> t<Package_or_generate_item_declaration> p<277> c<275> l<22:5> el<22:15>
n<> u<277> t<Module_or_generate_item_declaration> p<278> c<276> l<22:5> el<22:15>
n<> u<278> t<Module_common_item> p<279> c<277> l<22:5> el<22:15>
n<> u<279> t<Module_or_generate_item> p<280> c<278> l<22:5> el<22:15>
n<> u<280> t<Non_port_module_item> p<282> c<279> s<281> l<22:5> el<22:15>
n<> u<281> t<Endmodule> p<282> l<23:1> el<23:10>
n<> u<282> t<Module_declaration> p<283> c<238> l<19:1> el<23:10>
n<> u<283> t<Description> p<284> c<282> l<19:1> el<23:10>
n<> u<284> t<Source_text> p<285> c<51> l<2:1> el<23:10>
n<> u<285> t<Top_level_rule> c<1> l<2:1> el<26:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:2:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:11:1: No timescale set for "mid".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:19:1: No timescale set for "bottom".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:19:1: Compile module "work@bottom".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:11:1: Compile module "work@mid".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:2:1: Top level module "work@top".

[ERR:EL0514] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:16:27: Undefined variable: UNDEF.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              33
design                                                 1
int_typespec                                          15
int_var                                                8
logic_net                                              6
logic_typespec                                         6
logic_var                                              6
module_inst                                           15
param_assign                                          10
parameter                                             10
range                                                  8
ref_obj                                                3
type_parameter                                         7
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              33
design                                                 1
int_typespec                                          15
int_var                                                8
logic_net                                              6
logic_typespec                                         6
logic_var                                              6
module_inst                                           15
param_assign                                          10
parameter                                             10
range                                                  8
ref_obj                                                3
type_parameter                                         7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:19:32, endln:19:35
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_logic_typespec: , line:19:38, endln:19:43
      |vpiParent:
      \_type_parameter: (work@bottom.TP1), line:19:32, endln:19:35
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:19:55, endln:19:59
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_int_typespec: , line:19:85, endln:19:88
      |vpiParent:
      \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiSigned:1
  |vpiParameter:
  \_parameter: (work@bottom.PPP), line:19:104, endln:19:107
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |UINT:1150
    |vpiTypespec:
    \_int_typespec: , line:19:100, endln:19:103
      |vpiParent:
      \_parameter: (work@bottom.PPP), line:19:104, endln:19:107
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:PPP
    |vpiFullName:work@bottom.PPP
  |vpiParamAssign:
  \_param_assign: , line:19:55, endln:19:62
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiRhs:
    \_constant: , line:19:60, endln:19:62
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:19:55, endln:19:59
  |vpiParamAssign:
  \_param_assign: , line:19:104, endln:19:114
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiRhs:
    \_constant: , line:19:110, endln:19:114
      |vpiDecompile:1150
      |vpiSize:32
      |UINT:1150
      |vpiTypespec:
      \_int_typespec: , line:19:100, endln:19:103
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.PPP), line:19:104, endln:19:107
  |vpiDefName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_logic_net: (work@bottom.a), line:21:20, endln:21:21
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:22:9, endln:22:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
|uhdmallModules:
\_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@mid
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:11:29, endln:11:32
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_logic_typespec: , line:11:35, endln:11:40
      |vpiParent:
      \_type_parameter: (work@mid.TP0), line:11:29, endln:11:32
  |vpiDefName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:12:6, endln:12:11
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:3:16, endln:3:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_int_typespec: , line:3:24, endln:3:27
      |vpiParent:
      \_type_parameter: (work@top.TPTOP), line:3:16, endln:3:21
      |vpiSigned:1
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:5:8, endln:5:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.DATATOP), line:5:8, endln:5:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_int_typespec: , line:3:24, endln:3:27
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiVisibility:1
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:3:16, endln:3:21
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:u0
    |vpiFullName:work@top.u0
    |vpiVariables:
    \_int_var: (work@top.u0.DATA0), line:12:6, endln:12:11
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiTypespec:
      \_int_typespec: , line:3:24, endln:3:27
        |vpiParent:
        \_type_parameter: (work@top.u0.TP0)
        |vpiSigned:1
      |vpiName:DATA0
      |vpiFullName:work@top.u0.DATA0
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.u0.TP0)
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiName:TP0
      |vpiFullName:work@top.u0.TP0
      |vpiTypespec:
      \_int_typespec: , line:3:24, endln:3:27
    |vpiDefName:work@mid
    |vpiDefFile:${SURELOG_DIR}/tests/ParamIndex/dut.sv
    |vpiDefLineNo:11
    |vpiNet:
    \_logic_net: (UNDEF)
      |vpiName:UNDEF
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiName:u1
      |vpiFullName:work@top.u0.u1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA1), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiTypespec:
        \_int_typespec: , line:3:24, endln:3:27
          |vpiParent:
          \_type_parameter: (work@top.u0.u1.TP1)
          |vpiSigned:1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u1.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u1.a), line:21:20, endln:21:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiTypespec:
        \_logic_typespec: , line:21:5, endln:21:19
          |vpiRange:
          \_range: , line:21:11, endln:21:19
            |vpiLeftRange:
            \_constant: , line:21:12, endln:21:16
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:10
              |vpiSize:32
              |UINT:10
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:21:17, endln:21:18
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u1.a
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:21:11, endln:21:19
          |vpiLeftRange:
          \_constant: , line:21:12, endln:21:16
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:10
            |vpiSize:32
            |UINT:10
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA2), line:22:9, endln:22:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiTypespec:
        \_int_typespec: , line:19:85, endln:19:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u1.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@top.u0.u1.TP1)
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiName:TP1
        |vpiFullName:work@top.u0.u1.TP1
        |vpiTypespec:
        \_int_typespec: , line:3:24, endln:3:27
      |vpiParameter:
      \_parameter: (work@top.u0.u1.SIZE), line:19:55, endln:19:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.u0.u1.SIZE), line:19:55, endln:19:59
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u1.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiParameter:
      \_parameter: (work@top.u0.u1.PPP), line:19:104, endln:19:107
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |UINT:1150
        |vpiTypespec:
        \_int_typespec: , line:19:100, endln:19:103
          |vpiParent:
          \_parameter: (work@top.u0.u1.PPP), line:19:104, endln:19:107
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:PPP
        |vpiFullName:work@top.u0.u1.PPP
      |vpiParamAssign:
      \_param_assign: , line:19:55, endln:19:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiRhs:
        \_constant: , line:19:60, endln:19:62
          |vpiDecompile:10
          |vpiSize:32
          |UINT:10
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u1.SIZE), line:19:55, endln:19:59
      |vpiParamAssign:
      \_param_assign: , line:19:104, endln:19:114
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:13:2, endln:13:27
        |vpiRhs:
        \_constant: , line:19:110, endln:19:114
          |vpiDecompile:1150
          |vpiSize:32
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: , line:19:100, endln:19:103
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u1.PPP), line:19:104, endln:19:107
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/ParamIndex/dut.sv
      |vpiDefLineNo:19
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiName:u2
      |vpiFullName:work@top.u0.u2
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA1), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiTypespec:
        \_int_typespec: , line:14:16, endln:14:19
          |vpiParent:
          \_type_parameter: (work@top.u0.u2.TP1)
          |vpiSigned:1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u2.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u2.a), line:21:20, endln:21:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiTypespec:
        \_logic_typespec: , line:21:5, endln:21:19
          |vpiRange:
          \_range: , line:21:11, endln:21:19
            |vpiLeftRange:
            \_constant: , line:21:12, endln:21:16
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:20
              |vpiSize:64
              |UINT:20
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:21:17, endln:21:18
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u2.a
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:21:11, endln:21:19
          |vpiLeftRange:
          \_constant: , line:21:12, endln:21:16
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA2), line:22:9, endln:22:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiTypespec:
        \_int_typespec: , line:19:85, endln:19:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u2.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@top.u0.u2.TP1)
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiName:TP1
        |vpiFullName:work@top.u0.u2.TP1
        |vpiTypespec:
        \_int_typespec: , line:14:16, endln:14:19
      |vpiParameter:
      \_parameter: (work@top.u0.u2.SIZE), line:19:55, endln:19:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.u0.u2.SIZE), line:19:55, endln:19:59
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u2.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiParameter:
      \_parameter: (work@top.u0.u2.PPP), line:19:104, endln:19:107
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |UINT:1150
        |vpiTypespec:
        \_int_typespec: , line:19:100, endln:19:103
          |vpiParent:
          \_parameter: (work@top.u0.u2.PPP), line:19:104, endln:19:107
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:PPP
        |vpiFullName:work@top.u0.u2.PPP
      |vpiParamAssign:
      \_param_assign: , line:19:55, endln:19:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:19:60, endln:19:62
          |vpiDecompile:20
          |vpiSize:32
          |UINT:20
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u2.SIZE), line:19:55, endln:19:59
      |vpiParamAssign:
      \_param_assign: , line:19:104, endln:19:114
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:14:2, endln:14:38
        |vpiRhs:
        \_constant: , line:19:110, endln:19:114
          |vpiDecompile:1150
          |vpiSize:32
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: , line:19:100, endln:19:103
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u2.PPP), line:19:104, endln:19:107
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/ParamIndex/dut.sv
      |vpiDefLineNo:19
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiName:u3
      |vpiFullName:work@top.u0.u3
      |vpiVariables:
      \_logic_var: (work@top.u0.u3.DATA1), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |vpiTypespec:
        \_logic_typespec: , line:19:38, endln:19:43
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u3.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u3.a), line:21:20, endln:21:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |vpiTypespec:
        \_logic_typespec: , line:21:5, endln:21:19
          |vpiRange:
          \_range: , line:21:11, endln:21:19
            |vpiLeftRange:
            \_constant: , line:21:12, endln:21:16
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:1120
              |vpiSize:64
              |UINT:1120
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:21:17, endln:21:18
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u3.a
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:21:11, endln:21:19
          |vpiLeftRange:
          \_constant: , line:21:12, endln:21:16
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:1120
            |vpiSize:64
            |UINT:1120
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u3.DATA2), line:22:9, endln:22:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |vpiTypespec:
        \_int_typespec: , line:19:85, endln:19:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u3.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@bottom.TP1), line:19:32, endln:19:35
      |vpiParameter:
      \_parameter: (work@top.u0.u3.SIZE), line:19:55, endln:19:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.u0.u3.SIZE), line:19:55, endln:19:59
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u3.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiParameter:
      \_parameter: (work@top.u0.u3.PPP), line:19:104, endln:19:107
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |UINT:1150
        |vpiTypespec:
        \_int_typespec: , line:19:100, endln:19:103
          |vpiParent:
          \_parameter: (work@top.u0.u3.PPP), line:19:104, endln:19:107
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:PPP
        |vpiFullName:work@top.u0.u3.PPP
      |vpiParamAssign:
      \_param_assign: , line:19:55, endln:19:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:19:60, endln:19:62
          |vpiDecompile:1120
          |vpiSize:32
          |UINT:1120
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u3.SIZE), line:19:55, endln:19:59
      |vpiParamAssign:
      \_param_assign: , line:19:104, endln:19:114
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u3), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:15:2, endln:15:38
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:19:110, endln:19:114
          |vpiDecompile:1130
          |vpiSize:32
          |UINT:1130
          |vpiTypespec:
          \_int_typespec: , line:19:100, endln:19:103
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u3.PPP), line:19:104, endln:19:107
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/ParamIndex/dut.sv
      |vpiDefLineNo:19
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
      |vpiName:u4
      |vpiFullName:work@top.u0.u4
      |vpiVariables:
      \_logic_var: (work@top.u0.u4.DATA1), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |vpiTypespec:
        \_logic_typespec: , line:19:38, endln:19:43
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u4.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u4.a), line:21:20, endln:21:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |vpiTypespec:
        \_logic_typespec: , line:21:5, endln:21:19
          |vpiRange:
          \_range: , line:21:11, endln:21:19
            |vpiLeftRange:
            \_constant: , line:21:12, endln:21:16
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:1140
              |vpiSize:64
              |UINT:1140
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:21:17, endln:21:18
              |vpiParent:
              \_range: , line:21:11, endln:21:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u4.a
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:21:11, endln:21:19
          |vpiLeftRange:
          \_constant: , line:21:12, endln:21:16
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:1140
            |vpiSize:64
            |UINT:1140
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_range: , line:21:11, endln:21:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u4.DATA2), line:22:9, endln:22:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |vpiTypespec:
        \_int_typespec: , line:19:85, endln:19:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u4.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@bottom.TP1), line:19:32, endln:19:35
      |vpiParameter:
      \_parameter: (work@top.u0.u4.SIZE), line:19:55, endln:19:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.u0.u4.SIZE), line:19:55, endln:19:59
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u4.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiParameter:
      \_parameter: (work@top.u0.u4.PPP), line:19:104, endln:19:107
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |UINT:1150
        |vpiTypespec:
        \_int_typespec: , line:19:100, endln:19:103
          |vpiParent:
          \_parameter: (work@top.u0.u4.PPP), line:19:104, endln:19:107
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:PPP
        |vpiFullName:work@top.u0.u4.PPP
      |vpiParamAssign:
      \_param_assign: , line:19:55, endln:19:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:19:60, endln:19:62
          |vpiDecompile:1140
          |vpiSize:32
          |UINT:1140
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u4.SIZE), line:19:55, endln:19:59
      |vpiParamAssign:
      \_param_assign: , line:19:104, endln:19:114
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u4), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:16:2, endln:16:39
        |vpiRhs:
        \_constant: , line:19:110, endln:19:114
          |vpiDecompile:1150
          |vpiSize:32
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: , line:19:100, endln:19:103
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u4.PPP), line:19:104, endln:19:107
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/ParamIndex/dut.sv
      |vpiDefLineNo:19
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:7:3, endln:7:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamIndex/dut.sv | ${SURELOG_DIR}/build/regression/ParamIndex/roundtrip/dut_000.sv | 13 | 23 |