
*** Running vivado
    with args -log main.vds -m64 -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 278.293 ; gain = 71.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [P:/ENEL373/Lab_A01_group_3/main.vhd:16]
INFO: [Synth 8-3491] module 'FSM' declared at 'P:/ENEL373/Lab_A01_group_3/FSM.vhd:12' bound to instance 'U1' of component 'FSM' [P:/ENEL373/Lab_A01_group_3/main.vhd:119]
INFO: [Synth 8-638] synthesizing module 'FSM' [P:/ENEL373/Lab_A01_group_3/FSM.vhd:22]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [P:/ENEL373/Lab_A01_group_3/FSM.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [P:/ENEL373/Lab_A01_group_3/FSM.vhd:22]
INFO: [Synth 8-3491] module 'ALU' declared at 'P:/ENEL373/Lab_A01_group_3/ALU.vhd:6' bound to instance 'U2' of component 'ALU' [P:/ENEL373/Lab_A01_group_3/main.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ALU' [P:/ENEL373/Lab_A01_group_3/ALU.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [P:/ENEL373/Lab_A01_group_3/ALU.vhd:13]
INFO: [Synth 8-3491] module 'regA' declared at 'P:/ENEL373/Lab_A01_group_3/regA.vhd:5' bound to instance 'U3' of component 'regA' [P:/ENEL373/Lab_A01_group_3/main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'regA' [P:/ENEL373/Lab_A01_group_3/regA.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regA' (3#1) [P:/ENEL373/Lab_A01_group_3/regA.vhd:12]
INFO: [Synth 8-3491] module 'regB' declared at 'P:/ENEL373/Lab_A01_group_3/regB.vhd:5' bound to instance 'U4' of component 'regB' [P:/ENEL373/Lab_A01_group_3/main.vhd:125]
INFO: [Synth 8-638] synthesizing module 'regB' [P:/ENEL373/Lab_A01_group_3/regB.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regB' (4#1) [P:/ENEL373/Lab_A01_group_3/regB.vhd:12]
INFO: [Synth 8-3491] module 'regG' declared at 'P:/ENEL373/Lab_A01_group_3/regG.vhd:5' bound to instance 'U5' of component 'regG' [P:/ENEL373/Lab_A01_group_3/main.vhd:127]
INFO: [Synth 8-638] synthesizing module 'regG' [P:/ENEL373/Lab_A01_group_3/regG.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regG' (5#1) [P:/ENEL373/Lab_A01_group_3/regG.vhd:12]
INFO: [Synth 8-3491] module 'regO' declared at 'P:/ENEL373/Lab_A01_group_3/regO.vhd:5' bound to instance 'U6' of component 'regO' [P:/ENEL373/Lab_A01_group_3/main.vhd:129]
INFO: [Synth 8-638] synthesizing module 'regO' [P:/ENEL373/Lab_A01_group_3/regO.vhd:12]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regO' (6#1) [P:/ENEL373/Lab_A01_group_3/regO.vhd:12]
INFO: [Synth 8-3491] module 'BIN2BCD' declared at 'P:/ENEL373/BIN2BCD.vhd:8' bound to instance 'U7' of component 'BIN2BCD' [P:/ENEL373/Lab_A01_group_3/main.vhd:131]
INFO: [Synth 8-638] synthesizing module 'BIN2BCD' [P:/ENEL373/BIN2BCD.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'BIN2BCD' (7#1) [P:/ENEL373/BIN2BCD.vhd:13]
INFO: [Synth 8-3491] module 'seg7' declared at 'P:/ENEL373/seg7.vhd:4' bound to instance 'U8' of component 'seg7' [P:/ENEL373/Lab_A01_group_3/main.vhd:133]
INFO: [Synth 8-638] synthesizing module 'seg7' [P:/ENEL373/seg7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'seg7' (8#1) [P:/ENEL373/seg7.vhd:9]
INFO: [Synth 8-3491] module 'seg7' declared at 'P:/ENEL373/seg7.vhd:4' bound to instance 'U9' of component 'seg7' [P:/ENEL373/Lab_A01_group_3/main.vhd:135]
INFO: [Synth 8-3491] module 'seg7' declared at 'P:/ENEL373/seg7.vhd:4' bound to instance 'U10' of component 'seg7' [P:/ENEL373/Lab_A01_group_3/main.vhd:137]
INFO: [Synth 8-3491] module 'display_Mode_Select_Mux' declared at 'P:/ENEL373/Lab_A01_group_3/display_Mode_Select_Mux.vhd:5' bound to instance 'U11' of component 'display_Mode_Select_Mux' [P:/ENEL373/Lab_A01_group_3/main.vhd:139]
INFO: [Synth 8-638] synthesizing module 'display_Mode_Select_Mux' [P:/ENEL373/Lab_A01_group_3/display_Mode_Select_Mux.vhd:13]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [P:/ENEL373/Lab_A01_group_3/display_Mode_Select_Mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'display_Mode_Select_Mux' (9#1) [P:/ENEL373/Lab_A01_group_3/display_Mode_Select_Mux.vhd:13]
WARNING: [Synth 8-5640] Port 'led16_b' is missing in component declaration [P:/ENEL373/Lab_A01_group_3/main.vhd:92]
INFO: [Synth 8-3491] module 'clkDiv100to500' declared at 'P:/ENEL373/Lab_A01_group_3/clkDiv100to500.vhd:8' bound to instance 'U12' of component 'clkDiv100to500' [P:/ENEL373/Lab_A01_group_3/main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'clkDiv100to500' [P:/ENEL373/Lab_A01_group_3/clkDiv100to500.vhd:14]
WARNING: [Synth 8-3848] Net LED16_B in module/entity clkDiv100to500 does not have driver. [P:/ENEL373/Lab_A01_group_3/clkDiv100to500.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clkDiv100to500' (10#1) [P:/ENEL373/Lab_A01_group_3/clkDiv100to500.vhd:14]
INFO: [Synth 8-3491] module 'seg7_mux' declared at 'P:/ENEL373/Lab_A01_group_3/seg7_mux.vhd:7' bound to instance 'U13' of component 'seg7_mux' [P:/ENEL373/Lab_A01_group_3/main.vhd:143]
INFO: [Synth 8-638] synthesizing module 'seg7_mux' [P:/ENEL373/Lab_A01_group_3/seg7_mux.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seg7_mux' (11#1) [P:/ENEL373/Lab_A01_group_3/seg7_mux.vhd:16]
WARNING: [Synth 8-5640] Port 'led16_b' is missing in component declaration [P:/ENEL373/Lab_A01_group_3/main.vhd:92]
INFO: [Synth 8-3491] module 'clkDiv100to500' declared at 'P:/ENEL373/Lab_A01_group_3/clkDiv100to500.vhd:8' bound to instance 'U14' of component 'clkDiv100to500' [P:/ENEL373/Lab_A01_group_3/main.vhd:145]
INFO: [Synth 8-3491] module 'debounce' declared at 'P:/ENEL373/theALUProject/theALUProject.srcs/sources_1/new/debounce.vhd:34' bound to instance 'U15' of component 'debounce' [P:/ENEL373/Lab_A01_group_3/main.vhd:147]
INFO: [Synth 8-638] synthesizing module 'debounce' [P:/ENEL373/theALUProject/theALUProject.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debounce' (12#1) [P:/ENEL373/theALUProject/theALUProject.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'main' (13#1) [P:/ENEL373/Lab_A01_group_3/main.vhd:16]
WARNING: [Synth 8-3331] design clkDiv100to500 has unconnected port LED16_B
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 314.727 ; gain = 107.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 314.727 ; gain = 107.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/ENEL373/Lab_A01_group_3/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 619.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "operandA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/ENEL373/Lab_A01_group_3/ALU.vhd:19]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'operandA_reg' [P:/ENEL373/Lab_A01_group_3/FSM.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'operandB_reg' [P:/ENEL373/Lab_A01_group_3/FSM.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'operandO_reg' [P:/ENEL373/Lab_A01_group_3/FSM.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'display_Mode_reg' [P:/ENEL373/Lab_A01_group_3/FSM.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U12' (clkDiv100to500) to 'U14'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
Module regA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module regB 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module regG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module regO 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module BIN2BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module seg7 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module display_Mode_Select_Mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module clkDiv100to500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg7_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U1/operandA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U12/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U12/clock_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_1_in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 619.914 ; gain = 412.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U13/anode_reg[3]' (FDE) to 'U13/anode_reg[4]'
INFO: [Synth 8-3886] merging instance 'U13/anode_reg[4]' (FDE) to 'U13/anode_reg[5]'
INFO: [Synth 8-3886] merging instance 'U13/anode_reg[5]' (FDE) to 'U13/anode_reg[6]'
INFO: [Synth 8-3886] merging instance 'U13/anode_reg[6]' (FDE) to 'U13/anode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U13/anode_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U13/anode_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U13/anode_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U13/anode_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U13/anode_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U13/anode_reg[3]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 619.914 ; gain = 412.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.914 ; gain = 412.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    47|
|3     |LUT1   |   162|
|4     |LUT2   |     1|
|5     |LUT3   |    52|
|6     |LUT4   |    20|
|7     |LUT5   |    44|
|8     |LUT6   |    25|
|9     |FDRE   |   152|
|10    |LD     |    20|
|11    |IBUF   |    10|
|12    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |   558|
|2     |  U1     |FSM                     |   166|
|3     |  U11    |display_Mode_Select_Mux |     8|
|4     |  U12    |clkDiv100to500          |    83|
|5     |  U13    |seg7_mux                |   169|
|6     |  U15    |debounce                |     5|
|7     |  U2     |ALU                     |    10|
|8     |  U3     |regA                    |    12|
|9     |  U4     |regB                    |    16|
|10    |  U5     |regG                    |    45|
|11    |  U6     |regO                    |     6|
|12    |  U7     |BIN2BCD                 |     3|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 619.914 ; gain = 107.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 619.914 ; gain = 412.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 55 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 619.914 ; gain = 412.727
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 619.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 14 18:34:58 2019...
